<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Coverage Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    name = ((elem).closest('table')).id;
    console.log("Hi");
    console.log(name);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex), name);
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras();
    hide_all_extras1();

};

function sort_table(clicked, key_func, tname) {
    var rows = find_all('.'+tname+'-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById(tname+"-head");
    document.getElementById(tname).remove();
    var parent = document.createElement("table");
    parent.id = tname;
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName(tname+"-BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

</script>
    <h1></h1>
    <p>Report generated on 2021-09-09 07:50 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.21.1</td></tr>
      <tr>
        <td>Riscv-arch-test Version/Commit Id</td>
        <td>-</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32IMFCZicsr_Zifencei</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/scratch/compliance_fd/temp/riscof_work/spike_isa_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">hart_ids: [0]
hart0:
    ISA: RV32IMFCZicsr_Zifencei
    physical_addr_sz: 32
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    pmp_granularity: 0
    custom_exceptions:
    custom_interrupts:
    misa:
        rv32:
            accessible: true
            fields:
              - extensions
              - mxl
              -
                  -
                      - 26
                      - 29
            mxl:
                implemented: true
                description: Encodes the native base integer ISA width.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 30
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mxl[1:0] in [0x1]
                        wr_illegal:
                          - unchanged
            extensions:
                implemented: true
                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                shadow_type: rw
                msb: 25
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - extensions[25:0] bitmask [0x1124, 0x00000000]
                        wr_illegal:
                          - unchanged

        rv64:
            accessible: false
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        reset-val: 1073746212
    mstatus:
        rv32:
            accessible: true
            fields:
              - uie
              - sie
              - mie
              - upie
              - spie
              - mpie
              - spp
              - mpp
              - fs
              - xs
              - mprv
              - sum
              - mxr
              - tvm
              - tw
              - tsr
              - sd
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 23
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 11
                type: {ro_constant: 0}
            fs:
                implemented: true
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                shadow_type: rw
                msb: 14
                lsb: 13
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - fs[1:0] in [0x0:0x3]
                        wr_illegal:
                          - unchanged
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                shadow_type: rw
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                shadow_type: rw
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                shadow_type: rw
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                shadow_type: rw
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                shadow_type: rw
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                shadow_type: rw
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                shadow_type: rw
                msb: 22
                lsb: 22
            sd:
                implemented: true
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0:1
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hart’s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mvendorid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mtvec:
        rv32:
            accessible: true
            fields:
              - mode
              - base
            base:
                implemented: true
                description: Vector base address.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 2
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - base[29:0] bitmask [0x3FFFFFFF, 0x00000000]
                        wr_illegal:
                          - Unchanged
            mode:
                implemented: true
                description: Vector mode.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mode[1:0] in [0x0,0x1]
                        wr_illegal:
                          - Unchanged
        rv64:
            accessible: false
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - msip
              - utip
              - stip
              - mtip
              - ueip
              - seip
              - meip
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - usie
              - ssie
              - msie
              - utie
              - stie
              - mtie
              - ueie
              - seie
              - meie
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - exception_code
              - interrupt
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                shadow_type: rw
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A2
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A3
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A4
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A5
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A6
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A7
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A8
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A9
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AA
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AB
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AC
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AD
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AE
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AF
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycle[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycleh[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstret[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstreth[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmevent3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id001
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id002
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmevent4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
    sedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sedeleg
        address: 258
        priv_mode: S
        reset-val: 0
    sideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sideleg
        priv_mode: S
        address: 259
        reset-val: 0
    fflags:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold floating point accrued exceptions.
        address: 001
        priv_mode: U
        reset-val: 0
    frm:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Dynamic Rounding Mode.
        address: 002
        priv_mode: U
        reset-val: 0
    fcsr:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Control and Status Register.
        address: 003
        priv_mode: U
        reset-val: 0
    cycle:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of cycles executed from an arbitrary point
            in time.
        priv_mode: U
        address: 0xC00
        reset-val: 0
    cycleh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the mcycle counter; only for rv32.
        address: 0xC80
        priv_mode: U
        reset-val: 0
    time:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Timer for RDTIME instruction and RTC in the processor.
        priv_mode: U
        address: 0xC01
        reset-val: 0
    timeh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the Timer for RDTIME instruction and RTC in
            the processor; only for rv32.
        address: 0xC81
        priv_mode: U
        reset-val: 0
    instret:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of instructions executed from an arbitrary
            point in time.
        priv_mode: U
        address: 0xC02
        reset-val: 0
    instreth:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the minstret counter; only for rv32.
        address: 0xC82
        priv_mode: U
        reset-val: 0
    hpmcounter3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC03
    hpmcounter4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC04
    hpmcounter5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC05
    hpmcounter6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC06
    hpmcounter7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC07
    hpmcounter8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC08
    hpmcounter9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC09
    hpmcounter10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0A
    hpmcounter11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0B
    hpmcounter12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0C
    hpmcounter13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0D
    hpmcounter14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0E
    hpmcounter15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0F
    hpmcounter16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC10
    hpmcounter17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC11
    hpmcounter18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC12
    hpmcounter19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC13
    hpmcounter20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC14
    hpmcounter21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC15
    hpmcounter22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC16
    hpmcounter23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC17
    hpmcounter24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC18
    hpmcounter25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC19
    hpmcounter26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1A
    hpmcounter27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1B
    hpmcounter28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1C
    hpmcounter29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1D
    hpmcounter30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1E
    hpmcounter31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1F
    hpmcounter3h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3h returns the upper half word in RV32I systems.
        address: 0xC83
    hpmcounter4h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4h returns the upper half word in RV32I systems.
        address: 0xC84
    hpmcounter5h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5h returns the upper half word in RV32I systems.
        address: 0xC85
    hpmcounter6h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6h returns the upper half word in RV32I systems.
        address: 0xC86
    hpmcounter7h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7h returns the upper half word in RV32I systems.
        address: 0xC87
    hpmcounter8h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8h returns the upper half word in RV32I systems.
        address: 0xC88
    hpmcounter9h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9h returns the upper half word in RV32I systems.
        address: 0xC89
    hpmcounter10h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10h returns the upper half word in RV32I systems.
        address: 0xC8A
    hpmcounter11h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11h returns the upper half word in RV32I systems.
        address: 0xC8B
    hpmcounter12h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12h returns the upper half word in RV32I systems.
        address: 0xC8C
    hpmcounter13h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13h returns the upper half word in RV32I systems.
        address: 0xC8D
    hpmcounter14h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14h returns the upper half word in RV32I systems.
        address: 0xC8E
    hpmcounter15h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15h returns the upper half word in RV32I systems.
        address: 0xC8F
    hpmcounter16h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16h returns the upper half word in RV32I systems.
        address: 0xC90
    hpmcounter17h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17h returns the upper half word in RV32I systems.
        address: 0xC91
    hpmcounter18h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18h returns the upper half word in RV32I systems.
        address: 0xC92
    hpmcounter19h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19h returns the upper half word in RV32I systems.
        address: 0xC93
    hpmcounter20h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20h returns the upper half word in RV32I systems.
        address: 0xC94
    hpmcounter21h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21h returns the upper half word in RV32I systems.
        address: 0xC95
    hpmcounter22h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22h returns the upper half word in RV32I systems.
        address: 0xC96
    hpmcounter23h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23h returns the upper half word in RV32I systems.
        address: 0xC97
    hpmcounter24h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24h returns the upper half word in RV32I systems.
        address: 0xC98
    hpmcounter25h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25h returns the upper half word in RV32I systems.
        address: 0xC99
    hpmcounter26h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26h returns the upper half word in RV32I systems.
        address: 0xC9A
    hpmcounter27h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27h returns the upper half word in RV32I systems.
        address: 0xC9B
    hpmcounter28h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28h returns the upper half word in RV32I systems.
        address: 0xC9C
    hpmcounter29h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29h returns the upper half word in RV32I systems.
        address: 0xC9D
    hpmcounter30h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30h returns the upper half word in RV32I systems.
        address: 0xC9E
    hpmcounter31h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31h returns the upper half word in RV32I systems.
        address: 0xC9F
    sstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sstatus register keeps track of the processor’s current operating
            state.
        address: 0x100
        priv_mode: S
        reset-val: 0
    sie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sie register is an SXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x104
        priv_mode: S
        reset-val: 0
    sip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sip register is an SXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x144
        priv_mode: S
        reset-val: 0
    sscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x140
        priv_mode: S
        reset-val: 0
    sepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x141
        priv_mode: S
        reset-val: 0
    stval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The stval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x143
        priv_mode: S
        reset-val: 0
    scause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x142
        priv_mode: S
        reset-val: 0
    stvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x105
        priv_mode: S
        reset-val: 0
    satp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x180
        priv_mode: S
        reset-val: 0
    ustatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ustatus register keeps track of the processor’s current operating
            state.
        address: 0x000
        priv_mode: U
        reset-val: 0
    uie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uie register is an UXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x004
        priv_mode: U
        reset-val: 0
    uip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uip register is an UXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x044
        priv_mode: U
        reset-val: 0
    uscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uscratch register is an UXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x040
        priv_mode: U
        reset-val: 0
    uepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x041
        priv_mode: U
        reset-val: 0
    utval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The utval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x043
        priv_mode: U
        reset-val: 0
    ucause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ucause register stores the information regarding the trap.
        address: 0x042
        priv_mode: U
        reset-val: 0
    utvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: UXLEN-bit read/write register that holds trap vector configuration.
        address: 0x005
        priv_mode: U
        reset-val: 0
    scounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x106
        priv_mode: S
        reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/scratch/compliance_fd/temp/riscof_work/spike_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">mtime:
    implemented: true
    address: 0xbff8
mtimecmp:
    implemented: true
    address: 0x4000
nmi:
    label: nmi_vector
reset:
    label: reset_vector
mtval_condition_writes:
    implemented: false
scause_non_standard:
    implemented: false
stval_condition_writes:
    implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>
    
    <sizes-table-body>
    <h2>Test Stats</h2>
    <table id ="sizes-table">
      <thead id="sizes-table-head">
        <tr>
          <th class="sortable name initial-sort" col="tname">Test Name</th>
          <th class="sortable numeric initial-sort" col="tfprint">Mem Footprint (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tcode">Code size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tdata">Data size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tsign">Sign size (Bytes)</th>
          <th col="tcov">Covergroups</th>
        </tr>
      </thead>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.w.x_b25-01.S</td>
          <td class="col-tfprint">6060</td>          
          <td class="col-tcode">904</td>          
          <td class="col-tdata">136</td>          
          <td class="col-tsign">264</td>          
          <td class="col-tcov">{'fmv.w.x_b25'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.w.x_b26-01.S</td>
          <td class="col-tfprint">6020</td>          
          <td class="col-tcode">872</td>          
          <td class="col-tdata">136</td>          
          <td class="col-tsign">264</td>          
          <td class="col-tcov">{'fmv.w.x_b26'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.x.w_b1-01.S</td>
          <td class="col-tfprint">6056</td>          
          <td class="col-tcode">888</td>          
          <td class="col-tdata">136</td>          
          <td class="col-tsign">264</td>          
          <td class="col-tcov">{'fmv.x.w_b1'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.x.w_b22-01.S</td>
          <td class="col-tfprint">5984</td>          
          <td class="col-tcode">840</td>          
          <td class="col-tdata">132</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'fmv.x.w_b22'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.x.w_b23-01.S</td>
          <td class="col-tfprint">5988</td>          
          <td class="col-tcode">856</td>          
          <td class="col-tdata">132</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'fmv.x.w_b23'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.x.w_b24-01.S</td>
          <td class="col-tfprint">6060</td>          
          <td class="col-tcode">904</td>          
          <td class="col-tdata">136</td>          
          <td class="col-tsign">264</td>          
          <td class="col-tcov">{'fmv.x.w_b24'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.x.w_b27-01.S</td>
          <td class="col-tfprint">6012</td>          
          <td class="col-tcode">872</td>          
          <td class="col-tdata">132</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'fmv.x.w_b27'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.x.w_b28-01.S</td>
          <td class="col-tfprint">6024</td>          
          <td class="col-tcode">872</td>          
          <td class="col-tdata">132</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'fmv.x.w_b28'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/compliance_fd/temp/tests/rv32f/fmv/fmv.x.w_b29-01.S</td>
          <td class="col-tfprint">6012</td>          
          <td class="col-tcode">872</td>          
          <td class="col-tdata">132</td>          
          <td class="col-tsign">256</td>          
          <td class="col-tcov">{'fmv.x.w_b29'}</td>          
        </tr></tbody>
        
      </table>

    </sizes-table-body>
    <results-table-body>
    <h2>Coverage Report ( Total Coverpoints: 738 )</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable name initial-sort" col="name">Coverage Label</th>
          <th col="result">(Covered-points)/(Total-points)</th>
          <th class="sortable numeric initial-sort" col="percentage">Percentage</th>
          </tr>
        </thead>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.w.x_b25</td>
          <td class="col-result">72/72</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.w.x: 33
  coverage: 1/1
rd:
  f0: 1
  f1: 1
  f10: 1
  f11: 2
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
rs1:
  x0: 1
  x1: 1
  x10: 2
  x11: 1
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
val_comb:
  'rs1_val == 0 and rm_val == 0  #nosat': 27  #  Number = 0
  'rs1_val == -1227077728 and rm_val == 0  #nosat': 1 #  Number = -ve Random Number
  'rs1_val == 1227077728 and rm_val == 0  #nosat': 1 #  Number = +ve Random Number
  'rs1_val == -2147483647 and rm_val == 0  #nosat': 1 #  Number = -MaxInt
  'rs1_val == 2147483647 and rm_val == 0  #nosat': 1 #  Number = MaxInt
  'rs1_val == -1 and rm_val == 0  #nosat': 1 #  Number = -1
  'rs1_val == 1 and rm_val == 0  #nosat': 1 #  Number = 1
  coverage: 7/7
total_coverage: 72/72
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.w.x_b26</td>
          <td class="col-result">97/97</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.w.x: 33
  coverage: 1/1
rd:
  f0: 1
  f1: 1
  f10: 1
  f11: 2
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
rs1:
  x0: 1
  x1: 1
  x10: 2
  x11: 1
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
val_comb:
  'rs1_val == 0 and rm_val == 0  #nosat': 2  #  Number in [0]
  'rs1_val == 1587807073 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [1073741824, 2147483647]
  'rs1_val == 1027494066 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [536870912, 1073741823]
  'rs1_val == 339827553 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [268435456, 536870911]
  'rs1_val == 231549045 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [134217728, 268435455]
  'rs1_val == 107790943 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [67108864, 134217727]
  'rs1_val == 45276376 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [33554432, 67108863]
  'rs1_val == 32105925 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [16777216, 33554431]
  'rs1_val == 12789625 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [8388608, 16777215]
  'rs1_val == 6573466 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [4194304, 8388607]
  'rs1_val == 3864061 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [2097152, 4194303]
  'rs1_val == 1848861 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [1048576, 2097151]
  'rs1_val == 896618 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [524288, 1048575]
  'rs1_val == 334857 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [262144, 524287]
  'rs1_val == 241276 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [131072, 262143]
  'rs1_val == 71376 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [65536, 131071]
  'rs1_val == 56436 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [32768, 65535]
  'rs1_val == 24575 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [16384, 32767]
  'rs1_val == 9438 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [8192, 16383]
  'rs1_val == 6781 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [4096, 8191]
  'rs1_val == 4055 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [2048, 4095]
  'rs1_val == 1094 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [1024, 2047]
  'rs1_val == 676 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [512, 1023]
  'rs1_val == 398 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [256, 511]
  'rs1_val == 253 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [128, 255]
  'rs1_val == 123 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [64, 127]
  'rs1_val == 45 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [32, 63]
  'rs1_val == 16 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [16, 31]
  'rs1_val == 15 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [8, 15]
  'rs1_val == 7 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [4, 7]
  'rs1_val == 2 and rm_val == 0  #nosat': 1 #  Random number chosen in the range: [2, 3]
  'rs1_val == 1 and rm_val == 0  #nosat': 1 #  Number in [1]
  coverage: 32/32
total_coverage: 97/97
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.x.w_b1</td>
          <td class="col-result">89/89</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.x.w: 33
  coverage: 1/1
rd:
  x0: 1
  x1: 1
  x10: 1
  x11: 2
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
rs1:
  f0: 1
  f1: 1
  f10: 2
  f11: 1
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
val_comb:
  'fs1 == 0 and fe1 == 0x00 and fm1 == 0x000000 and rm_val == 0  #nosat': 9  #  rs1_val==fzero(0x00000000)
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fone(0xBF800000)
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fone(0x3F800000)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x2aaaaa and rm_val == 0  #nosat': 1 #  rs1_val==fsnan(0xFFAAAAAA)
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x000001 and rm_val == 0  #nosat': 1 #  rs1_val==fsnan(0x7F800001)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x455555 and rm_val == 0  #nosat': 1 #  rs1_val==fqnan(0xFFC55555)
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x400001 and rm_val == 0  #nosat': 2 #  rs1_val==fqnan(0x7FC00001)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x400000 and rm_val == 0  #nosat': 1 #  rs1_val==fdefaultnan(0xFFC00000)
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x400000 and rm_val == 0  #nosat': 1 #  rs1_val==fdefaultnan(0x7FC00000)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==finfinity(0xFF800000)
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==finfinity(0x7F800000)
  'fs1 == 1 and fe1 == 0xfe and fm1 == 0x7fffff and rm_val == 0  #nosat': 1 #  rs1_val==fmaxnorm(0xFF7FFFFF)
  'fs1 == 0 and fe1 == 0xfe and fm1 == 0x7fffff and rm_val == 0  #nosat': 1 #  rs1_val==fmaxnorm(0x7F7FFFFF)
  'fs1 == 1 and fe1 == 0x01 and fm1 == 0x055555 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x80855555)
  'fs1 == 0 and fe1 == 0x01 and fm1 == 0x000001 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x00800001)
  'fs1 == 1 and fe1 == 0x01 and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fminnorm(0x80800000)
  'fs1 == 0 and fe1 == 0x01 and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fminnorm(0x00800000)
  'fs1 == 1 and fe1 == 0x00 and fm1 == 0x7fffff and rm_val == 0  #nosat': 1 #  rs1_val==fmaxsubnorm(0x807FFFFF)
  'fs1 == 0 and fe1 == 0x00 and fm1 == 0x7fffff and rm_val == 0  #nosat': 1 #  rs1_val==fmaxsubnorm(0x007FFFFF)
  'fs1 == 1 and fe1 == 0x00 and fm1 == 0x7ffffe and rm_val == 0  #nosat': 1 #  rs1_val==fsubnorm(0x807FFFFE)
  'fs1 == 0 and fe1 == 0x00 and fm1 == 0x000002 and rm_val == 0  #nosat': 1 #  rs1_val==fsubnorm(0x00000002)
  'fs1 == 1 and fe1 == 0x00 and fm1 == 0x000001 and rm_val == 0  #nosat': 1 #  rs1_val==fminsubnorm(0x80000001)
  'fs1 == 0 and fe1 == 0x00 and fm1 == 0x000001 and rm_val == 0  #nosat': 1 #  rs1_val==fminsubnorm(0x00000001)
  'fs1 == 1 and fe1 == 0x00 and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fzero(0x80000000)
  coverage: 24/24
total_coverage: 89/89
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.x.w_b22</td>
          <td class="col-result">73/73</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.x.w: 32
  coverage: 1/1
rd:
  x0: 1
  x1: 1
  x10: 1
  x11: 1
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
rs1:
  f0: 1
  f1: 1
  f10: 1
  f11: 1
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
val_comb:
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and rm_val == 0  #nosat': 1  #  rs1_val==fnorm(0x3e4923b8) | Exponent: -3, Exponent in the range [-3, integer width+3]
  'fs1 == 0 and fe1 == 0xc4 and fm1 == 0x046756 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x62046756) | Exponent: 69, Exponent greater than (integer width+3)
  'fs1 == 0 and fe1 == 0x67 and fm1 == 0x53a4fc and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x33d3a4fc) | Exponent: -24, Exponent less than -3
  'fs1 == 0 and fe1 == 0x81 and fm1 == 0x696b5c and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x40e96b5c) | Exponent: 2, Exponent in the range [-3, integer width+3]
  'fs1 == 0 and fe1 == 0x80 and fm1 == 0x681ae9 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x40681ae9) | Exponent: 1, Exponent in the range [-3, integer width+3]
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x1a616d and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f9a616d) | Exponent: 0, Exponent in the range [-3, integer width+3]
  'fs1 == 0 and fe1 == 0x7e and fm1 == 0x49fee5 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f49fee5) | Exponent: -1, Exponent in the range [-3, integer width+3]
  'fs1 == 0 and fe1 == 0x7d and fm1 == 0x36e5d6 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3eb6e5d6) | Exponent: -2, Exponent in the range [-3, integer width+3]
  coverage: 8/8
total_coverage: 73/73
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.x.w_b23</td>
          <td class="col-result">74/74</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.x.w: 32
  coverage: 1/1
rd:
  x0: 1
  x1: 1
  x10: 1
  x11: 1
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
rs1:
  f0: 1
  f1: 1
  f10: 1
  f11: 1
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
val_comb:
  'fs1 == 0 and fe1 == 0x9d and fm1 == 0x7ffffc and rm_val == 0  #nosat': 1  #  rs1_val==fnorm(0x4efffffc) | MaxInt + (-4)
  'fs1 == 0 and fe1 == 0x9e and fm1 == 0x000004 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4f000004) | MaxInt + (4)
  'fs1 == 0 and fe1 == 0x9e and fm1 == 0x000003 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4f000003) | MaxInt + (3)
  'fs1 == 0 and fe1 == 0x9e and fm1 == 0x000002 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4f000002) | MaxInt + (2)
  'fs1 == 0 and fe1 == 0x9e and fm1 == 0x000001 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4f000001) | MaxInt + (1)
  'fs1 == 0 and fe1 == 0x9e and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4f000000) | MaxInt + (0)
  'fs1 == 0 and fe1 == 0x9d and fm1 == 0x7fffff and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4effffff) | MaxInt + (-1)
  'fs1 == 0 and fe1 == 0x9d and fm1 == 0x7ffffe and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4efffffe) | MaxInt + (-2)
  'fs1 == 0 and fe1 == 0x9d and fm1 == 0x7ffffd and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4efffffd) | MaxInt + (-3)
  coverage: 9/9
total_coverage: 74/74
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.x.w_b24</td>
          <td class="col-result">86/86</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.x.w: 33
  coverage: 1/1
rd:
  x0: 1
  x1: 1
  x10: 1
  x11: 2
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
rs1:
  f0: 1
  f1: 1
  f10: 2
  f11: 1
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
val_comb:
  'fs1 == 1 and fe1 == 0x7b and fm1 == 0x4ccccc and rm_val == 0  #nosat': 1  #  rs1_val==fnorm(0xbdcccccc) | +0-0.1
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fone(0x3f800000) | +1-0
  'fs1 == 0 and fe1 == 0x78 and fm1 == 0x23d70a and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3c23d70a) | +0+0.01
  'fs1 == 0 and fe1 == 0x7e and fm1 == 0x666666 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f666666) | +1-0.1
  'fs1 == 0 and fe1 == 0x7e and fm1 == 0x7d70a3 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f7d70a3) | +1-0.01
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x0ccccc and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f8ccccc) | +1+0.1
  'fs1 == 0 and fe1 == 0x7b and fm1 == 0x4ccccc and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3dcccccc) | +0+0.1
  'fs1 == 0 and fe1 == 0x7b and fm1 == 0x6147ae and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3de147ae) | +0+0.11
  'fs1 == 1 and fe1 == 0x7b and fm1 == 0x6147ae and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbde147ae) | +0-0.11
  'fs1 == 1 and fe1 == 0x7e and fm1 == 0x63d70a and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbf63d70a) | -1+0.11
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fone(0xbf800000) | -1+0
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x0ccccc and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbf8ccccc) | -1-0.1
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x0147ae and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbf8147ae) | -1-0.01
  'fs1 == 0 and fe1 == 0x00 and fm1 == 0x0007f0 and rm_val == 0  #nosat': 1 #  rs1_val==fsubnorm(0x000007f0) | -0-0
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x0147ae and rm_val == 0  #nosat': 2 #  rs1_val==fnorm(0x3f8147ae) | +1+0.01
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x0e147a and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbf8e147a) | -1-0.11
  'fs1 == 0 and fe1 == 0x7e and fm1 == 0x63d70a and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f63d70a) | +1-0.11
  'fs1 == 1 and fe1 == 0x7e and fm1 == 0x666666 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbf666666) | -1+0.1
  'fs1 == 1 and fe1 == 0x7e and fm1 == 0x7d70a3 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbf7d70a3) | -1+0.01
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x0e147a and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f8e147a) | +1+0.11
  'fs1 == 1 and fe1 == 0x78 and fm1 == 0x23d70a and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbc23d70a) | -0-0.01
  coverage: 21/21
total_coverage: 86/86
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.x.w_b27</td>
          <td class="col-result">73/73</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.x.w: 32
  coverage: 1/1
rd:
  x0: 1
  x1: 1
  x10: 1
  x11: 1
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
rs1:
  f0: 1
  f1: 1
  f10: 1
  f11: 1
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
val_comb:
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x000001 and rm_val == 0  #nosat': 1  #  rs1_val==fsnan(0x7F800001)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x455555 and rm_val == 0  #nosat': 1 #  rs1_val==fqnan(0xFFC55555)
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x455555 and rm_val == 0  #nosat': 1 #  rs1_val==fqnan(0x7FC55555)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x400001 and rm_val == 0  #nosat': 1 #  rs1_val==fqnan(0xFFC00001)
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x400001 and rm_val == 0  #nosat': 1 #  rs1_val==fqnan(0x7FC00001)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x2aaaaa and rm_val == 0  #nosat': 1 #  rs1_val==fsnan(0xFFAAAAAA)
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x2aaaaa and rm_val == 0  #nosat': 1 #  rs1_val==fsnan(0x7FAAAAAA)
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x000001 and rm_val == 0  #nosat': 1 #  rs1_val==fsnan(0xFF800001)
  coverage: 8/8
total_coverage: 73/73
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.x.w_b28</td>
          <td class="col-result">93/93</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.x.w: 32
  coverage: 1/1
rd:
  x0: 1
  x1: 1
  x10: 1
  x11: 1
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
rs1:
  f0: 1
  f1: 1
  f10: 1
  f11: 1
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
val_comb:
  'fs1 == 0 and fe1 == 0x00 and fm1 == 0x000000 and rm_val == 0  #nosat': 5  #  rs1_val==fzero(0x00000000) | +0
  'fs1 == 1 and fe1 == 0xff and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==finfinity(0xFF800000) | -Infinity
  'fs1 == 1 and fe1 == 0x9e and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xcf000000) | -MaxInt
  'fs1 == 1 and fe1 == 0x9d and fm1 == 0x4b3d25 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xcecb3d25) | A random number in the range (-1.11..11*2^precision, -1)
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x200000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbfa00000) | Number = -1.25 => Number ∈ [-2.75,-1)
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x400000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbfc00000) | Number = -1.5 => Number ∈ [-2.75,-1)
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x600000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbfe00000) | Number = -1.75 => Number ∈ [-2.75,-1)
  'fs1 == 1 and fe1 == 0x80 and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xc0000000) | Number = -2.0 => Number ∈ [-2.75,-1)
  'fs1 == 1 and fe1 == 0x80 and fm1 == 0x100000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xc0100000) | Number = -2.25 => Number ∈ [-2.75,-1)
  'fs1 == 1 and fe1 == 0x80 and fm1 == 0x200000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xc0200000) | Number = -2.5 => Number ∈ [-2.75,-1)
  'fs1 == 1 and fe1 == 0x80 and fm1 == 0x300000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xc0300000) | Number = -2.75 => Number ∈ [-2.75,-1)
  'fs1 == 1 and fe1 == 0x7f and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fone(0xBF800000) | -1
  'fs1 == 1 and fe1 == 0x7d and fm1 == 0x58046a and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbed8046a) | A random number in the range (-1, -0)
  'fs1 == 1 and fe1 == 0x00 and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fzero(0x80000000) | -0
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x400001 and rm_val == 0  #nosat': 1 #  rs1_val==fqnan(0x7FC00001) | Quiet NaN
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x000001 and rm_val == 0  #nosat': 1 #  rs1_val==fsnan(0x7F800001) | Signaling NaN
  'fs1 == 0 and fe1 == 0xff and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==finfinity(0x7F800000) | +Infinity
  'fs1 == 0 and fe1 == 0x9d and fm1 == 0x7fffff and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4effffff) | MaxInt
  'fs1 == 0 and fe1 == 0x9c and fm1 == 0x5b9758 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x4e5b9758) | A random number in the range (+1, +1.11..11*2^precision)
  'fs1 == 0 and fe1 == 0x80 and fm1 == 0x300000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x40300000) | Number = 2.75 => Number ∈ (1,2.75]
  'fs1 == 0 and fe1 == 0x80 and fm1 == 0x200000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x40200000) | Number = 2.5 => Number ∈ (1,2.75]
  'fs1 == 0 and fe1 == 0x80 and fm1 == 0x100000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x40100000) | Number = 2.25 => Number ∈ (1,2.75]
  'fs1 == 0 and fe1 == 0x80 and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x40000000) | Number = 2.0 => Number ∈ (1,2.75]
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x600000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3fe00000) | Number = 1.75 => Number ∈ (1,2.75]
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x400000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3fc00000) | Number = 1.5 => Number ∈ (1,2.75]
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x200000 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3fa00000) | Number = 1.25 => Number ∈ (1,2.75]
  'fs1 == 0 and fe1 == 0x7f and fm1 == 0x000000 and rm_val == 0  #nosat': 1 #  rs1_val==fone(0x3F800000) | +1
  'fs1 == 0 and fe1 == 0x7e and fm1 == 0x124770 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3f124770) | A random number in the range (+0, +1)
  coverage: 28/28
total_coverage: 93/93
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">fmv.x.w_b29</td>
          <td class="col-result">81/81</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">---
config:
- check ISA:=regex(.*I.*F.*)
opcode:
  fmv.x.w: 32
  coverage: 1/1
rd:
  x0: 1
  x1: 1
  x10: 1
  x11: 1
  x12: 1
  x13: 1
  x14: 1
  x15: 1
  x16: 1
  x17: 1
  x18: 1
  x19: 1
  x2: 1
  x20: 1
  x21: 1
  x22: 1
  x23: 1
  x24: 1
  x25: 1
  x26: 1
  x27: 1
  x28: 1
  x29: 1
  x3: 1
  x30: 1
  x31: 1
  x4: 1
  x5: 1
  x6: 1
  x7: 1
  x8: 1
  x9: 1
  coverage: 32/32
rs1:
  f0: 1
  f1: 1
  f10: 1
  f11: 1
  f12: 1
  f13: 1
  f14: 1
  f15: 1
  f16: 1
  f17: 1
  f18: 1
  f19: 1
  f2: 1
  f20: 1
  f21: 1
  f22: 1
  f23: 1
  f24: 1
  f25: 1
  f26: 1
  f27: 1
  f28: 1
  f29: 1
  f3: 1
  f30: 1
  f31: 1
  f4: 1
  f5: 1
  f6: 1
  f7: 1
  f8: 1
  f9: 1
  coverage: 32/32
val_comb:
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and rm_val == 0  #nosat': 1  #  rs1_val==fnorm(0x3e4923b8) | Exp = -3; Sign = 0; LSB = 0; Guard = 0; Sticky = 0
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bf and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923bf) | Exp = -3; Sign = 1; LSB = 1; Guard = 1; Sticky = 1
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923be and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923be) | Exp = -3; Sign = 1; LSB = 1; Guard = 1; Sticky = 0
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bd and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923bd) | Exp = -3; Sign = 1; LSB = 1; Guard = 0; Sticky = 1
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bc and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923bc) | Exp = -3; Sign = 1; LSB = 1; Guard = 0; Sticky = 0
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bb and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923bb) | Exp = -3; Sign = 1; LSB = 0; Guard = 1; Sticky = 1
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923ba and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923ba) | Exp = -3; Sign = 1; LSB = 0; Guard = 1; Sticky = 0
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b9 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923b9) | Exp = -3; Sign = 1; LSB = 0; Guard = 0; Sticky = 1
  'fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b8 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0xbe4923b8) | Exp = -3; Sign = 1; LSB = 0; Guard = 0; Sticky = 0
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bf and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3e4923bf) | Exp = -3; Sign = 0; LSB = 1; Guard = 1; Sticky = 1
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923be and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3e4923be) | Exp = -3; Sign = 0; LSB = 1; Guard = 1; Sticky = 0
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bd and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3e4923bd) | Exp = -3; Sign = 0; LSB = 1; Guard = 0; Sticky = 1
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bc and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3e4923bc) | Exp = -3; Sign = 0; LSB = 1; Guard = 0; Sticky = 0
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bb and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3e4923bb) | Exp = -3; Sign = 0; LSB = 0; Guard = 1; Sticky = 1
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923ba and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3e4923ba) | Exp = -3; Sign = 0; LSB = 0; Guard = 1; Sticky = 0
  'fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b9 and rm_val == 0  #nosat': 1 #  rs1_val==fnorm(0x3e4923b9) | Exp = -3; Sign = 0; LSB = 0; Guard = 0; Sticky = 1
  coverage: 16/16
total_coverage: 81/81
</br></div></td>
        </tr></tbody>
        
      </table>
        </results-table-body>
      </body></html>
