#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Sep  8 12:40:45 2016
# Process ID: 27114
# Current directory: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado
# Command line: vivado
# Log file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'testing_stream_have_last_signal_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 5941.590 ; gain = 160.000 ; free physical = 9530 ; free virtual = 30125
open_bd_design {/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:counter_stream_have_last_hls:1.0 - counter_stream_have_last_hls_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <testing_stream_have_last_signal_system> from BD file </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6042.348 ; gain = 98.758 ; free physical = 9588 ; free virtual = 30183
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets counter_stream_have_last_hls_0_counter] [get_bd_cells counter_stream_have_last_hls_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_hls/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_hls/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:counter_stream_have_last_hls:1.0 counter_stream_have_last_hls_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
endgroup
set_property location {2.5 808 141} [get_bd_cells counter_stream_have_last_hls_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins counter_stream_have_last_hls_0/s_axi_cpuControl]
connect_bd_intf_net [get_bd_intf_pins counter_stream_have_last_hls_0/counter] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </counter_stream_have_last_hls_0/s_axi_cpuControl/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
assign_bd_address
</counter_stream_have_last_hls_0/s_axi_cpuControl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
reset_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd]
export_ip_user_files -of_objects  [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -top
INFO: [BD 41-1662] The design 'testing_stream_have_last_signal_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system_wrapper.vhd
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd> 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'testing_stream_have_last_signal_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] testing_stream_have_last_signal_system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block counter_stream_have_last_hls_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hw_handoff/testing_stream_have_last_signal_system.hwh
Generated Block Design Tcl file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hw_handoff/testing_stream_have_last_signal_system_bd.tcl
Generated Hardware Definition File /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system.hwdef
[Thu Sep  8 12:49:14 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep  8 12:49:14 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 6266.816 ; gain = 161.496 ; free physical = 9353 ; free virtual = 29917
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/impl_1/testing_stream_have_last_signal_system_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep  9 02:49:51 2016...
create_project project_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "unusual_s2mm_sys"
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6339.172 ; gain = 0.000 ; free physical = 9077 ; free virtual = 29707
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
endgroup
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_hls/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_hls/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:counter_stream_unusual_s2mm_hls:1.0 counter_stream_unusual_s2mm_hls_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0/counter failed
endgroup
set_property location {1 80 -203} [get_bd_cells counter_stream_unusual_s2mm_hls_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins counter_stream_unusual_s2mm_hls_0/s_axi_cpuControl]
</counter_stream_unusual_s2mm_hls_0/s_axi_cpuControl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins counter_stream_unusual_s2mm_hls_0/counter] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
regenerate_bd_layout
startgroup
endgroup
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6387.027 ; gain = 0.000 ; free physical = 8998 ; free virtual = 29631
generate_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd]
INFO: [BD 41-1662] The design 'unusual_s2mm_sys.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys_wrapper.vhd
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] unusual_s2mm_sys_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block counter_stream_unusual_s2mm_hls_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hw_handoff/unusual_s2mm_sys.hwh
Generated Block Design Tcl file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hw_handoff/unusual_s2mm_sys_bd.tcl
Generated Hardware Definition File /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys.hwdef
generate_target: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 6443.426 ; gain = 47.133 ; free physical = 8918 ; free virtual = 29585
export_ip_user_files -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd] -directory /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd] -top
add_files -norecurse /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Sep  9 03:00:08 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/synth_1/runme.log
[Fri Sep  9 03:00:09 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6655.156 ; gain = 211.730 ; free physical = 8530 ; free virtual = 29300
set_property mark_debug true [get_nets [list {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[1]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[5]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[11]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[13]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[17]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[21]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[25]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[29]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[2]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[6]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[9]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[14]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[18]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[22]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[26]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[30]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[3]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[7]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[10]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[15]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[19]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[23]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[27]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[31]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[0]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[4]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[8]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[12]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[16]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[20]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[24]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[28]}]]
set_property mark_debug true [get_nets [list unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TLAST]]
set_property mark_debug true [get_nets [list unusual_s2mm_sys_i/counter_TVALID]]
set_property mark_debug true [get_nets [list unusual_s2mm_sys_i/counter_TREADY]]
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new
close [ open /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list unusual_s2mm_sys_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[0]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[1]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[2]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[3]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[4]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[5]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[6]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[7]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[8]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[9]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[10]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[11]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[12]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[13]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[14]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[15]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[16]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[17]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[18]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[19]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[20]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[21]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[22]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[23]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[24]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[25]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[26]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[27]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[28]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[29]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[30]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list unusual_s2mm_sys_i/counter_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list unusual_s2mm_sys_i/counter_TVALID ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep  9 04:01:19 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/synth_1/runme.log
[Fri Sep  9 04:01:19 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 6657.160 ; gain = 0.004 ; free physical = 8567 ; free virtual = 29350
close_design
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd}
regenerate_bd_layout
regenerate_bd_layout
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_hls/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_hls/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:counter_stream_unusual_s2mm_hls:1.0 [get_ips  unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0]
Upgrading '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd'
INFO: [IP_Flow 19-3422] Upgraded unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0 (Counter_stream_unusual_s2mm_hls 1.0) from revision 1609090249 to revision 1609091453
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0/unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0.upgrade_log'.
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter. Setting parameter on /counter_stream_unusual_s2mm_hls_0_upgraded_ipi/counter failed
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys_wrapper.vhd
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] unusual_s2mm_sys_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block counter_stream_unusual_s2mm_hls_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_s2mm_sys_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hw_handoff/unusual_s2mm_sys.hwh
Generated Block Design Tcl file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hw_handoff/unusual_s2mm_sys_bd.tcl
Generated Hardware Definition File /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys.hwdef
[Fri Sep  9 14:55:28 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/synth_1/runme.log
[Fri Sep  9 14:55:28 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 6657.160 ; gain = 0.000 ; free physical = 8509 ; free virtual = 29299
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 10 03:03:09 2016...
create_project project_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "unusual_mm2s_sys"
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6657.160 ; gain = 0.000 ; free physical = 8418 ; free virtual = 29286
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 512M ]>
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 unusual_mm2s_hls_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_0/output. Setting parameter on /unusual_mm2s_hls_0/output failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_0/output. Setting parameter on /unusual_mm2s_hls_0/output failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_0/output. Setting parameter on /unusual_mm2s_hls_0/output failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_0/output. Setting parameter on /unusual_mm2s_hls_0/output failed
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins unusual_mm2s_hls_0/s_axi_cpuControl]
</unusual_mm2s_hls_0/s_axi_cpuControl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins unusual_mm2s_hls_0/output] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The interface name 'input' of cell '/unusual_mm2s_hls_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the interface.
CRITICAL WARNING: [BD 41-1367] The interface name 'output' of cell '/unusual_mm2s_hls_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the interface.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/unusual_mm2s_hls_0/input_TVALID
/unusual_mm2s_hls_0/input_TDATA

validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6659.156 ; gain = 0.000 ; free physical = 8405 ; free virtual = 29278
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins unusual_mm2s_hls_0/input]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_bd_cell -type ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 unusual_mm2s_hls_1
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_1/output. Setting parameter on /unusual_mm2s_hls_1/output failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_1/output. Setting parameter on /unusual_mm2s_hls_1/output failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_1/output. Setting parameter on /unusual_mm2s_hls_1/output failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /unusual_mm2s_hls_1/output. Setting parameter on /unusual_mm2s_hls_1/output failed
delete_bd_objs [get_bd_cells unusual_mm2s_hls_1]
set_property NAME input_hls [get_bd_intf_pins input]
WARNING: [BD 41-1642] Cannot set the parameter 'NAME' on '/unusual_mm2s_hls_0/input' - Parameter does not exist. 
set_property NAME inputsss [get_bd_intf_pins input]
WARNING: [BD 41-1642] Cannot set the parameter 'NAME' on '/unusual_mm2s_hls_0/input' - Parameter does not exist. 
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The interface name 'input' of cell '/unusual_mm2s_hls_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the interface.
CRITICAL WARNING: [BD 41-1367] The interface name 'output' of cell '/unusual_mm2s_hls_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the interface.
set_property NAME output_hls [get_bd_intf_pins output]
WARNING: [BD 41-1642] Cannot set the parameter 'NAME' on '/unusual_mm2s_hls_0/output' - Parameter does not exist. 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 [get_ips  unusual_mm2s_sys_unusual_mm2s_hls_0_0]
Upgrading '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd'
INFO: [IP_Flow 19-3422] Upgraded unusual_mm2s_sys_unusual_mm2s_hls_0_0 (Unusual_mm2s_hls 1.0) from revision 1609100302 to revision 1609100314
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'.
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_unusual_mm2s_hls_0_0/unusual_mm2s_sys_unusual_mm2s_hls_0_0.upgrade_log'.
CRITICAL WARNING: [BD 41-1165] The interface pin 'input' with bus definition 'xilinx.com:interface:axis:1.0' is not found on the upgraded version of the cell '/unusual_mm2s_hls_0'. Its connection to the interface net 'axi_dma_0_M_AXIS_MM2S' has been removed. 
CRITICAL WARNING: [BD 41-1165] The interface pin 'output' with bus definition 'xilinx.com:interface:axis:1.0' is not found on the upgraded version of the cell '/unusual_mm2s_hls_0'. Its connection to the interface net 'unusual_mm2s_hls_0_output' has been removed. 
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'unusual_mm2s_sys_unusual_mm2s_hls_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_unusual_mm2s_hls_0_0/unusual_mm2s_sys_unusual_mm2s_hls_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd> 
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 [get_ips  unusual_mm2s_sys_unusual_mm2s_hls_0_0]
Upgrading '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd'
INFO: [IP_Flow 19-3422] Upgraded unusual_mm2s_sys_unusual_mm2s_hls_0_0 (Unusual_mm2s_hls 1.0) from revision 1609100314 to revision 1609100320
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_unusual_mm2s_hls_0_0/unusual_mm2s_sys_unusual_mm2s_hls_0_0.upgrade_log'.
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd> 
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets unusual_mm2s_hls_0_output]
connect_bd_intf_net [get_bd_intf_pins unusual_mm2s_hls_0/output_s] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins unusual_mm2s_hls_0/input_s] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd]
INFO: [BD 41-1662] The design 'unusual_mm2s_sys.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys_wrapper.vhd
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] unusual_mm2s_sys_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block unusual_mm2s_hls_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hw_handoff/unusual_mm2s_sys.hwh
Generated Block Design Tcl file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hw_handoff/unusual_mm2s_sys_bd.tcl
Generated Hardware Definition File /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys.hwdef
generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 6659.156 ; gain = 0.000 ; free physical = 8334 ; free virtual = 29241
export_ip_user_files -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -directory /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -top
add_files -norecurse /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys_wrapper.vhd" into library xil_defaultlib [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys.vhd" into library xil_defaultlib [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys.vhd:1]
[Sat Sep 10 03:25:33 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_processing_system7_0_0/unusual_mm2s_sys_processing_system7_0_0.xdc] for cell 'unusual_mm2s_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_processing_system7_0_0/unusual_mm2s_sys_processing_system7_0_0.xdc] for cell 'unusual_mm2s_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_axi_dma_0_0/unusual_mm2s_sys_axi_dma_0_0.xdc] for cell 'unusual_mm2s_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_axi_dma_0_0/unusual_mm2s_sys_axi_dma_0_0.xdc] for cell 'unusual_mm2s_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_rst_processing_system7_0_100M_0/unusual_mm2s_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_mm2s_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_rst_processing_system7_0_100M_0/unusual_mm2s_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_mm2s_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_rst_processing_system7_0_100M_0/unusual_mm2s_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_mm2s_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_rst_processing_system7_0_100M_0/unusual_mm2s_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_mm2s_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_axi_dma_0_0/unusual_mm2s_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_mm2s_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_axi_dma_0_0/unusual_mm2s_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_mm2s_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_auto_us_0/unusual_mm2s_sys_auto_us_0_clocks.xdc] for cell 'unusual_mm2s_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_auto_us_0/unusual_mm2s_sys_auto_us_0_clocks.xdc] for cell 'unusual_mm2s_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_auto_us_1/unusual_mm2s_sys_auto_us_1_clocks.xdc] for cell 'unusual_mm2s_sys_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_auto_us_1/unusual_mm2s_sys_auto_us_1_clocks.xdc] for cell 'unusual_mm2s_sys_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6818.289 ; gain = 159.133 ; free physical = 8185 ; free virtual = 29144
set_property mark_debug true [get_nets [list {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]}]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/input_s_TVALID]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/output_s_TREADY]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/input_s_TREADY]]
set_property mark_debug true [get_nets [list {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[0]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[4]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[8]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[12]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[16]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[20]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[24]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[28]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[1]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[5]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[11]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[13]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[17]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[21]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[25]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[29]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[2]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[6]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[9]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[14]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[18]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[22]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[26]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[30]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[3]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[7]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[10]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[15]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[19]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[23]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[27]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[31]}]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TLAST]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/output_s_TVALID]]
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new
close [ open /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list unusual_mm2s_sys_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[0]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[1]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[2]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[3]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[4]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[5]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[6]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[7]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[8]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[9]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[10]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[11]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[12]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[13]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[14]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[15]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[16]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[17]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[18]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[19]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[20]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[21]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[22]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[23]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[24]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[25]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[26]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[27]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[28]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[29]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[30]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list unusual_mm2s_sys_i/input_s_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list unusual_mm2s_sys_i/input_s_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list unusual_mm2s_sys_i/output_s_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list unusual_mm2s_sys_i/output_s_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TLAST ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Sep 10 03:38:20 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/synth_1/runme.log
[Sat Sep 10 03:38:20 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/impl_1/runme.log
close_design
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/impl_1/unusual_mm2s_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 [get_ips  unusual_mm2s_sys_unusual_mm2s_hls_0_0]
Upgrading '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd'
INFO: [IP_Flow 19-3422] Upgraded unusual_mm2s_sys_unusual_mm2s_hls_0_0 (Unusual_mm2s_hls 1.0) from revision 1609100320 to revision 1609100925
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/ip/unusual_mm2s_sys_unusual_mm2s_hls_0_0/unusual_mm2s_sys_unusual_mm2s_hls_0_0.upgrade_log'.
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd> 
report_ip_status -name ip_status 
generate_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys_wrapper.vhd
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] unusual_mm2s_sys_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'unusual_mm2s_sys_unusual_mm2s_hls_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block unusual_mm2s_hls_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unusual_mm2s_sys_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hw_handoff/unusual_mm2s_sys.hwh
Generated Block Design Tcl file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hw_handoff/unusual_mm2s_sys_bd.tcl
Generated Hardware Definition File /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys.hwdef
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 6832.418 ; gain = 0.000 ; free physical = 8076 ; free virtual = 29093
export_ip_user_files -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -directory /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Sep 10 09:28:33 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/synth_1/runme.log
[Sat Sep 10 09:28:33 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/impl_1/runme.log
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/impl_1/unusual_mm2s_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
