Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot atm_machine_tb_behav xil_defaultlib.atm_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.card_validation
Compiling module xil_defaultlib.user_selection
Compiling module xil_defaultlib.balance_display
Compiling module xil_defaultlib.sevensegment
Compiling module xil_defaultlib.deposit
Compiling module xil_defaultlib.withdraw
Compiling module xil_defaultlib.atm_machine
Compiling module xil_defaultlib.atm_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot atm_machine_tb_behav
