<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1424pt" height="684pt"
 viewBox="0.00 0.00 1424.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 1420,-680 1420,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1396,-8 1396,-8 1402,-8 1408,-14 1408,-20 1408,-20 1408,-656 1408,-656 1408,-662 1402,-668 1396,-668 1396,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="708" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="708" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1388,-16 1388,-16 1394,-16 1400,-22 1400,-28 1400,-28 1400,-610 1400,-610 1400,-616 1394,-622 1388,-622 1388,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="708" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="708" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M514,-24C514,-24 1380,-24 1380,-24 1386,-24 1392,-30 1392,-36 1392,-36 1392,-380 1392,-380 1392,-386 1386,-392 1380,-392 1380,-392 514,-392 514,-392 508,-392 502,-386 502,-380 502,-380 502,-36 502,-36 502,-30 508,-24 514,-24"/>
<text text-anchor="middle" x="947" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="947" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1038,-147C1038,-147 1372,-147 1372,-147 1378,-147 1384,-153 1384,-159 1384,-159 1384,-334 1384,-334 1384,-340 1378,-346 1372,-346 1372,-346 1038,-346 1038,-346 1032,-346 1026,-340 1026,-334 1026,-334 1026,-159 1026,-159 1026,-153 1032,-147 1038,-147"/>
<text text-anchor="middle" x="1205" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1205" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1046,-155C1046,-155 1189,-155 1189,-155 1195,-155 1201,-161 1201,-167 1201,-167 1201,-288 1201,-288 1201,-294 1195,-300 1189,-300 1189,-300 1046,-300 1046,-300 1040,-300 1034,-294 1034,-288 1034,-288 1034,-167 1034,-167 1034,-161 1040,-155 1046,-155"/>
<text text-anchor="middle" x="1117.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1117.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1054,-163C1054,-163 1181,-163 1181,-163 1187,-163 1193,-169 1193,-175 1193,-175 1193,-242 1193,-242 1193,-248 1187,-254 1181,-254 1181,-254 1054,-254 1054,-254 1048,-254 1042,-248 1042,-242 1042,-242 1042,-175 1042,-175 1042,-169 1048,-163 1054,-163"/>
<text text-anchor="middle" x="1117.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1117.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1221,-155C1221,-155 1364,-155 1364,-155 1370,-155 1376,-161 1376,-167 1376,-167 1376,-288 1376,-288 1376,-294 1370,-300 1364,-300 1364,-300 1221,-300 1221,-300 1215,-300 1209,-294 1209,-288 1209,-288 1209,-167 1209,-167 1209,-161 1215,-155 1221,-155"/>
<text text-anchor="middle" x="1292.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1292.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1229,-163C1229,-163 1356,-163 1356,-163 1362,-163 1368,-169 1368,-175 1368,-175 1368,-242 1368,-242 1368,-248 1362,-254 1356,-254 1356,-254 1229,-254 1229,-254 1223,-254 1217,-248 1217,-242 1217,-242 1217,-175 1217,-175 1217,-169 1223,-163 1229,-163"/>
<text text-anchor="middle" x="1292.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1292.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M716,-32C716,-32 878,-32 878,-32 884,-32 890,-38 890,-44 890,-44 890,-111 890,-111 890,-117 884,-123 878,-123 878,-123 716,-123 716,-123 710,-123 704,-117 704,-111 704,-111 704,-44 704,-44 704,-38 710,-32 716,-32"/>
<text text-anchor="middle" x="797" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="797" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M522,-32C522,-32 684,-32 684,-32 690,-32 696,-38 696,-44 696,-44 696,-111 696,-111 696,-117 690,-123 684,-123 684,-123 522,-123 522,-123 516,-123 510,-117 510,-111 510,-111 510,-44 510,-44 510,-38 516,-32 522,-32"/>
<text text-anchor="middle" x="603" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="603" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M919,-32C919,-32 1081,-32 1081,-32 1087,-32 1093,-38 1093,-44 1093,-44 1093,-111 1093,-111 1093,-117 1087,-123 1081,-123 1081,-123 919,-123 919,-123 913,-123 907,-117 907,-111 907,-111 907,-44 907,-44 907,-38 913,-32 919,-32"/>
<text text-anchor="middle" x="1000" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1000" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1117,-32C1117,-32 1279,-32 1279,-32 1285,-32 1291,-38 1291,-44 1291,-44 1291,-111 1291,-111 1291,-117 1285,-123 1279,-123 1279,-123 1117,-123 1117,-123 1111,-123 1105,-117 1105,-111 1105,-111 1105,-44 1105,-44 1105,-38 1111,-32 1117,-32"/>
<text text-anchor="middle" x="1198" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1198" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M728,-163C728,-163 1006,-163 1006,-163 1012,-163 1018,-169 1018,-175 1018,-175 1018,-242 1018,-242 1018,-248 1012,-254 1006,-254 1006,-254 728,-254 728,-254 722,-254 716,-248 716,-242 716,-242 716,-175 716,-175 716,-169 722,-163 728,-163"/>
<text text-anchor="middle" x="867" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="867" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M360,-400C360,-400 596,-400 596,-400 602,-400 608,-406 608,-412 608,-412 608,-479 608,-479 608,-485 602,-491 596,-491 596,-491 360,-491 360,-491 354,-491 348,-485 348,-479 348,-479 348,-412 348,-412 348,-406 354,-400 360,-400"/>
<text text-anchor="middle" x="478" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="478" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust110"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M103,-32C103,-32 265,-32 265,-32 271,-32 277,-38 277,-44 277,-44 277,-111 277,-111 277,-117 271,-123 265,-123 265,-123 103,-123 103,-123 97,-123 91,-117 91,-111 91,-111 91,-44 91,-44 91,-38 97,-32 103,-32"/>
<text text-anchor="middle" x="184" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="184" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M246,-163C246,-163 482,-163 482,-163 488,-163 494,-169 494,-175 494,-175 494,-242 494,-242 494,-248 488,-254 482,-254 482,-254 246,-254 246,-254 240,-254 234,-248 234,-242 234,-242 234,-175 234,-175 234,-169 240,-163 246,-163"/>
<text text-anchor="middle" x="364" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="364" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M46,-163C46,-163 114,-163 114,-163 120,-163 126,-169 126,-175 126,-175 126,-242 126,-242 126,-248 120,-254 114,-254 114,-254 46,-254 46,-254 40,-254 34,-248 34,-242 34,-242 34,-175 34,-175 34,-169 40,-163 46,-163"/>
<text text-anchor="middle" x="80" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="80" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust123"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M146,-163C146,-163 214,-163 214,-163 220,-163 226,-169 226,-175 226,-175 226,-242 226,-242 226,-248 220,-254 214,-254 214,-254 146,-254 146,-254 140,-254 134,-248 134,-242 134,-242 134,-175 134,-175 134,-169 140,-163 146,-163"/>
<text text-anchor="middle" x="180" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="180" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M376.5,-539.5C376.5,-539.5 443.5,-539.5 443.5,-539.5 449.5,-539.5 455.5,-545.5 455.5,-551.5 455.5,-551.5 455.5,-563.5 455.5,-563.5 455.5,-569.5 449.5,-575.5 443.5,-575.5 443.5,-575.5 376.5,-575.5 376.5,-575.5 370.5,-575.5 364.5,-569.5 364.5,-563.5 364.5,-563.5 364.5,-551.5 364.5,-551.5 364.5,-545.5 370.5,-539.5 376.5,-539.5"/>
<text text-anchor="middle" x="410" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M368,-408.5C368,-408.5 452,-408.5 452,-408.5 458,-408.5 464,-414.5 464,-420.5 464,-420.5 464,-432.5 464,-432.5 464,-438.5 458,-444.5 452,-444.5 452,-444.5 368,-444.5 368,-444.5 362,-444.5 356,-438.5 356,-432.5 356,-432.5 356,-420.5 356,-420.5 356,-414.5 362,-408.5 368,-408.5"/>
<text text-anchor="middle" x="410" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M410,-539.37C410,-517.78 410,-480.41 410,-454.85"/>
<polygon fill="black" stroke="black" points="413.5,-454.7 410,-444.7 406.5,-454.7 413.5,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M632,-171.5C632,-171.5 694,-171.5 694,-171.5 700,-171.5 706,-177.5 706,-183.5 706,-183.5 706,-195.5 706,-195.5 706,-201.5 700,-207.5 694,-207.5 694,-207.5 632,-207.5 632,-207.5 626,-207.5 620,-201.5 620,-195.5 620,-195.5 620,-183.5 620,-183.5 620,-177.5 626,-171.5 632,-171.5"/>
<text text-anchor="middle" x="663" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M822.5,-40.5C822.5,-40.5 869.5,-40.5 869.5,-40.5 875.5,-40.5 881.5,-46.5 881.5,-52.5 881.5,-52.5 881.5,-64.5 881.5,-64.5 881.5,-70.5 875.5,-76.5 869.5,-76.5 869.5,-76.5 822.5,-76.5 822.5,-76.5 816.5,-76.5 810.5,-70.5 810.5,-64.5 810.5,-64.5 810.5,-52.5 810.5,-52.5 810.5,-46.5 816.5,-40.5 822.5,-40.5"/>
<text text-anchor="middle" x="846" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M679.32,-171.48C688.26,-163.04 699.96,-153.32 712,-147 748.28,-127.97 767.39,-146.43 801,-123 814.56,-113.55 825.43,-98.63 833.09,-85.63"/>
<polygon fill="black" stroke="black" points="836.31,-87.05 838.1,-76.61 830.19,-83.66 836.31,-87.05"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M522.5,-171.5C522.5,-171.5 589.5,-171.5 589.5,-171.5 595.5,-171.5 601.5,-177.5 601.5,-183.5 601.5,-183.5 601.5,-195.5 601.5,-195.5 601.5,-201.5 595.5,-207.5 589.5,-207.5 589.5,-207.5 522.5,-207.5 522.5,-207.5 516.5,-207.5 510.5,-201.5 510.5,-195.5 510.5,-195.5 510.5,-183.5 510.5,-183.5 510.5,-177.5 516.5,-171.5 522.5,-171.5"/>
<text text-anchor="middle" x="556" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M628.5,-40.5C628.5,-40.5 675.5,-40.5 675.5,-40.5 681.5,-40.5 687.5,-46.5 687.5,-52.5 687.5,-52.5 687.5,-64.5 687.5,-64.5 687.5,-70.5 681.5,-76.5 675.5,-76.5 675.5,-76.5 628.5,-76.5 628.5,-76.5 622.5,-76.5 616.5,-70.5 616.5,-64.5 616.5,-64.5 616.5,-52.5 616.5,-52.5 616.5,-46.5 622.5,-40.5 628.5,-40.5"/>
<text text-anchor="middle" x="652" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M569.64,-171.42C580.03,-158.3 594.62,-139.66 607,-123 616.18,-110.64 626.11,-96.7 634.29,-85.04"/>
<polygon fill="black" stroke="black" points="637.31,-86.83 640.17,-76.63 631.58,-82.82 637.31,-86.83"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1062,-171.5C1062,-171.5 1092,-171.5 1092,-171.5 1098,-171.5 1104,-177.5 1104,-183.5 1104,-183.5 1104,-195.5 1104,-195.5 1104,-201.5 1098,-207.5 1092,-207.5 1092,-207.5 1062,-207.5 1062,-207.5 1056,-207.5 1050,-201.5 1050,-195.5 1050,-195.5 1050,-183.5 1050,-183.5 1050,-177.5 1056,-171.5 1062,-171.5"/>
<text text-anchor="middle" x="1077" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1025.5,-40.5C1025.5,-40.5 1072.5,-40.5 1072.5,-40.5 1078.5,-40.5 1084.5,-46.5 1084.5,-52.5 1084.5,-52.5 1084.5,-64.5 1084.5,-64.5 1084.5,-70.5 1078.5,-76.5 1072.5,-76.5 1072.5,-76.5 1025.5,-76.5 1025.5,-76.5 1019.5,-76.5 1013.5,-70.5 1013.5,-64.5 1013.5,-64.5 1013.5,-52.5 1013.5,-52.5 1013.5,-46.5 1019.5,-40.5 1025.5,-40.5"/>
<text text-anchor="middle" x="1049" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1073.28,-171.37C1068.57,-149.68 1060.41,-112.08 1054.86,-86.51"/>
<polygon fill="black" stroke="black" points="1058.28,-85.73 1052.73,-76.7 1051.43,-87.22 1058.28,-85.73"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1237,-171.5C1237,-171.5 1267,-171.5 1267,-171.5 1273,-171.5 1279,-177.5 1279,-183.5 1279,-183.5 1279,-195.5 1279,-195.5 1279,-201.5 1273,-207.5 1267,-207.5 1267,-207.5 1237,-207.5 1237,-207.5 1231,-207.5 1225,-201.5 1225,-195.5 1225,-195.5 1225,-183.5 1225,-183.5 1225,-177.5 1231,-171.5 1237,-171.5"/>
<text text-anchor="middle" x="1252" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1223.5,-40.5C1223.5,-40.5 1270.5,-40.5 1270.5,-40.5 1276.5,-40.5 1282.5,-46.5 1282.5,-52.5 1282.5,-52.5 1282.5,-64.5 1282.5,-64.5 1282.5,-70.5 1276.5,-76.5 1270.5,-76.5 1270.5,-76.5 1223.5,-76.5 1223.5,-76.5 1217.5,-76.5 1211.5,-70.5 1211.5,-64.5 1211.5,-64.5 1211.5,-52.5 1211.5,-52.5 1211.5,-46.5 1217.5,-40.5 1223.5,-40.5"/>
<text text-anchor="middle" x="1247" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1251.34,-171.37C1250.5,-149.78 1249.05,-112.41 1248.06,-86.85"/>
<polygon fill="black" stroke="black" points="1251.55,-86.56 1247.67,-76.7 1244.56,-86.83 1251.55,-86.56"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M724,-40.5C724,-40.5 780,-40.5 780,-40.5 786,-40.5 792,-46.5 792,-52.5 792,-52.5 792,-64.5 792,-64.5 792,-70.5 786,-76.5 780,-76.5 780,-76.5 724,-76.5 724,-76.5 718,-76.5 712,-70.5 712,-64.5 712,-64.5 712,-52.5 712,-52.5 712,-46.5 718,-40.5 724,-40.5"/>
<text text-anchor="middle" x="752" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M530,-40.5C530,-40.5 586,-40.5 586,-40.5 592,-40.5 598,-46.5 598,-52.5 598,-52.5 598,-64.5 598,-64.5 598,-70.5 592,-76.5 586,-76.5 586,-76.5 530,-76.5 530,-76.5 524,-76.5 518,-70.5 518,-64.5 518,-64.5 518,-52.5 518,-52.5 518,-46.5 524,-40.5 530,-40.5"/>
<text text-anchor="middle" x="558" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M927,-40.5C927,-40.5 983,-40.5 983,-40.5 989,-40.5 995,-46.5 995,-52.5 995,-52.5 995,-64.5 995,-64.5 995,-70.5 989,-76.5 983,-76.5 983,-76.5 927,-76.5 927,-76.5 921,-76.5 915,-70.5 915,-64.5 915,-64.5 915,-52.5 915,-52.5 915,-46.5 921,-40.5 927,-40.5"/>
<text text-anchor="middle" x="955" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1125,-40.5C1125,-40.5 1181,-40.5 1181,-40.5 1187,-40.5 1193,-46.5 1193,-52.5 1193,-52.5 1193,-64.5 1193,-64.5 1193,-70.5 1187,-76.5 1181,-76.5 1181,-76.5 1125,-76.5 1125,-76.5 1119,-76.5 1113,-70.5 1113,-64.5 1113,-64.5 1113,-52.5 1113,-52.5 1113,-46.5 1119,-40.5 1125,-40.5"/>
<text text-anchor="middle" x="1153" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M736.5,-171.5C736.5,-171.5 807.5,-171.5 807.5,-171.5 813.5,-171.5 819.5,-177.5 819.5,-183.5 819.5,-183.5 819.5,-195.5 819.5,-195.5 819.5,-201.5 813.5,-207.5 807.5,-207.5 807.5,-207.5 736.5,-207.5 736.5,-207.5 730.5,-207.5 724.5,-201.5 724.5,-195.5 724.5,-195.5 724.5,-183.5 724.5,-183.5 724.5,-177.5 730.5,-171.5 736.5,-171.5"/>
<text text-anchor="middle" x="772" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M922.5,-171.5C922.5,-171.5 997.5,-171.5 997.5,-171.5 1003.5,-171.5 1009.5,-177.5 1009.5,-183.5 1009.5,-183.5 1009.5,-195.5 1009.5,-195.5 1009.5,-201.5 1003.5,-207.5 997.5,-207.5 997.5,-207.5 922.5,-207.5 922.5,-207.5 916.5,-207.5 910.5,-201.5 910.5,-195.5 910.5,-195.5 910.5,-183.5 910.5,-183.5 910.5,-177.5 916.5,-171.5 922.5,-171.5"/>
<text text-anchor="middle" x="960" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M850,-171.5C850,-171.5 880,-171.5 880,-171.5 886,-171.5 892,-177.5 892,-183.5 892,-183.5 892,-195.5 892,-195.5 892,-201.5 886,-207.5 880,-207.5 880,-207.5 850,-207.5 850,-207.5 844,-207.5 838,-201.5 838,-195.5 838,-195.5 838,-183.5 838,-183.5 838,-177.5 844,-171.5 850,-171.5"/>
<text text-anchor="middle" x="865" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M455.53,-404.91C461.31,-402.94 467.23,-401.22 473,-400 486.49,-397.15 710.26,-400.64 721,-392 777.79,-346.3 776.71,-247.26 773.73,-207.51"/>
<polygon fill="black" stroke="black" points="454.14,-401.69 445.96,-408.42 456.55,-408.26 454.14,-401.69"/>
</g>
<!-- system_l2_mem_side -->
<g id="node20" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M111,-40.5C111,-40.5 167,-40.5 167,-40.5 173,-40.5 179,-46.5 179,-52.5 179,-52.5 179,-64.5 179,-64.5 179,-70.5 173,-76.5 167,-76.5 167,-76.5 111,-76.5 111,-76.5 105,-76.5 99,-70.5 99,-64.5 99,-64.5 99,-52.5 99,-52.5 99,-46.5 105,-40.5 111,-40.5"/>
<text text-anchor="middle" x="139" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M345.55,-424.46C242.69,-422.13 50.84,-414.75 30,-392 -6.77,-351.85 6.46,-196.09 30,-147 45.27,-115.16 78.39,-91.25 104.14,-76.54"/>
<polygon fill="black" stroke="black" points="345.75,-427.97 355.82,-424.69 345.9,-420.97 345.75,-427.97"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M494,-408.5C494,-408.5 588,-408.5 588,-408.5 594,-408.5 600,-414.5 600,-420.5 600,-420.5 600,-432.5 600,-432.5 600,-438.5 594,-444.5 588,-444.5 588,-444.5 494,-444.5 494,-444.5 488,-444.5 482,-438.5 482,-432.5 482,-432.5 482,-420.5 482,-420.5 482,-414.5 488,-408.5 494,-408.5"/>
<text text-anchor="middle" x="541" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M600.04,-423.59C696.22,-419.96 878.33,-410.69 901,-392 953.36,-348.84 960.77,-261.9 960.91,-217.68"/>
<polygon fill="black" stroke="black" points="964.41,-217.62 960.82,-207.66 957.41,-217.69 964.41,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M600.04,-422.36C679.45,-417.58 812.66,-407.37 829,-392 876.96,-346.88 874.35,-261.51 869.25,-217.79"/>
<polygon fill="black" stroke="black" points="872.69,-217.09 867.93,-207.63 865.75,-218 872.69,-217.09"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node23" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M76,-171.5C76,-171.5 106,-171.5 106,-171.5 112,-171.5 118,-177.5 118,-183.5 118,-183.5 118,-195.5 118,-195.5 118,-201.5 112,-207.5 106,-207.5 106,-207.5 76,-207.5 76,-207.5 70,-207.5 64,-201.5 64,-195.5 64,-195.5 64,-183.5 64,-183.5 64,-177.5 70,-171.5 76,-171.5"/>
<text text-anchor="middle" x="91" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M502.46,-408.5C493,-405.04 482.78,-401.89 473,-400 454.29,-396.38 144.56,-404.3 130,-392 79.33,-349.2 81.73,-262.1 86.81,-217.76"/>
<polygon fill="black" stroke="black" points="90.3,-218.07 88.09,-207.71 83.35,-217.19 90.3,-218.07"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node24" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M176,-171.5C176,-171.5 206,-171.5 206,-171.5 212,-171.5 218,-177.5 218,-183.5 218,-183.5 218,-195.5 218,-195.5 218,-201.5 212,-207.5 206,-207.5 206,-207.5 176,-207.5 176,-207.5 170,-207.5 164,-201.5 164,-195.5 164,-195.5 164,-183.5 164,-183.5 164,-177.5 170,-171.5 176,-171.5"/>
<text text-anchor="middle" x="191" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M502.08,-408.43C492.73,-405.03 482.65,-401.91 473,-400 459.75,-397.37 240.28,-400.77 230,-392 179.54,-348.95 181.84,-261.97 186.86,-217.7"/>
<polygon fill="black" stroke="black" points="190.34,-218.03 188.12,-207.67 183.4,-217.16 190.34,-218.03"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node19" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M209.5,-40.5C209.5,-40.5 256.5,-40.5 256.5,-40.5 262.5,-40.5 268.5,-46.5 268.5,-52.5 268.5,-52.5 268.5,-64.5 268.5,-64.5 268.5,-70.5 262.5,-76.5 256.5,-76.5 256.5,-76.5 209.5,-76.5 209.5,-76.5 203.5,-76.5 197.5,-70.5 197.5,-64.5 197.5,-64.5 197.5,-52.5 197.5,-52.5 197.5,-46.5 203.5,-40.5 209.5,-40.5"/>
<text text-anchor="middle" x="233" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node21" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M390,-171.5C390,-171.5 474,-171.5 474,-171.5 480,-171.5 486,-177.5 486,-183.5 486,-183.5 486,-195.5 486,-195.5 486,-201.5 480,-207.5 474,-207.5 474,-207.5 390,-207.5 390,-207.5 384,-207.5 378,-201.5 378,-195.5 378,-195.5 378,-183.5 378,-183.5 378,-177.5 384,-171.5 390,-171.5"/>
<text text-anchor="middle" x="432" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M461.89,-165.78C472.73,-158.63 485.41,-151.45 498,-147 583.24,-116.87 620.72,-166.46 700,-123 719.24,-112.45 734.15,-91.62 742.98,-76.69"/>
<polygon fill="black" stroke="black" points="459.89,-162.9 453.63,-171.45 463.85,-168.67 459.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M456.01,-163.92C480.95,-138.39 519.32,-99.1 541.2,-76.7"/>
<polygon fill="black" stroke="black" points="453.22,-161.77 448.73,-171.37 458.22,-166.66 453.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M461.49,-165.54C472.37,-158.3 485.19,-151.12 498,-147 581.93,-120.03 813.98,-159.99 894,-123 915.51,-113.06 933.33,-91.88 944.05,-76.71"/>
<polygon fill="black" stroke="black" points="459.42,-162.71 453.21,-171.3 463.42,-168.46 459.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge15" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M461.18,-165.56C472.12,-158.25 485.04,-151.02 498,-147 625.24,-107.54 976.7,-180.23 1097,-123 1117.57,-113.21 1133.76,-92 1143.34,-76.78"/>
<polygon fill="black" stroke="black" points="459.06,-162.78 452.88,-171.39 463.08,-168.51 459.06,-162.78"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node22" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M254,-171.5C254,-171.5 348,-171.5 348,-171.5 354,-171.5 360,-177.5 360,-183.5 360,-183.5 360,-195.5 360,-195.5 360,-201.5 354,-207.5 348,-207.5 348,-207.5 254,-207.5 254,-207.5 248,-207.5 242,-201.5 242,-195.5 242,-195.5 242,-183.5 242,-183.5 242,-177.5 248,-171.5 254,-171.5"/>
<text text-anchor="middle" x="301" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge16" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M291.97,-171.37C280.44,-149.49 260.36,-111.41 246.88,-85.83"/>
<polygon fill="black" stroke="black" points="249.83,-83.92 242.07,-76.7 243.63,-87.18 249.83,-83.92"/>
</g>
</g>
</svg>
