
Efinix FPGA Placement and Routing.
Version: 2023.1.150 
Compiled: Jun 23 2023.

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from /home/amritansh/Downloads/efinity/2023.1/arch/./ipin_oph.xml
Finished parsing ipin pattern file '/home/amritansh/Downloads/efinity/2023.1/arch/./ipin_oph.xdb'.
Finished parsing switch_block file '/home/amritansh/Downloads/efinity/2023.1/arch/./sb_connectivity_subset.xdb'.
BuildGraph process took 29.0396 seconds.
	BuildGraph process took 28.25 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 1171.99 MB, end = 3053.65 MB, delta = 1881.66 MB
BuildGraph process resident set memory usage: begin = 457.856 MB, end = 2341.25 MB, delta = 1883.39 MB
	BuildGraph process peak resident set memory usage = 6726.49 MB
check rr_graph process took 0.846098 seconds.
	check rr_graph process took 0.84 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 3209.6 MB, end = 3235.62 MB, delta = 26.02 MB
check rr_graph process resident set memory usage: begin = 2497.15 MB, end = 2523.26 MB, delta = 26.112 MB
	check rr_graph process peak resident set memory usage = 6726.49 MB
Generated 6653776 RR nodes and 25234674 RR edges
This design has 0 global control net(s). See /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.route.rpt for details.
Routing graph took 30.5353 seconds.
	Routing graph took 29.65 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 1171.99 MB, end = 3079.66 MB, delta = 1907.68 MB
Routing graph resident set memory usage: begin = 457.728 MB, end = 2367.54 MB, delta = 1909.82 MB
	Routing graph peak resident set memory usage = 6726.49 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****

No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1         5485              7.527               1.94
         2         1626              7.433              0.944
         3          843              7.433                0.8
         4          466              7.433              0.795
         5          239               7.49               1.09
         6          139              7.502               3.68
         7           68               7.59               2.44
         8           43              7.528                2.8
         9           22              7.734                5.9
        10           10              8.241               8.95
        11           10              7.833               3.85
        12            2              7.948               2.89
        13            1              7.833               2.21
        14            0              7.833              0.384

Successfully routed netlist after 14 routing iterations and 40242247 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 720063540
Netlist fully routed.

Successfully created FPGA route file '/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.route'
Routing took 40.1373 seconds.
	Routing took 41.4 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 3079.66 MB, end = 3079.66 MB, delta = 0 MB
Routing resident set memory usage: begin = 2367.54 MB, end = 2368.1 MB, delta = 0.56 MB
	Routing peak resident set memory usage = 6726.49 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****

No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.


Cross clock domain timing relationship was detected. Refer to the clocks section of the timing report for more details. You can use set_clock_groups to control how clocks are analyzed.
Maximum possible analyzed clocks frequency
  Clock Name   Period (ns)  Frequency (MHz)     Edge
clk               6.289        159.008         (R-R)
jtag_inst1_TCK    7.953        125.739         (R-R)

Geomean max period: 7.072

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
 clk              clk                  1.000            -5.289           (R-R)
 clk              jtag_inst1_TCK       1.000            -7.663           (R-R)
 jtag_inst1_TCK   clk                  1.000            -1.877           (R-R)
 jtag_inst1_TCK   jtag_inst1_TCK       1.000            -6.953           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
 clk              clk                  0.000             0.221           (R-R)
 clk              jtag_inst1_TCK       0.000             2.856           (R-R)
 jtag_inst1_TCK   clk                  0.000            -2.066           (R-R)
 jtag_inst1_TCK   jtag_inst1_TCK       0.000             0.307           (R-R)

WARNING(1): Clock domain between clk (rising) and clk (rising) may not meet (slack: -5.289 ns) the setup (max) timing requirement
WARNING(2): Clock domain between clk (rising) and jtag_inst1_TCK (rising) may not meet (slack: -7.663 ns) the setup (max) timing requirement
WARNING(3): Clock domain between jtag_inst1_TCK (rising) and clk (rising) may not meet (slack: -1.877 ns) the setup (max) timing requirement
WARNING(4): Clock domain between jtag_inst1_TCK (rising) and jtag_inst1_TCK (rising) may not meet (slack: -6.953 ns) the setup (max) timing requirement

WARNING(5): Clock domain between jtag_inst1_TCK (rising) and clk (rising) may not meet (slack: -2.066 ns) the hold (min) timing requirement

Write Timing Report to "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.timing.rpt" ...
final timing analysis took 0.304122 seconds.
	final timing analysis took 0.3 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 3079.66 MB, end = 3079.66 MB, delta = 0 MB
final timing analysis resident set memory usage: begin = 2368.1 MB, end = 2368.28 MB, delta = 0.176 MB
	final timing analysis peak resident set memory usage = 6726.49 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from '/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.interface.csv'.
Successfully processed interface constraints file "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.interface.csv".
Finished writing bitstream file /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_pnr/Dual_TX_Controller.lbf.
Bitstream generation took 4.82689 seconds.
	Bitstream generation took 4.67 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 3079.66 MB, end = 3160.86 MB, delta = 81.196 MB
Bitstream generation resident set memory usage: begin = 2368.28 MB, end = 2449.97 MB, delta = 81.692 MB
	Bitstream generation peak resident set memory usage = 6726.49 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 93.0477 seconds.
	The entire flow of EFX_PNR took 98.55 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 168.928 MB, end = 2225.17 MB, delta = 2056.24 MB
The entire flow of EFX_PNR resident set memory usage: begin = 29.824 MB, end = 1514.28 MB, delta = 1484.46 MB
	The entire flow of EFX_PNR peak resident set memory usage = 6726.49 MB
