

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Tue Oct 22 17:11:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.280 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 4 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 7 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 8 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 9 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 10 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 11 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 12 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln109_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_2_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 14 'bitconcatenate' 'shl_ln109_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln109_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_3_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 15 'bitconcatenate' 'shl_ln109_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln109_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 16 'bitconcatenate' 'shl_ln109_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_1 = add i19 %shl_ln, i19 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 17 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_2 = add i19 %shl_ln109_2, i19 %shl_ln109_3" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 18 'add' 'add_ln109_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109_3 = add i19 %add_ln109_2, i19 %shl_ln109_1" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 19 'add' 'add_ln109_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109 = add i19 %add_ln109_3, i19 %add_ln109_1" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 20 'add' 'add_ln109' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i19 %add_ln109" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 21 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.08ns)   --->   "%mul_ln73 = mul i31 %sext_ln73, i31 1638" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 22 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mean = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %mul_ln73, i32 13, i32 30" [firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 23 'partselect' 'mean' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i18 %mean" [firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 24 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%sub_ln114 = sub i19 %sum_cache, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 25 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%sub_ln114_1 = sub i19 %shl_ln, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 26 'sub' 'sub_ln114_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%sub_ln114_2 = sub i19 %shl_ln109_1, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 27 'sub' 'sub_ln114_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "%sub_ln114_3 = sub i19 %shl_ln109_2, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 28 'sub' 'sub_ln114_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%sub_ln114_4 = sub i19 %shl_ln109_3, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 29 'sub' 'sub_ln114_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i19 %sub_ln114" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 30 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.08ns)   --->   "%mul_ln115 = mul i32 %sext_ln115, i32 %sext_ln115" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 31 'mul' 'mul_ln115' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%diff_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 32 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i19 %sub_ln114_1" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 33 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.08ns)   --->   "%mul_ln115_1 = mul i32 %sext_ln115_1, i32 %sext_ln115_1" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 34 'mul' 'mul_ln115_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%diff = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_1, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 35 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i19 %sub_ln114_2" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 36 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.08ns)   --->   "%mul_ln115_2 = mul i32 %sext_ln115_2, i32 %sext_ln115_2" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 37 'mul' 'mul_ln115_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%diff_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_2, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 38 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i19 %sub_ln114_3" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 39 'sext' 'sext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.08ns)   --->   "%mul_ln115_3 = mul i32 %sext_ln115_3, i32 %sext_ln115_3" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 40 'mul' 'mul_ln115_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%diff_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_3, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 41 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i19 %sub_ln114_4" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 42 'sext' 'sext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.08ns)   --->   "%mul_ln115_4 = mul i32 %sext_ln115_4, i32 %sext_ln115_4" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 43 'mul' 'mul_ln115_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%diff_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_4, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 44 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i19 %diff_5, i19 %diff" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 45 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_2 = add i19 %diff_3, i19 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 46 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116_3 = add i19 %add_ln116_2, i19 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 47 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i19 %add_ln116_3, i19 %add_ln116_1" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 48 'add' 'add_ln116' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 49 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i19 %add_ln116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 50 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.08ns)   --->   "%mul_ln73_1 = mul i31 %sext_ln73_1, i31 1638" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 51 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%var = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %mul_ln73_1, i32 13, i32 30" [firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 52 'partselect' 'var' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i18 %var" [firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 53 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.79ns)   --->   "%x = add i19 %sext_ln118, i19 8" [firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 54 'add' 'x' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i19 %x" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 55 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i19.i7, i19 %x, i7 0" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 56 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.84ns)   --->   "%icmp_ln52 = icmp_slt  i26 %shl_ln1, i26 1049" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 57 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.41ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %if.else.i, void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 58 'br' 'br_ln52' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln55 = icmp_sgt  i26 %shl_ln1, i26 1048612" [firmware/nnet_utils/nnet_layernorm.h:55->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 59 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.41ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_63_1.i, void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:55->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 60 'br' 'br_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.41>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%low = alloca i32 1" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 61 'alloca' 'low' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%high = alloca i32 1" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 62 'alloca' 'high' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_i21_i = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i14.i7, i14 %trunc_ln52, i7 0" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 63 'bitconcatenate' 'conv_i21_i' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln62 = store i32 1023, i32 %high" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 64 'store' 'store_ln62' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.38>
ST_3 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln61 = store i32 0, i32 %low" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 65 'store' 'store_ln61' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.38>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln63 = br void %while.body.i" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 66 'br' 'br_ln63' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%low_1 = load i32 %low" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 67 'load' 'low_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%high_2 = load i32 %high" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 68 'load' 'high_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.88ns)   --->   "%add_ln64 = add i32 %low_1, i32 %high_2" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 69 'add' 'add_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 70 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.88ns)   --->   "%sub_ln64 = sub i32 0, i32 %add_ln64" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 71 'sub' 'sub_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln64_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln64, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 72 'partselect' 'lshr_ln64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %lshr_ln64_1" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 73 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.87ns)   --->   "%sub_ln64_1 = sub i32 0, i32 %zext_ln64" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 74 'sub' 'sub_ln64_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln64_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln64, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 75 'partselect' 'lshr_ln64_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i31 %lshr_ln64_2" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 76 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.22ns)   --->   "%mid = select i1 %tmp, i32 %sub_ln64_1, i32 %zext_ln64_1" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 77 'select' 'mid' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %mid" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 78 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%index_table_addr = getelementptr i21 %index_table, i64 0, i64 %zext_ln65" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 79 'getelementptr' 'index_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (1.20ns)   --->   "%index_table_load = load i10 %index_table_addr" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 80 'load' 'index_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.99>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 81 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (1.20ns)   --->   "%index_table_load = load i10 %index_table_addr" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 82 'load' 'index_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1024> <ROM>
ST_5 : Operation 83 [1/1] (0.81ns)   --->   "%icmp_ln65 = icmp_ugt  i21 %conv_i21_i, i21 %index_table_load" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 83 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.22ns)   --->   "%low_4 = select i1 %icmp_ln65, i32 %mid, i32 %low_1" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 84 'select' 'low_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.22ns)   --->   "%high_3 = select i1 %icmp_ln65, i32 %high_2, i32 %mid" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 85 'select' 'high_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.88ns)   --->   "%sub_ln63 = sub i32 %high_3, i32 %low_4" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 86 'sub' 'sub_ln63' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln63, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 87 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.87ns)   --->   "%icmp_ln63 = icmp_sgt  i31 %tmp_1, i31 0" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 88 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln62 = store i32 %high_3, i32 %high" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 89 'store' 'store_ln62' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln61 = store i32 %low_4, i32 %low" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 90 'store' 'store_ln61' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %while.end.i, void %while.body.i" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 91 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %low_4" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 92 'zext' 'zext_ln72' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i25 %invert_sqr_table, i64 0, i64 %zext_ln72" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 93 'getelementptr' 'invert_sqr_table_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (1.20ns)   --->   "%deno_inver = load i10 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 94 'load' 'deno_inver' <Predicate = (!icmp_ln63)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 4.27>
ST_6 : Operation 95 [1/2] (1.20ns)   --->   "%deno_inver = load i10 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 95 'load' 'deno_inver' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 1024> <ROM>
ST_6 : Operation 96 [1/1] (0.41ns)   --->   "%br_ln73 = br void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:73->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 96 'br' 'br_ln73' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.41>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%deno_inver_1 = phi i25 %deno_inver, void %while.end.i, i25 33158886, void %entry, i25 1048557, void %if.else.i"   --->   Operation 97 'phi' 'deno_inver_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %deno_inver_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 98 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i19 %sub_ln114" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 99 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (2.66ns)   --->   "%mul_ln122 = mul i44 %zext_ln122, i44 %sext_ln122" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 100 'mul' 'mul_ln122' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln122, i32 13, i32 43" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 101 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i31 %trunc_ln3" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 102 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln122_2 = sext i19 %sub_ln114_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 103 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (2.66ns)   --->   "%mul_ln122_1 = mul i44 %zext_ln122, i44 %sext_ln122_2" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 104 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln122_1, i32 13, i32 43" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 105 'partselect' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln122_3 = sext i31 %trunc_ln122_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 106 'sext' 'sext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln122_4 = sext i19 %sub_ln114_2" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 107 'sext' 'sext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (2.66ns)   --->   "%mul_ln122_2 = mul i44 %zext_ln122, i44 %sext_ln122_4" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 108 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln122_2 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln122_2, i32 13, i32 43" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 109 'partselect' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln122_5 = sext i31 %trunc_ln122_2" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 110 'sext' 'sext_ln122_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln122_6 = sext i19 %sub_ln114_3" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 111 'sext' 'sext_ln122_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (2.66ns)   --->   "%mul_ln122_3 = mul i44 %zext_ln122, i44 %sext_ln122_6" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 112 'mul' 'mul_ln122_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln122_3, i32 13, i32 43" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 113 'partselect' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln122_7 = sext i31 %trunc_ln122_3" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 114 'sext' 'sext_ln122_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln122_8 = sext i19 %sub_ln114_4" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 115 'sext' 'sext_ln122_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (2.66ns)   --->   "%mul_ln122_4 = mul i44 %zext_ln122, i44 %sext_ln122_8" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 116 'mul' 'mul_ln122_4' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln122_4 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln122_4, i32 13, i32 43" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 117 'partselect' 'trunc_ln122_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln122_9 = sext i31 %trunc_ln122_4" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 118 'sext' 'sext_ln122_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%mrv = insertvalue i165 <undef>, i33 %sext_ln122_1" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 119 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i165 %mrv, i33 %sext_ln122_3" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 120 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i165 %mrv_1, i33 %sext_ln122_5" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 121 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i165 %mrv_2, i33 %sext_ln122_7" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 122 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i165 %mrv_3, i33 %sext_ln122_9" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 123 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln124 = ret i165 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 124 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.254ns
The critical path consists of the following:
	wire read operation ('data_4_val_read', firmware/nnet_utils/nnet_layernorm.h:109) on port 'data_4_val' (firmware/nnet_utils/nnet_layernorm.h:109) [9]  (0.000 ns)
	'add' operation 19 bit ('add_ln109_2', firmware/nnet_utils/nnet_layernorm.h:109) [20]  (0.000 ns)
	'add' operation 19 bit ('add_ln109_3', firmware/nnet_utils/nnet_layernorm.h:109) [21]  (0.685 ns)
	'add' operation 19 bit ('add_ln109', firmware/nnet_utils/nnet_layernorm.h:109) [22]  (0.685 ns)
	'mul' operation 31 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:111) [24]  (2.080 ns)
	'sub' operation 19 bit ('sub_ln114', firmware/nnet_utils/nnet_layernorm.h:114) [27]  (0.803 ns)

 <State 2>: 3.451ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln115_2', firmware/nnet_utils/nnet_layernorm.h:115) [37]  (2.080 ns)
	'add' operation 19 bit ('add_ln116_3', firmware/nnet_utils/nnet_layernorm.h:116) [49]  (0.685 ns)
	'add' operation 19 bit ('add_ln116', firmware/nnet_utils/nnet_layernorm.h:116) [50]  (0.685 ns)

 <State 3>: 4.230ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln73_1', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118) [52]  (2.080 ns)
	'add' operation 19 bit ('x', firmware/nnet_utils/nnet_layernorm.h:119) [55]  (0.797 ns)
	'icmp' operation 1 bit ('icmp_ln55', firmware/nnet_utils/nnet_layernorm.h:55->firmware/nnet_utils/nnet_layernorm.h:119) [61]  (0.844 ns)
	multiplexor before 'phi' operation 25 bit ('deno_inver') with incoming values : ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119) [101]  (0.420 ns)
	blocking operation 0.0891429 ns on control path)

 <State 4>: 4.061ns
The critical path consists of the following:
	'load' operation 32 bit ('low', firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119) on local variable 'low', firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119 [71]  (0.000 ns)
	'add' operation 32 bit ('add_ln64', firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119) [74]  (0.880 ns)
	'sub' operation 32 bit ('sub_ln64', firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119) [76]  (0.880 ns)
	'sub' operation 32 bit ('sub_ln64_1', firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119) [79]  (0.874 ns)
	'select' operation 32 bit ('mid', firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119) [82]  (0.227 ns)
	'getelementptr' operation 10 bit ('index_table_addr', firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119) [84]  (0.000 ns)
	'load' operation 21 bit ('index_table_load', firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119) on array 'index_table' [85]  (1.200 ns)

 <State 5>: 3.996ns
The critical path consists of the following:
	'load' operation 21 bit ('index_table_load', firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119) on array 'index_table' [85]  (1.200 ns)
	'icmp' operation 1 bit ('icmp_ln65', firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119) [86]  (0.815 ns)
	'select' operation 32 bit ('low', firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119) [87]  (0.227 ns)
	'sub' operation 32 bit ('sub_ln63', firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119) [89]  (0.880 ns)
	'icmp' operation 1 bit ('icmp_ln63', firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119) [91]  (0.874 ns)
	blocking operation 4.44089e-16 ns on control path)

 <State 6>: 4.280ns
The critical path consists of the following:
	'load' operation 25 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119) on array 'invert_sqr_table' [98]  (1.200 ns)
	multiplexor before 'phi' operation 25 bit ('deno_inver') with incoming values : ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119) [101]  (0.420 ns)
	'phi' operation 25 bit ('deno_inver') with incoming values : ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119) [101]  (0.000 ns)
	'mul' operation 44 bit ('mul_ln122', firmware/nnet_utils/nnet_layernorm.h:122) [104]  (2.660 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
