// Seed: 523029174
module module_0 ();
  assign id_1 = id_1 * 1'b0;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output supply1 id_2
);
  tri0 id_4 = id_1, id_5 = id_0;
  always_latch #1 id_4 = id_5;
  module_0();
  wire id_6, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
