Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 1791de64923548bd8a9f22819c420a9e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_func_impl xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.binary_counter [binary_counter_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=56.6...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.clock_module_TE0277 [clock_module_te0277_default]
Compiling architecture structure of entity xil_defaultlib.clock_generator [clock_generator_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(is_c_inverted='1')\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1',is_c_inverted='1'...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010000000111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011000010111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100011001000111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100101011110000...]
Compiling architecture structure of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture structure of entity xil_defaultlib.uart_module [uart_module_default]
Compiling architecture structure of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_func_impl
