{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544855435494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544855435494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 14:30:35 2018 " "Processing started: Sat Dec 15 14:30:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544855435494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855435494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NJU_MIPS -c NJU_MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off NJU_MIPS -c NJU_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855435494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544855436976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544855436976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "cpu/ctrl.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447756 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(27) " "Verilog HDL information at div.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "cpu/div.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/div.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544855447772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/div.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "cpu/div.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hilo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hilo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hilo_reg " "Found entity 1: hilo_reg" {  } { { "cpu/hilo_reg.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/hilo_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "cpu/mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "cpu/mem_wb.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/mem_wb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "cpu/pc_reg.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/pc_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855447990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "macro.v 0 0 " "Found 0 design units, including 0 entities, in source file macro.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855447990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nju_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file nju_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 NJU_MIPS " "Found entity 1: NJU_MIPS" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc " "Found entity 1: sopc" {  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_tst " "Found entity 1: sopc_tst" {  } { { "sopc_tst.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc_tst.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_ram/inst_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_ram/inst_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_ram " "Found entity 1: inst_ram" {  } { { "inst_RAM/inst_ram.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/inst_RAM/inst_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_ram/inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_ram/inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_RAM/inst_rom.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/inst_RAM/inst_rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram/data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_RAM/data_ram.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/data_RAM/data_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga/vga_ctrl.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ram " "Found entity 1: video_ram" {  } { { "vga/video_ram.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/video_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(41) " "Verilog HDL information at keyboard.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard/keyboard.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/keyboard/keyboard.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544855448162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard/keyboard.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/keyboard/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "keyboard/ps2_keyboard.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/keyboard/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio/audio.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "audio/freq_div.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/i2c_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/i2c_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "audio/I2C_Audio_Config.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "audio/I2C_Controller.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/volume_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/volume_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Volume_Controller " "Found entity 1: Volume_Controller" {  } { { "audio/Volume_Controller.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/Volume_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom_ip " "Found entity 1: inst_rom_ip" {  } { { "inst_rom_ip.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/inst_rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram_ip " "Found entity 1: data_ram_ip" {  } { { "data_ram_ip.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/data_ram_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii2pcode.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii2pcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii2pcode " "Found entity 1: ascii2pcode" {  } { { "ascii2pcode.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/ascii2pcode.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_ram_ip0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_ram_ip0.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ram_ip0 " "Found entity 1: video_ram_ip0" {  } { { "video_ram_ip0.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_ram_ip1.v 1 1 " "Found 1 design units, including 1 entities, in source file video_ram_ip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ram_ip1 " "Found entity 1: video_ram_ip1" {  } { { "video_ram_ip1.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_ram_ip2.v 1 1 " "Found 1 design units, including 1 entities, in source file video_ram_ip2.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ram_ip2 " "Found entity 1: video_ram_ip2" {  } { { "video_ram_ip2.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_ram_ip3.v 1 1 " "Found 1 design units, including 1 entities, in source file video_ram_ip3.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ram_ip3 " "Found entity 1: video_ram_ip3" {  } { { "video_ram_ip3.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file kb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb_rom " "Found entity 1: kb_rom" {  } { { "kb_rom.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_shift_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file kb_shift_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb_shift_rom " "Found entity 1: kb_shift_rom" {  } { { "kb_shift_rom.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_shift_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448380 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2S.v(50) " "Verilog HDL information at I2S.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544855448396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintable.v" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "sintable.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sintable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2f.v 1 1 " "Found 1 design units, including 1 entities, in source file c2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 c2f " "Found entity 1: c2f" {  } { { "c2f.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/c2f.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xck.v 1 1 " "Found 1 design units, including 1 entities, in source file xck.v" { { "Info" "ISGN_ENTITY_NAME" "1 xck " "Found entity 1: xck" {  } { { "xck.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/xck.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xck/xck_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file xck/xck_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 xck_0002 " "Found entity 1: xck_0002" {  } { { "xck/xck_0002.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/xck/xck_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855448458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855448458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NJU_MIPS " "Elaborating entity \"NJU_MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] NJU_MIPS.v(21) " "Output port \"LEDR\[9..2\]\" at NJU_MIPS.v(21) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 NJU_MIPS.v(24) " "Output port \"HEX0\" at NJU_MIPS.v(24) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 NJU_MIPS.v(25) " "Output port \"HEX1\" at NJU_MIPS.v(25) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 NJU_MIPS.v(26) " "Output port \"HEX2\" at NJU_MIPS.v(26) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 NJU_MIPS.v(27) " "Output port \"HEX3\" at NJU_MIPS.v(27) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 NJU_MIPS.v(28) " "Output port \"HEX4\" at NJU_MIPS.v(28) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 NJU_MIPS.v(29) " "Output port \"HEX5\" at NJU_MIPS.v(29) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK NJU_MIPS.v(56) " "Output port \"FPGA_I2C_SCLK\" at NJU_MIPS.v(56) has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc sopc:cpu " "Elaborating entity \"sopc\" for hierarchy \"sopc:cpu\"" {  } { { "NJU_MIPS.v" "cpu" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mmio_AUDIO sopc.v(63) " "Verilog HDL Always Construct warning at sopc.v(63): variable \"mmio_AUDIO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS|sopc:cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_we_i sopc.v(63) " "Verilog HDL Always Construct warning at sopc.v(63): variable \"mem_we_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS|sopc:cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_ce_i sopc.v(63) " "Verilog HDL Always Construct warning at sopc.v(63): variable \"mem_ce_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS|sopc:cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_data_i sopc.v(64) " "Verilog HDL Always Construct warning at sopc.v(64): variable \"mem_data_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS|sopc:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "audio_en sopc.v(61) " "Verilog HDL Always Construct warning at sopc.v(61): inferring latch(es) for variable \"audio_en\", which holds its previous value in one or more paths through the always construct" {  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS|sopc:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_en sopc.v(61) " "Inferred latch for \"audio_en\" at sopc.v(61)" {  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449160 "|NJU_MIPS|sopc:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen sopc:cpu\|clkgen:clk12M " "Elaborating entity \"clkgen\" for hierarchy \"sopc:cpu\|clkgen:clk12M\"" {  } { { "sopc.v" "clk12M" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_ram sopc:cpu\|inst_ram:inst_ram0 " "Elaborating entity \"inst_ram\" for hierarchy \"sopc:cpu\|inst_ram:inst_ram0\"" {  } { { "sopc.v" "inst_ram0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu sopc:cpu\|cpu:mips0 " "Elaborating entity \"cpu\" for hierarchy \"sopc:cpu\|cpu:mips0\"" {  } { { "sopc.v" "mips0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg sopc:cpu\|cpu:mips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"sopc:cpu\|cpu:mips0\|pc_reg:pc_reg0\"" {  } { { "cpu/cpu.v" "pc_reg0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id sopc:cpu\|cpu:mips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"sopc:cpu\|cpu:mips0\|if_id:if_id0\"" {  } { { "cpu/cpu.v" "if_id0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id sopc:cpu\|cpu:mips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"sopc:cpu\|cpu:mips0\|id:id0\"" {  } { { "cpu/cpu.v" "id0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(55) " "Verilog HDL or VHDL warning at id.v(55): object \"instvalid\" assigned a value but never read" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(847) " "Verilog HDL Always Construct warning at id.v(847): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(869) " "Verilog HDL Always Construct warning at id.v(869): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(869) " "Inferred latch for \"reg2_o\[0\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(869) " "Inferred latch for \"reg2_o\[1\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(869) " "Inferred latch for \"reg2_o\[2\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(869) " "Inferred latch for \"reg2_o\[3\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(869) " "Inferred latch for \"reg2_o\[4\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(869) " "Inferred latch for \"reg2_o\[5\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(869) " "Inferred latch for \"reg2_o\[6\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(869) " "Inferred latch for \"reg2_o\[7\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(869) " "Inferred latch for \"reg2_o\[8\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(869) " "Inferred latch for \"reg2_o\[9\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(869) " "Inferred latch for \"reg2_o\[10\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(869) " "Inferred latch for \"reg2_o\[11\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(869) " "Inferred latch for \"reg2_o\[12\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(869) " "Inferred latch for \"reg2_o\[13\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(869) " "Inferred latch for \"reg2_o\[14\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(869) " "Inferred latch for \"reg2_o\[15\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(869) " "Inferred latch for \"reg2_o\[16\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(869) " "Inferred latch for \"reg2_o\[17\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(869) " "Inferred latch for \"reg2_o\[18\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(869) " "Inferred latch for \"reg2_o\[19\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(869) " "Inferred latch for \"reg2_o\[20\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(869) " "Inferred latch for \"reg2_o\[21\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(869) " "Inferred latch for \"reg2_o\[22\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(869) " "Inferred latch for \"reg2_o\[23\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(869) " "Inferred latch for \"reg2_o\[24\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(869) " "Inferred latch for \"reg2_o\[25\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(869) " "Inferred latch for \"reg2_o\[26\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(869) " "Inferred latch for \"reg2_o\[27\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(869) " "Inferred latch for \"reg2_o\[28\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(869) " "Inferred latch for \"reg2_o\[29\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(869) " "Inferred latch for \"reg2_o\[30\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(869) " "Inferred latch for \"reg2_o\[31\]\" at id.v(869)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(847) " "Inferred latch for \"reg1_o\[0\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(847) " "Inferred latch for \"reg1_o\[1\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(847) " "Inferred latch for \"reg1_o\[2\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(847) " "Inferred latch for \"reg1_o\[3\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(847) " "Inferred latch for \"reg1_o\[4\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(847) " "Inferred latch for \"reg1_o\[5\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(847) " "Inferred latch for \"reg1_o\[6\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(847) " "Inferred latch for \"reg1_o\[7\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(847) " "Inferred latch for \"reg1_o\[8\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(847) " "Inferred latch for \"reg1_o\[9\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(847) " "Inferred latch for \"reg1_o\[10\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(847) " "Inferred latch for \"reg1_o\[11\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(847) " "Inferred latch for \"reg1_o\[12\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(847) " "Inferred latch for \"reg1_o\[13\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(847) " "Inferred latch for \"reg1_o\[14\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(847) " "Inferred latch for \"reg1_o\[15\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(847) " "Inferred latch for \"reg1_o\[16\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(847) " "Inferred latch for \"reg1_o\[17\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(847) " "Inferred latch for \"reg1_o\[18\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(847) " "Inferred latch for \"reg1_o\[19\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(847) " "Inferred latch for \"reg1_o\[20\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(847) " "Inferred latch for \"reg1_o\[21\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(847) " "Inferred latch for \"reg1_o\[22\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(847) " "Inferred latch for \"reg1_o\[23\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(847) " "Inferred latch for \"reg1_o\[24\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(847) " "Inferred latch for \"reg1_o\[25\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(847) " "Inferred latch for \"reg1_o\[26\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(847) " "Inferred latch for \"reg1_o\[27\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(847) " "Inferred latch for \"reg1_o\[28\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(847) " "Inferred latch for \"reg1_o\[29\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(847) " "Inferred latch for \"reg1_o\[30\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(847) " "Inferred latch for \"reg1_o\[31\]\" at id.v(847)" {  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 "|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sopc:cpu\|cpu:mips0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"sopc:cpu\|cpu:mips0\|regfile:regfile0\"" {  } { { "cpu/cpu.v" "regfile0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex sopc:cpu\|cpu:mips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"sopc:cpu\|cpu:mips0\|id_ex:id_ex0\"" {  } { { "cpu/cpu.v" "id_ex0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex sopc:cpu\|cpu:mips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"sopc:cpu\|cpu:mips0\|ex:ex0\"" {  } { { "cpu/cpu.v" "ex0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449238 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp_o ex.v(112) " "Verilog HDL Always Construct warning at ex.v(112): inferring latch(es) for variable \"hilo_temp_o\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_o ex.v(112) " "Verilog HDL Always Construct warning at ex.v(112): inferring latch(es) for variable \"cnt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq_for_madd_msub ex.v(112) " "Verilog HDL Always Construct warning at ex.v(112): inferring latch(es) for variable \"stallreq_for_madd_msub\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp_reg ex.v(112) " "Verilog HDL Always Construct warning at ex.v(112): inferring latch(es) for variable \"hilo_temp_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[0\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[0\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[1\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[1\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[2\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[2\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[3\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[3\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[4\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[4\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[5\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[5\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[6\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[6\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[7\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[7\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[8\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[8\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[9\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[9\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[10\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[10\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[11\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[11\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[12\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[12\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[13\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[13\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[14\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[14\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[15\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[15\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[16\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[16\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[17\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[17\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[18\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[18\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[19\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[19\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[20\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[20\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[21\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[21\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[22\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[22\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[23\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[23\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[24\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[24\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[25\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[25\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[26\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[26\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[27\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[27\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[28\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[28\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[29\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[29\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[30\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[30\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[31\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[31\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[32\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[32\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[33\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[33\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[34\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[34\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[35\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[35\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[36\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[36\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[37\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[37\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[38\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[38\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[39\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[39\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[40\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[40\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[41\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[41\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[42\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[42\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[43\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[43\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[44\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[44\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[45\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[45\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[46\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[46\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[47\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[47\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[48\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[48\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[49\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[49\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[50\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[50\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[51\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[51\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[52\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[52\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[53\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[53\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[54\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[54\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[55\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[55\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[56\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[56\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[57\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[57\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[58\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[58\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[59\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[59\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[60\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[60\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[61\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[61\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[62\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[62\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_reg\[63\] ex.v(112) " "Inferred latch for \"hilo_temp_reg\[63\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq_for_madd_msub ex.v(112) " "Inferred latch for \"stallreq_for_madd_msub\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[0\] ex.v(112) " "Inferred latch for \"cnt_o\[0\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[1\] ex.v(112) " "Inferred latch for \"cnt_o\[1\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[0\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[0\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[1\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[1\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[2\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[2\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[3\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[3\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[4\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[4\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[5\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[5\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[6\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[6\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[7\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[7\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[8\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[8\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[9\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[9\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[10\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[10\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[11\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[11\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[12\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[12\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[13\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[13\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[14\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[14\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[15\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[15\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[16\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[16\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[17\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[17\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[18\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[18\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[19\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[19\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[20\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[20\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[21\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[21\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[22\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[22\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[23\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[23\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[24\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[24\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[25\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[25\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[26\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[26\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[27\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[27\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[28\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[28\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[29\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[29\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[30\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[30\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[31\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[31\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[32\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[32\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[33\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[33\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[34\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[34\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[35\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[35\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[36\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[36\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[37\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[37\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[38\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[38\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[39\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[39\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[40\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[40\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[41\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[41\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[42\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[42\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[43\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[43\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[44\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[44\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[45\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[45\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[46\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[46\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[47\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[47\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[48\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[48\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[49\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[49\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[50\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[50\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[51\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[51\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[52\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[52\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[53\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[53\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[54\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[54\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[55\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[55\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[56\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[56\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[57\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[57\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[58\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[58\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[59\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[59\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[60\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[60\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[61\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[61\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[62\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[62\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[63\] ex.v(112) " "Inferred latch for \"hilo_temp_o\[63\]\" at ex.v(112)" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 "|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\"" {  } { { "cpu/cpu.v" "ex_mem0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem sopc:cpu\|cpu:mips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"sopc:cpu\|cpu:mips0\|mem:mem0\"" {  } { { "cpu/cpu.v" "mem0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb sopc:cpu\|cpu:mips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"sopc:cpu\|cpu:mips0\|mem_wb:mem_wb0\"" {  } { { "cpu/cpu.v" "mem_wb0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilo_reg sopc:cpu\|cpu:mips0\|hilo_reg:hilo_reg0 " "Elaborating entity \"hilo_reg\" for hierarchy \"sopc:cpu\|cpu:mips0\|hilo_reg:hilo_reg0\"" {  } { { "cpu/cpu.v" "hilo_reg0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl sopc:cpu\|cpu:mips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"sopc:cpu\|cpu:mips0\|ctrl:ctrl0\"" {  } { { "cpu/cpu.v" "ctrl0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div sopc:cpu\|cpu:mips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"sopc:cpu\|cpu:mips0\|div:div0\"" {  } { { "cpu/cpu.v" "div0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom sopc:cpu\|inst_rom:inst_rom0 " "Elaborating entity \"inst_rom\" for hierarchy \"sopc:cpu\|inst_rom:inst_rom0\"" {  } { { "sopc.v" "inst_rom0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom_ip sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM " "Elaborating entity \"inst_rom_ip\" for hierarchy \"sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\"" {  } { { "inst_RAM/inst_rom.v" "ROM" { Text "C:/Users/Fermat/workplace/NJU_MIPS/inst_RAM/inst_rom.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component\"" {  } { { "inst_rom_ip.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/inst_rom_ip.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component\"" {  } { { "inst_rom_ip.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/inst_rom_ip.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./program/inst_rom.mif " "Parameter \"init_file\" = \"./program/inst_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449519 ""}  } { { "inst_rom_ip.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/inst_rom_ip.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855449519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c92 " "Found entity 1: altsyncram_2c92" {  } { { "db/altsyncram_2c92.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_2c92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855449628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855449628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2c92 sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component\|altsyncram_2c92:auto_generated " "Elaborating entity \"altsyncram_2c92\" for hierarchy \"sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component\|altsyncram_2c92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram sopc:cpu\|data_ram:data_ram0 " "Elaborating entity \"data_ram\" for hierarchy \"sopc:cpu\|data_ram:data_ram0\"" {  } { { "sopc.v" "data_ram0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram_ip sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0 " "Elaborating entity \"data_ram_ip\" for hierarchy \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\"" {  } { { "data_RAM/data_ram.v" "ram0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/data_RAM/data_ram.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\"" {  } { { "data_ram_ip.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/data_ram_ip.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\"" {  } { { "data_ram_ip.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/data_ram_ip.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855449909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855449909 ""}  } { { "data_ram_ip.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/data_ram_ip.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855449909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvt1 " "Found entity 1: altsyncram_qvt1" {  } { { "db/altsyncram_qvt1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_qvt1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855450018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855450018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvt1 sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated " "Elaborating entity \"altsyncram_qvt1\" for hierarchy \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855450080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855450080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_qvt1.tdf" "decode2" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_qvt1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855450158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855450158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated\|decode_u0a:rden_decode_b " "Elaborating entity \"decode_u0a\" for hierarchy \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated\|decode_u0a:rden_decode_b\"" {  } { { "db/altsyncram_qvt1.tdf" "rden_decode_b" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_qvt1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855450236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855450236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated\|mux_lfb:mux3 " "Elaborating entity \"mux_lfb\" for hierarchy \"sopc:cpu\|data_ram:data_ram0\|data_ram_ip:ram0\|altsyncram:altsyncram_component\|altsyncram_qvt1:auto_generated\|mux_lfb:mux3\"" {  } { { "db/altsyncram_qvt1.tdf" "mux3" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_qvt1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_ram sopc:cpu\|video_ram:video_ram0 " "Elaborating entity \"video_ram\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\"" {  } { { "sopc.v" "video_ram0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_ram_ip0 sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0 " "Elaborating entity \"video_ram_ip0\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\"" {  } { { "vga/video_ram.v" "ram0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/video_ram.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip0.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip0.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga/vm0.mif " "Parameter \"init_file\" = \"./vga/vm0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450720 ""}  } { { "video_ram_ip0.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855450720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfo2 " "Found entity 1: altsyncram_dfo2" {  } { { "db/altsyncram_dfo2.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_dfo2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855450814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855450814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfo2 sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component\|altsyncram_dfo2:auto_generated " "Elaborating entity \"altsyncram_dfo2\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip0:ram0\|altsyncram:altsyncram_component\|altsyncram_dfo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_ram_ip1 sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1 " "Elaborating entity \"video_ram_ip1\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\"" {  } { { "vga/video_ram.v" "ram1" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/video_ram.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip1.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip1.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip1.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip1.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855450954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga/vm1.mif " "Parameter \"init_file\" = \"./vga/vm1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855450954 ""}  } { { "video_ram_ip1.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip1.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855450954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efo2 " "Found entity 1: altsyncram_efo2" {  } { { "db/altsyncram_efo2.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_efo2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855451063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855451063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efo2 sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component\|altsyncram_efo2:auto_generated " "Elaborating entity \"altsyncram_efo2\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip1:ram1\|altsyncram:altsyncram_component\|altsyncram_efo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_ram_ip2 sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2 " "Elaborating entity \"video_ram_ip2\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\"" {  } { { "vga/video_ram.v" "ram2" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/video_ram.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip2.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip2.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip2.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga/vm2.mif " "Parameter \"init_file\" = \"./vga/vm2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451204 ""}  } { { "video_ram_ip2.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip2.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855451204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffo2 " "Found entity 1: altsyncram_ffo2" {  } { { "db/altsyncram_ffo2.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_ffo2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855451313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855451313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffo2 sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component\|altsyncram_ffo2:auto_generated " "Elaborating entity \"altsyncram_ffo2\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip2:ram2\|altsyncram:altsyncram_component\|altsyncram_ffo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_ram_ip3 sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3 " "Elaborating entity \"video_ram_ip3\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\"" {  } { { "vga/video_ram.v" "ram3" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/video_ram.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip3.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip3.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component\"" {  } { { "video_ram_ip3.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip3.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga/vm3.mif " "Parameter \"init_file\" = \"./vga/vm3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855451453 ""}  } { { "video_ram_ip3.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/video_ram_ip3.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855451453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfo2 " "Found entity 1: altsyncram_gfo2" {  } { { "db/altsyncram_gfo2.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_gfo2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855451547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855451547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfo2 sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component\|altsyncram_gfo2:auto_generated " "Elaborating entity \"altsyncram_gfo2\" for hierarchy \"sopc:cpu\|video_ram:video_ram0\|video_ram_ip3:ram3\|altsyncram:altsyncram_component\|altsyncram_gfo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:video_output " "Elaborating entity \"vga\" for hierarchy \"vga:video_output\"" {  } { { "NJU_MIPS.v" "video_output" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(24) " "Verilog HDL assignment warning at vga.v(24): truncated value with size 32 to match size of target (8)" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855451984 "|NJU_MIPS|vga:video_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(25) " "Verilog HDL assignment warning at vga.v(25): truncated value with size 32 to match size of target (8)" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855451984 "|NJU_MIPS|vga:video_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga.v(26) " "Verilog HDL assignment warning at vga.v(26): truncated value with size 32 to match size of target (12)" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855451984 "|NJU_MIPS|vga:video_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga.v(28) " "Verilog HDL assignment warning at vga.v(28): truncated value with size 32 to match size of target (4)" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855451984 "|NJU_MIPS|vga:video_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga.v(29) " "Verilog HDL assignment warning at vga.v(29): truncated value with size 32 to match size of target (4)" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855451984 "|NJU_MIPS|vga:video_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen vga:video_output\|clkgen:vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"vga:video_output\|clkgen:vgaclk\"" {  } { { "vga/vga.v" "vgaclk" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii2pcode vga:video_output\|ascii2pcode:a2c " "Elaborating entity \"ascii2pcode\" for hierarchy \"vga:video_output\|ascii2pcode:a2c\"" {  } { { "vga/vga.v" "a2c" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855451999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component\"" {  } { { "ascii2pcode.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/ascii2pcode.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component\"" {  } { { "ascii2pcode.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/ascii2pcode.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga/a2c.mif " "Parameter \"init_file\" = \"./vga/a2c.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452015 ""}  } { { "ascii2pcode.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/ascii2pcode.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855452015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_skf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855452124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855452124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"vga:video_output\|ascii2pcode:a2c\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga:video_output\|vga_ctrl:vga_controller " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga:video_output\|vga_ctrl:vga_controller\"" {  } { { "vga/vga.v" "vga_controller" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(50) " "Verilog HDL assignment warning at vga_ctrl.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga/vga_ctrl.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855452264 "|NJU_MIPS|vga:video_output|vga_ctrl:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kb " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:kb\"" {  } { { "NJU_MIPS.v" "kb" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:kb\|ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:kb\|ps2_keyboard:keyboard\"" {  } { { "keyboard/keyboard.v" "keyboard" { Text "C:/Users/Fermat/workplace/NJU_MIPS/keyboard/keyboard.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb_rom keyboard:kb\|kb_rom:romkb " "Elaborating entity \"kb_rom\" for hierarchy \"keyboard:kb\|kb_rom:romkb\"" {  } { { "keyboard/keyboard.v" "romkb" { Text "C:/Users/Fermat/workplace/NJU_MIPS/keyboard/keyboard.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component\"" {  } { { "kb_rom.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component\"" {  } { { "kb_rom.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./keyboard/c2a.mif " "Parameter \"init_file\" = \"./keyboard/c2a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452311 ""}  } { { "kb_rom.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855452311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_31g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_31g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_31g1 " "Found entity 1: altsyncram_31g1" {  } { { "db/altsyncram_31g1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_31g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855452405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855452405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_31g1 keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component\|altsyncram_31g1:auto_generated " "Elaborating entity \"altsyncram_31g1\" for hierarchy \"keyboard:kb\|kb_rom:romkb\|altsyncram:altsyncram_component\|altsyncram_31g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb_shift_rom keyboard:kb\|kb_shift_rom:romkbshift " "Elaborating entity \"kb_shift_rom\" for hierarchy \"keyboard:kb\|kb_shift_rom:romkbshift\"" {  } { { "keyboard/keyboard.v" "romkbshift" { Text "C:/Users/Fermat/workplace/NJU_MIPS/keyboard/keyboard.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component\"" {  } { { "kb_shift_rom.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_shift_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component\"" {  } { { "kb_shift_rom.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_shift_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./keyboard/c2a_shift.mif " "Parameter \"init_file\" = \"./keyboard/c2a_shift.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452530 ""}  } { { "kb_shift_rom.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/kb_shift_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855452530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0lg1 " "Found entity 1: altsyncram_0lg1" {  } { { "db/altsyncram_0lg1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_0lg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855452623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855452623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0lg1 keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component\|altsyncram_0lg1:auto_generated " "Elaborating entity \"altsyncram_0lg1\" for hierarchy \"keyboard:kb\|kb_shift_rom:romkbshift\|altsyncram:altsyncram_component\|altsyncram_0lg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:player " "Elaborating entity \"audio\" for hierarchy \"audio:player\"" {  } { { "NJU_MIPS.v" "player" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c2f audio:player\|c2f:rom1 " "Elaborating entity \"c2f\" for hierarchy \"audio:player\|c2f:rom1\"" {  } { { "audio/audio.v" "rom1" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/audio.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio:player\|c2f:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio:player\|c2f:rom1\|altsyncram:altsyncram_component\"" {  } { { "c2f.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/c2f.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:player\|c2f:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio:player\|c2f:rom1\|altsyncram:altsyncram_component\"" {  } { { "c2f.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/c2f.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:player\|c2f:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio:player\|c2f:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./audio/c2f.mif " "Parameter \"init_file\" = \"./audio/c2f.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855452764 ""}  } { { "c2f.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/c2f.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855452764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oof1 " "Found entity 1: altsyncram_oof1" {  } { { "db/altsyncram_oof1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_oof1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855452857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855452857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oof1 audio:player\|c2f:rom1\|altsyncram:altsyncram_component\|altsyncram_oof1:auto_generated " "Elaborating entity \"altsyncram_oof1\" for hierarchy \"audio:player\|c2f:rom1\|altsyncram:altsyncram_component\|altsyncram_oof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen audio:player\|clkgen:I2CCKgen " "Elaborating entity \"clkgen\" for hierarchy \"audio:player\|clkgen:I2CCKgen\"" {  } { { "audio/audio.v" "I2CCKgen" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/audio.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config audio:player\|I2C_Audio_Config:i2c " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"audio:player\|I2C_Audio_Config:i2c\"" {  } { { "audio/audio.v" "i2c" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/audio.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452966 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.data_a 0 I2C_Audio_Config.v(23) " "Net \"audio_reg.data_a\" at I2C_Audio_Config.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "audio/I2C_Audio_Config.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.waddr_a 0 I2C_Audio_Config.v(23) " "Net \"audio_reg.waddr_a\" at I2C_Audio_Config.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "audio/I2C_Audio_Config.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.data_a 0 I2C_Audio_Config.v(24) " "Net \"audio_cmd.data_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "audio/I2C_Audio_Config.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.waddr_a 0 I2C_Audio_Config.v(24) " "Net \"audio_cmd.waddr_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "audio/I2C_Audio_Config.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.we_a 0 I2C_Audio_Config.v(23) " "Net \"audio_reg.we_a\" at I2C_Audio_Config.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "audio/I2C_Audio_Config.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.we_a 0 I2C_Audio_Config.v(24) " "Net \"audio_cmd.we_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "audio/I2C_Audio_Config.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\"" {  } { { "audio/I2C_Audio_Config.v" "u0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Audio_Config.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(34) " "Verilog HDL assignment warning at I2C_Controller.v(34): truncated value with size 32 to match size of target (1)" {  } { { "audio/I2C_Controller.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Controller.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(33) " "Verilog HDL assignment warning at I2C_Controller.v(33): truncated value with size 32 to match size of target (1)" {  } { { "audio/I2C_Controller.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(44) " "Verilog HDL assignment warning at I2C_Controller.v(44): truncated value with size 32 to match size of target (6)" {  } { { "audio/I2C_Controller.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2C_Controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 "|NJU_MIPS|audio:player|I2C_Audio_Config:i2c|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Volume_Controller audio:player\|Volume_Controller:vc " "Elaborating entity \"Volume_Controller\" for hierarchy \"audio:player\|Volume_Controller:vc\"" {  } { { "audio/audio.v" "vc" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/audio.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S audio:player\|I2S:i2s " "Elaborating entity \"I2S\" for hierarchy \"audio:player\|I2S:i2s\"" {  } { { "audio/audio.v" "i2s" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/audio.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1 I2S.v(33) " "Verilog HDL or VHDL warning at I2S.v(33): object \"T_1\" assigned a value but never read" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_1 I2S.v(35) " "Verilog HDL or VHDL warning at I2S.v(35): object \"cnt_1\" assigned a value but never read" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2S.v(32) " "Verilog HDL assignment warning at I2S.v(32): truncated value with size 32 to match size of target (16)" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2S.v(33) " "Verilog HDL assignment warning at I2S.v(33): truncated value with size 32 to match size of target (16)" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(53) " "Verilog HDL Always Construct warning at I2S.v(53): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(54) " "Verilog HDL Always Construct warning at I2S.v(54): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(55) " "Verilog HDL Always Construct warning at I2S.v(55): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(56) " "Verilog HDL Always Construct warning at I2S.v(56): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(57) " "Verilog HDL Always Construct warning at I2S.v(57): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(58) " "Verilog HDL Always Construct warning at I2S.v(58): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(59) " "Verilog HDL Always Construct warning at I2S.v(59): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(60) " "Verilog HDL Always Construct warning at I2S.v(60): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(61) " "Verilog HDL Always Construct warning at I2S.v(61): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(62) " "Verilog HDL Always Construct warning at I2S.v(62): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(63) " "Verilog HDL Always Construct warning at I2S.v(63): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(64) " "Verilog HDL Always Construct warning at I2S.v(64): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(65) " "Verilog HDL Always Construct warning at I2S.v(65): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(66) " "Verilog HDL Always Construct warning at I2S.v(66): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(67) " "Verilog HDL Always Construct warning at I2S.v(67): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sin I2S.v(68) " "Verilog HDL Always Construct warning at I2S.v(68): variable \"sin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 I2S.v(69) " "Verilog HDL assignment warning at I2S.v(69): truncated value with size 16 to match size of target (1)" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 "|NJU_MIPS|audio:player|I2S:i2s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xck audio:player\|I2S:i2s\|xck:XCKgen " "Elaborating entity \"xck\" for hierarchy \"audio:player\|I2S:i2s\|xck:XCKgen\"" {  } { { "audio/I2S.v" "XCKgen" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855452998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xck_0002 audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst " "Elaborating entity \"xck_0002\" for hierarchy \"audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\"" {  } { { "xck.v" "xck_inst" { Text "C:/Users/Fermat/workplace/NJU_MIPS/xck.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i\"" {  } { { "xck/xck_0002.v" "altera_pll_i" { Text "C:/Users/Fermat/workplace/NJU_MIPS/xck/xck_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453122 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544855453122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i\"" {  } { { "xck/xck_0002.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/xck/xck_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453122 ""}  } { { "xck/xck_0002.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/xck/xck_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855453122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div audio:player\|I2S:i2s\|freq_div:BCLKgen " "Elaborating entity \"freq_div\" for hierarchy \"audio:player\|I2S:i2s\|freq_div:BCLKgen\"" {  } { { "audio/I2S.v" "BCLKgen" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div audio:player\|I2S:i2s\|freq_div:DACLRCLKgen " "Elaborating entity \"freq_div\" for hierarchy \"audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\"" {  } { { "audio/I2S.v" "DACLRCLKgen" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable audio:player\|I2S:i2s\|sintable:SINTABLE " "Elaborating entity \"sintable\" for hierarchy \"audio:player\|I2S:i2s\|sintable:SINTABLE\"" {  } { { "audio/I2S.v" "SINTABLE" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component\"" {  } { { "sintable.v" "altsyncram_component" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sintable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component\"" {  } { { "sintable.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sintable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./audio/sintable.mif " "Parameter \"init_file\" = \"./audio/sintable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855453200 ""}  } { { "sintable.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sintable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855453200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2eg1 " "Found entity 1: altsyncram_2eg1" {  } { { "db/altsyncram_2eg1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_2eg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855453294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855453294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2eg1 audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component\|altsyncram_2eg1:auto_generated " "Elaborating entity \"altsyncram_2eg1\" for hierarchy \"audio:player\|I2S:i2s\|sintable:SINTABLE\|altsyncram:altsyncram_component\|altsyncram_2eg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855453310 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:kb\|ps2_keyboard:keyboard\|fifo_rtl_0 " "Inferred RAM node \"keyboard:kb\|ps2_keyboard:keyboard\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544855454714 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sopc:cpu\|cpu:mips0\|regfile:regfile0\|regs " "RAM logic \"sopc:cpu\|cpu:mips0\|regfile:regfile0\|regs\" is uninferred due to asynchronous read logic" {  } { { "cpu/regfile.v" "regs" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/regfile.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1544855454714 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1544855454714 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:kb\|ps2_keyboard:keyboard\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:kb\|ps2_keyboard:keyboard\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sopc:cpu\|inst_ram:inst_ram0\|inst_ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sopc:cpu\|inst_ram:inst_ram0\|inst_ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sopc:cpu\|inst_ram:inst_ram0\|inst_ram_mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"sopc:cpu\|inst_ram:inst_ram0\|inst_ram_mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544855464791 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544855464791 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544855464791 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:video_output\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:video_output\|Div0\"" {  } { { "vga/vga.v" "Div0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:video_output\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:video_output\|Mod1\"" {  } { { "vga/vga.v" "Mod1" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:video_output\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:video_output\|Mod0\"" {  } { { "vga/vga.v" "Mod0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855464791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audio:player\|I2S:i2s\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audio:player\|I2S:i2s\|Div0\"" {  } { { "audio/I2S.v" "Div0" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855464791 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544855464791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:kb\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"keyboard:kb\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855464838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:kb\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"keyboard:kb\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464838 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855464838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855464932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855464932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:cpu\|inst_ram:inst_ram0\|altsyncram:inst_ram_mem_rtl_0 " "Elaborated megafunction instantiation \"sopc:cpu\|inst_ram:inst_ram0\|altsyncram:inst_ram_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855464963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:cpu\|inst_ram:inst_ram0\|altsyncram:inst_ram_mem_rtl_0 " "Instantiated megafunction \"sopc:cpu\|inst_ram:inst_ram0\|altsyncram:inst_ram_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855464963 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855464963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60q1 " "Found entity 1: altsyncram_60q1" {  } { { "db/altsyncram_60q1.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/altsyncram_60q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:video_output\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:video_output\|lpm_divide:Div0\"" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855465275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:video_output\|lpm_divide:Div0 " "Instantiated megafunction \"vga:video_output\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465275 ""}  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855465275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:video_output\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga:video_output\|lpm_divide:Mod1\"" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855465493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:video_output\|lpm_divide:Mod1 " "Instantiated megafunction \"vga:video_output\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465493 ""}  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855465493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:video_output\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:video_output\|lpm_divide:Mod0\"" {  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855465649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:video_output\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:video_output\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465649 ""}  } { { "vga/vga.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/vga/vga.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855465649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/lpm_divide_72m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:player\|I2S:i2s\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"audio:player\|I2S:i2s\|lpm_divide:Div0\"" {  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855465868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:player\|I2S:i2s\|lpm_divide:Div0 " "Instantiated megafunction \"audio:player\|I2S:i2s\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855465868 ""}  } { { "audio/I2S.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/audio/I2S.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544855465868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855465992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855465992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/db/alt_u_div_s2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544855466086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855466086 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544855466928 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544855467069 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544855467069 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544855467069 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1544855467069 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544855467069 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544855467069 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544855467069 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544855467069 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544855467069 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544855467069 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sopc:cpu\|cpu:mips0\|ex:ex0\|cnt_o\[0\] sopc:cpu\|cpu:mips0\|ex:ex0\|stallreq_for_madd_msub " "Duplicate LATCH primitive \"sopc:cpu\|cpu:mips0\|ex:ex0\|cnt_o\[0\]\" merged with LATCH primitive \"sopc:cpu\|cpu:mips0\|ex:ex0\|stallreq_for_madd_msub\"" {  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544855467084 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1544855467084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|stallreq_for_madd_msub " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|stallreq_for_madd_msub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|audio_en " "Latch sopc:cpu\|audio_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_aluop\[2\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "sopc.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/sopc.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[29\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|cnt_o\[1\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|cnt_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[28\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[27\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[26\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[25\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[24\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[23\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[22\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[21\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[20\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[19\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[18\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[17\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[16\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[15\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[14\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[13\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[12\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[11\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[10\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[9\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[8\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[7\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[6\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[5\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[4\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[3\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[2\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[31\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[30\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[0\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[1\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 847 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[0\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[1\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[2\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[3\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[4\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[5\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[6\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[7\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[8\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[9\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[10\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[11\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[12\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[13\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[14\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|if_id:if_id0\|id_inst\[31\]" {  } { { "cpu/if_id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/if_id.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[16\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[17\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[18\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[19\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[20\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[21\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[22\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[23\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[24\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[25\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[26\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[27\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[28\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[29\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[30\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[6\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[31\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/id.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id.v" 869 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[61\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[29\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[60\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[28\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[59\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[27\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[58\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[26\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[57\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[25\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467147 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[56\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[24\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[55\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[23\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[54\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[22\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[53\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[21\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[52\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[20\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[51\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[19\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[50\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[18\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[49\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[17\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[48\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[16\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[47\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[15\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[46\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[14\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[45\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[13\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[44\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[12\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[43\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[11\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[42\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[10\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[41\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[9\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[40\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[8\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[39\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[7\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[38\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[6\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[37\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[5\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[36\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[4\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[35\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[3\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[34\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[2\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[63\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[31\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[62\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[30\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[32\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[0\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[33\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[1\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } { { "cpu/ex_mem.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex_mem.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[61\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[29\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[60\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[28\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[59\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[27\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[58\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[26\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[57\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[25\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[56\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[24\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[55\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[23\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[54\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[22\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[53\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[21\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[52\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[20\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[51\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[19\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[50\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[18\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[49\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[17\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[48\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[16\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[47\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[15\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[46\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[14\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[45\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[13\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[44\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[12\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[43\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[11\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[42\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[10\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[41\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[9\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[40\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[8\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[39\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[7\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[38\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[6\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[37\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[5\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[36\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[4\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[35\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[3\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[34\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[2\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[63\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[31\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[62\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[30\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[32\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[0\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[33\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[1\] " "Latch sopc:cpu\|cpu:mips0\|ex:ex0\|hilo_temp_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "cpu/id_ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/id_ex.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544855467162 ""}  } { { "cpu/ex.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/cpu/ex.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544855467162 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855476554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855476554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855476554 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544855476554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544855476554 "|NJU_MIPS|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544855476554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544855476897 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544855485664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.map.smsg " "Generated suppressed messages file C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855486210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544855487442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544855487442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544855488176 "|NJU_MIPS|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544855488176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7477 " "Implemented 7477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544855488191 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544855488191 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544855488191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7069 " "Implemented 7069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544855488191 ""} { "Info" "ICUT_CUT_TM_RAMS" "292 " "Implemented 292 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544855488191 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544855488191 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544855488191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544855488191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 533 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544855488316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 14:31:28 2018 " "Processing ended: Sat Dec 15 14:31:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544855488316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544855488316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544855488316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544855488316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544855489907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544855489923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 14:31:29 2018 " "Processing started: Sat Dec 15 14:31:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544855489923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544855489923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NJU_MIPS -c NJU_MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NJU_MIPS -c NJU_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544855489923 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1544855490126 ""}
{ "Info" "0" "" "Project  = NJU_MIPS" {  } {  } 0 0 "Project  = NJU_MIPS" 0 0 "Fitter" 0 0 1544855490141 ""}
{ "Info" "0" "" "Revision = NJU_MIPS" {  } {  } 0 0 "Revision = NJU_MIPS" 0 0 "Fitter" 0 0 1544855490141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544855490422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544855490422 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NJU_MIPS 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"NJU_MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544855490500 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544855490562 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544855490562 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1544855490687 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component\|altsyncram_2c92:auto_generated\|ram_block1a30 " "Atom \"sopc:cpu\|inst_rom:inst_rom0\|inst_rom_ip:ROM\|altsyncram:altsyncram_component\|altsyncram_2c92:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1544855490703 "|NJU_MIPS|sopc:cpu|inst_rom:inst_rom0|inst_rom_ip:ROM|altsyncram:altsyncram_component|altsyncram_2c92:auto_generated|ram_block1a30"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1544855490703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544855491171 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544855491202 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544855492044 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544855492247 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1544855505726 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 34 global CLKCTRL_G7 " "audio:player\|I2S:i2s\|xck:XCKgen\|xck_0002:xck_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 34 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544855506100 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544855506100 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 595 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 595 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544855506100 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544855506100 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544855506100 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "195 " "TimeQuest Timing Analyzer is analyzing 195 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544855507754 ""}
{ "Info" "ISTA_SDC_FOUND" "NJU_MIPS.SDC " "Reading SDC File: 'NJU_MIPS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544855507754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at NJU_MIPS.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock NJU_MIPS.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at NJU_MIPS.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855507785 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 16 altera_reserved_tdi port " "Ignored filter at NJU_MIPS.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 16 altera_reserved_tck clock " "Ignored filter at NJU_MIPS.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at NJU_MIPS.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855507785 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at NJU_MIPS.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 17 altera_reserved_tms port " "Ignored filter at NJU_MIPS.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at NJU_MIPS.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855507785 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at NJU_MIPS.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 18 altera_reserved_tdo port " "Ignored filter at NJU_MIPS.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay NJU_MIPS.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at NJU_MIPS.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855507785 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay NJU_MIPS.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at NJU_MIPS.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544855507785 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544855507785 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544855507785 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|clkgen:clk12M\|clkout " "Node: sopc:cpu\|clkgen:clk12M\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] sopc:cpu\|clkgen:clk12M\|clkout " "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] is being clocked by sopc:cpu\|clkgen:clk12M\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544855507816 "|NJU_MIPS|sopc:cpu|clkgen:clk12M|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Node: sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[1\] sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg1_o\[1\] is being clocked by sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544855507816 "|NJU_MIPS|sopc:cpu|cpu:mips0|id_ex:id_ex0|ex_aluop[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|audio_en KEY\[0\] " "Latch sopc:cpu\|audio_en is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544855507816 "|NJU_MIPS|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:video_output\|clkgen:vgaclk\|clkout " "Node: vga:video_output\|clkgen:vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] vga:video_output\|clkgen:vgaclk\|clkout " "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] is being clocked by vga:video_output\|clkgen:vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544855507816 "|NJU_MIPS|vga:video_output|clkgen:vgaclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|k_1\[15\] audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Register audio:player\|I2S:i2s\|k_1\[15\] is being clocked by audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544855507816 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:DACLRCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout is being clocked by audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544855507816 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:BCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|clkgen:I2CCKgen\|clkout " "Node: audio:player\|clkgen:I2CCKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[0\] audio:player\|clkgen:I2CCKgen\|clkout " "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by audio:player\|clkgen:I2CCKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544855507816 "|NJU_MIPS|audio:player|clkgen:I2CCKgen|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855507816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855507816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855507816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544855507816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544855507863 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544855507878 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.466 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.466 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.258 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  54.258 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544855507878 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544855507878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544855508097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544855508097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544855508112 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544855508128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544855508128 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544855508128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544855508612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544855508612 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544855508612 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544855508892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544855515600 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1544855516770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544855533119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544855547159 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544855549702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544855549702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544855552479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544855561995 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544855561995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544855565177 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1544855565177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544855565177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544855565193 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.46 " "Total time spent on timing analysis during the Fitter is 3.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544855576300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544855576425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544855580559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544855580574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544855584443 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544855595956 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "NJU_MIPS.v" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Fermat/workplace/NJU_MIPS/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544855596689 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544855596689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.fit.smsg " "Generated suppressed messages file C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544855597126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2641 " "Peak virtual memory: 2641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544855599934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 14:33:19 2018 " "Processing ended: Sat Dec 15 14:33:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544855599934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544855599934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:59 " "Total CPU time (on all processors): 00:03:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544855599934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544855599934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544855601322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544855601322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 14:33:21 2018 " "Processing started: Sat Dec 15 14:33:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544855601322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544855601322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NJU_MIPS -c NJU_MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NJU_MIPS -c NJU_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544855601322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544855602820 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544855611104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544855611774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 14:33:31 2018 " "Processing ended: Sat Dec 15 14:33:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544855611774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544855611774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544855611774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544855611774 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544855612508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544855613319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544855613319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 14:33:32 2018 " "Processing started: Sat Dec 15 14:33:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544855613319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855613319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NJU_MIPS -c NJU_MIPS " "Command: quartus_sta NJU_MIPS -c NJU_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855613319 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1544855613522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855615893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855615893 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855615940 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855615940 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "195 " "TimeQuest Timing Analyzer is analyzing 195 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855616829 ""}
{ "Info" "ISTA_SDC_FOUND" "NJU_MIPS.SDC " "Reading SDC File: 'NJU_MIPS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at NJU_MIPS.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock NJU_MIPS.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at NJU_MIPS.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855617141 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 16 altera_reserved_tdi port " "Ignored filter at NJU_MIPS.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 16 altera_reserved_tck clock " "Ignored filter at NJU_MIPS.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at NJU_MIPS.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855617141 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at NJU_MIPS.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 17 altera_reserved_tms port " "Ignored filter at NJU_MIPS.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at NJU_MIPS.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855617141 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay NJU_MIPS.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at NJU_MIPS.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NJU_MIPS.sdc 18 altera_reserved_tdo port " "Ignored filter at NJU_MIPS.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay NJU_MIPS.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at NJU_MIPS.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544855617141 ""}  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay NJU_MIPS.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at NJU_MIPS.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" "" { Text "C:/Users/Fermat/workplace/NJU_MIPS/NJU_MIPS.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544855617141 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544855617141 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617141 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|clkgen:clk12M\|clkout " "Node: sopc:cpu\|clkgen:clk12M\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] sopc:cpu\|clkgen:clk12M\|clkout " "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] is being clocked by sopc:cpu\|clkgen:clk12M\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855617172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617172 "|NJU_MIPS|sopc:cpu|clkgen:clk12M|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Node: sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] is being clocked by sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855617172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617172 "|NJU_MIPS|sopc:cpu|cpu:mips0|id_ex:id_ex0|ex_aluop[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|audio_en KEY\[0\] " "Latch sopc:cpu\|audio_en is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855617172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617172 "|NJU_MIPS|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:video_output\|clkgen:vgaclk\|clkout " "Node: vga:video_output\|clkgen:vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] vga:video_output\|clkgen:vgaclk\|clkout " "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] is being clocked by vga:video_output\|clkgen:vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855617172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617172 "|NJU_MIPS|vga:video_output|clkgen:vgaclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|k_1\[15\] audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Register audio:player\|I2S:i2s\|k_1\[15\] is being clocked by audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855617172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617172 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:DACLRCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout is being clocked by audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855617188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617188 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:BCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|clkgen:I2CCKgen\|clkout " "Node: audio:player\|clkgen:I2CCKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] audio:player\|clkgen:I2CCKgen\|clkout " "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by audio:player\|clkgen:I2CCKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855617188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617188 "|NJU_MIPS|audio:player|clkgen:I2CCKgen|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855617188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855617188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855617188 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617203 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544855617219 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544855617250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.797 " "Worst-case setup slack is 9.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.797               0.000 CLOCK_50  " "    9.797               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.440               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   48.440               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.216               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 CLOCK_50  " "    0.362               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.789               0.000 CLOCK_50  " "    8.789               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.297               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.297               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855617375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855617484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855617484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855617484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855617484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.757 ns " "Worst Case Available Settling Time: 17.757 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855617484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855617484 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617484 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544855617500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855617562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855622492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|clkgen:clk12M\|clkout " "Node: sopc:cpu\|clkgen:clk12M\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] sopc:cpu\|clkgen:clk12M\|clkout " "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] is being clocked by sopc:cpu\|clkgen:clk12M\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855623006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623006 "|NJU_MIPS|sopc:cpu|clkgen:clk12M|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Node: sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] is being clocked by sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855623006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623006 "|NJU_MIPS|sopc:cpu|cpu:mips0|id_ex:id_ex0|ex_aluop[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|audio_en KEY\[0\] " "Latch sopc:cpu\|audio_en is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855623006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623006 "|NJU_MIPS|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:video_output\|clkgen:vgaclk\|clkout " "Node: vga:video_output\|clkgen:vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] vga:video_output\|clkgen:vgaclk\|clkout " "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] is being clocked by vga:video_output\|clkgen:vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855623006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623006 "|NJU_MIPS|vga:video_output|clkgen:vgaclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|k_1\[15\] audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Register audio:player\|I2S:i2s\|k_1\[15\] is being clocked by audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855623006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623006 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:DACLRCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout is being clocked by audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855623006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623006 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:BCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|clkgen:I2CCKgen\|clkout " "Node: audio:player\|clkgen:I2CCKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] audio:player\|clkgen:I2CCKgen\|clkout " "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by audio:player\|clkgen:I2CCKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855623006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623006 "|NJU_MIPS|audio:player|clkgen:I2CCKgen|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855623022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855623022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855623022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.968 " "Worst-case setup slack is 9.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.968               0.000 CLOCK_50  " "    9.968               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.402               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   48.402               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLOCK_50  " "    0.369               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.769               0.000 CLOCK_50  " "    8.769               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.303               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.303               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855623116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623116 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855623225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855623225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855623225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855623225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.725 ns " "Worst Case Available Settling Time: 17.725 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855623225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855623225 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623225 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544855623240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855623459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628264 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|clkgen:clk12M\|clkout " "Node: sopc:cpu\|clkgen:clk12M\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] sopc:cpu\|clkgen:clk12M\|clkout " "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] is being clocked by sopc:cpu\|clkgen:clk12M\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 "|NJU_MIPS|sopc:cpu|clkgen:clk12M|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Node: sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] is being clocked by sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 "|NJU_MIPS|sopc:cpu|cpu:mips0|id_ex:id_ex0|ex_aluop[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|audio_en KEY\[0\] " "Latch sopc:cpu\|audio_en is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 "|NJU_MIPS|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:video_output\|clkgen:vgaclk\|clkout " "Node: vga:video_output\|clkgen:vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] vga:video_output\|clkgen:vgaclk\|clkout " "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] is being clocked by vga:video_output\|clkgen:vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 "|NJU_MIPS|vga:video_output|clkgen:vgaclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|k_1\[15\] audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Register audio:player\|I2S:i2s\|k_1\[15\] is being clocked by audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:DACLRCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout is being clocked by audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:BCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|clkgen:I2CCKgen\|clkout " "Node: audio:player\|clkgen:I2CCKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] audio:player\|clkgen:I2CCKgen\|clkout " "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by audio:player\|clkgen:I2CCKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 "|NJU_MIPS|audio:player|clkgen:I2CCKgen|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855628763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855628763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855628763 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.789 " "Worst-case setup slack is 13.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.789               0.000 CLOCK_50  " "   13.789               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.122               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   51.122               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.474               0.000 CLOCK_50  " "    8.474               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.661               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.661               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855628825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628825 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855628934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855628934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855628934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855628934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.605 ns " "Worst Case Available Settling Time: 18.605 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855628934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855628934 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855628934 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544855628950 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|clkgen:clk12M\|clkout " "Node: sopc:cpu\|clkgen:clk12M\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] sopc:cpu\|clkgen:clk12M\|clkout " "Register sopc:cpu\|cpu:mips0\|ex_mem:ex_mem0\|mem_mem_addr\[2\] is being clocked by sopc:cpu\|clkgen:clk12M\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 "|NJU_MIPS|sopc:cpu|clkgen:clk12M|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Node: sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Latch sopc:cpu\|cpu:mips0\|id:id0\|reg2_o\[15\] is being clocked by sopc:cpu\|cpu:mips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 "|NJU_MIPS|sopc:cpu|cpu:mips0|id_ex:id_ex0|ex_aluop[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc:cpu\|audio_en KEY\[0\] " "Latch sopc:cpu\|audio_en is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 "|NJU_MIPS|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:video_output\|clkgen:vgaclk\|clkout " "Node: vga:video_output\|clkgen:vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] vga:video_output\|clkgen:vgaclk\|clkout " "Register vga:video_output\|vga_ctrl:vga_controller\|y_cnt\[9\] is being clocked by vga:video_output\|clkgen:vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 "|NJU_MIPS|vga:video_output|clkgen:vgaclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|k_1\[15\] audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout " "Register audio:player\|I2S:i2s\|k_1\[15\] is being clocked by audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:DACLRCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Node: audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout " "Register audio:player\|I2S:i2s\|freq_div:DACLRCLKgen\|clkout is being clocked by audio:player\|I2S:i2s\|freq_div:BCLKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 "|NJU_MIPS|audio:player|I2S:i2s|freq_div:BCLKgen|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:player\|clkgen:I2CCKgen\|clkout " "Node: audio:player\|clkgen:I2CCKgen\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] audio:player\|clkgen:I2CCKgen\|clkout " "Register audio:player\|I2C_Audio_Config:i2c\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by audio:player\|clkgen:I2CCKgen\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 "|NJU_MIPS|audio:player|clkgen:I2CCKgen|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855629387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855629387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544855629387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.292 " "Worst-case setup slack is 14.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.292               0.000 CLOCK_50  " "   14.292               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.318               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   51.318               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.160               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 CLOCK_50  " "    0.169               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.233 " "Worst-case minimum pulse width slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.233               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.429               0.000 CLOCK_50  " "    8.429               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.657               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.657               0.000 player\|i2s\|XCKgen\|xck_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544855629449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629449 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855629558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855629558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855629558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855629558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.623 ns " "Worst Case Available Settling Time: 18.623 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855629558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544855629558 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855629558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855631961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855631992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544855632179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 14:33:52 2018 " "Processing ended: Sat Dec 15 14:33:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544855632179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544855632179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544855632179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855632179 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 602 s " "Quartus Prime Full Compilation was successful. 0 errors, 602 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544855633037 ""}
