

================================================================
== Synthesis Summary Report of 'horn_schunck_hls'
================================================================
+ General Information: 
    * Date:           Thu Dec 18 14:23:44 2025
    * Version:        2025.2 (Build 6295257 on Nov 12 2025)
    * Project:        horn_schunck_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg484-1
    

* Performance & Resource Estimates: 
+------------------------------------------------+--------+-------------------+----------+---------+------+----------+---------+-----------+--------+------+--------+-----------+-----------+-----+
|                     Modules                    |  Issue |                   | Iteration|         | Trip |          |       Latency       |        |      |        |           |           |     |
|                     & Loops                    |  Type  |   Violation Type  |  Latency | Interval| Count| Pipelined| (cycles)|    (ns)   |  Slack | BRAM |   DSP  |     FF    |    LUT    | URAM|
+------------------------------------------------+--------+-------------------+----------+---------+------+----------+---------+-----------+--------+------+--------+-----------+-----------+-----+
|+ horn_schunck_hls                              |  Timing|                  -|         -|  1813522|     -|        no|  1813521|  4.628e+07|  -18.22|     -|  6 (1%)|  8894 (4%)|  7250 (7%)|    -|
| o VITIS_LOOP_11_1                              |       -|                  -|    181352|        -|    10|        no|  1813520|  4.628e+07|    7.30|     -|       -|          -|          -|    -|
|  o VITIS_LOOP_12_2                             |       -|                  -|      2925|        -|    62|        no|   181350|  4.628e+06|    7.30|     -|       -|          -|          -|    -|
|   + horn_schunck_hls_Pipeline_VITIS_LOOP_13_3  |  Timing|                  -|         -|        -|     -|       yes|     2921|  7.454e+04|  -18.22|     -|  6 (1%)|  8829 (4%)|  7063 (6%)|    -|
|    o VITIS_LOOP_13_3                           |      II|  Memory Dependency|        53|       47|    62|       yes|     2919|  7.449e+04|    7.30|     -|       -|          -|          -|    -|
+------------------------------------------------+--------+-------------------+----------+---------+------+----------+---------+-----------+--------+------+--------+-----------+-----------+-----+
    II Violation Information: docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| It_address0 | out       | 12       |
| It_q0       | in        | 16       |
| Ix_address0 | out       | 12       |
| Ix_q0       | in        | 16       |
| Iy_address0 | out       | 12       |
| Iy_q0       | in        | 16       |
| u_address0  | out       | 12       |
| u_address1  | out       | 12       |
| u_d1        | out       | 16       |
| u_q0        | in        | 16       |
| u_q1        | in        | 16       |
| v_address0  | out       | 12       |
| v_address1  | out       | 12       |
| v_d1        | out       | 16       |
| v_q0        | in        | 16       |
| v_q1        | in        | 16       |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------------+
| Argument | Direction | Datatype                                        |
+----------+-----------+-------------------------------------------------+
| Ix       | in        | ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| Iy       | in        | ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| It       | in        | ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| u        | inout     | ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| v        | inout     | ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>* |
+----------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| Ix       | Ix_address0  | port    | offset   |
| Ix       | Ix_ce0       | port    |          |
| Ix       | Ix_q0        | port    |          |
| Iy       | Iy_address0  | port    | offset   |
| Iy       | Iy_ce0       | port    |          |
| Iy       | Iy_q0        | port    |          |
| It       | It_address0  | port    | offset   |
| It       | It_ce0       | port    |          |
| It       | It_q0        | port    |          |
| u        | u_address0   | port    | offset   |
| u        | u_ce0        | port    |          |
| u        | u_q0         | port    |          |
| u        | u_address1   | port    | offset   |
| u        | u_ce1        | port    |          |
| u        | u_we1        | port    |          |
| u        | u_d1         | port    |          |
| u        | u_q1         | port    |          |
| v        | v_address0   | port    | offset   |
| v        | v_ce0        | port    |          |
| v        | v_q0         | port    |          |
| v        | v_address1   | port    | offset   |
| v        | v_ce1        | port    |          |
| v        | v_we1        | port    |          |
| v        | v_d1         | port    |          |
| v        | v_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+------------+-------+-----------+---------+
| Name                                         | DSP | Pragma | Variable   | Op    | Impl      | Latency |
+----------------------------------------------+-----+--------+------------+-------+-----------+---------+
| + horn_schunck_hls                           | 6   |        |            |       |           |         |
|   icmp_ln11_fu_128_p2                        |     |        | icmp_ln11  | seteq | auto      | 0       |
|   iter_2_fu_134_p2                           |     |        | iter_2     | add   | fabric    | 0       |
|   icmp_ln12_fu_140_p2                        |     |        | icmp_ln12  | seteq | auto      | 0       |
|   add_ln20_fu_164_p2                         |     |        | add_ln20   | add   | fabric    | 0       |
|   add_ln21_fu_171_p2                         |     |        | add_ln21   | add   | fabric    | 0       |
|  + horn_schunck_hls_Pipeline_VITIS_LOOP_13_3 | 6   |        |            |       |           |         |
|    icmp_ln13_fu_255_p2                       |     |        | icmp_ln13  | seteq | auto      | 0       |
|    add_ln19_fu_290_p2                        |     |        | add_ln19   | add   | fabric    | 0       |
|    add_ln29_fu_347_p2                        |     |        | add_ln29   | add   | fabric    | 0       |
|    add_ln30_fu_392_p2                        |     |        | add_ln30   | add   | fabric    | 0       |
|    mac_muladd_16s_16s_28s_28_1_1_U7          | 1   |        | mul_ln32   | mul   | dsp_slice | 0       |
|    mac_muladd_16s_16s_28s_28_1_1_U8          | 1   |        | mul_ln32_1 | mul   | dsp_slice | 0       |
|    mac_muladd_16s_16s_28s_28_1_1_U7          | 1   |        | add_ln32   | add   | dsp_slice | 0       |
|    mac_muladd_16s_16s_28s_28_1_1_U8          | 1   |        | add_ln32_1 | add   | dsp_slice | 0       |
|    mac_muladd_16s_16s_25ns_28_4_1_U5         | 1   |        | mul_ln34   | mul   | dsp_slice | 0       |
|    mac_muladd_16s_16s_25ns_28_4_1_U5         | 1   |        | add_ln34   | add   | dsp_slice | 0       |
|    mac_muladd_16s_16s_28s_28_4_1_U6          | 1   |        | mul_ln35   | mul   | dsp_slice | 0       |
|    mac_muladd_16s_16s_28s_28_4_1_U6          | 1   |        | add_ln35   | add   | dsp_slice | 0       |
|    mul_16s_16s_32_1_1_U1                     | 1   |        | mul_ln37   | mul   | auto      | 0       |
|    sdiv_44ns_16s_28_48_1_U2                  |     |        | sdiv_ln37  | sdiv  | auto      | 47      |
|    sub_ln37_fu_528_p2                        |     |        | sub_ln37   | sub   | fabric    | 0       |
|    mul_16s_16s_32_1_1_U3                     | 1   |        | mul_ln38   | mul   | auto      | 0       |
|    sdiv_44ns_16s_28_48_1_U4                  |     |        | sdiv_ln38  | sdiv  | auto      | 47      |
|    sub_ln38_fu_556_p2                        |     |        | sub_ln38   | sub   | fabric    | 0       |
+----------------------------------------------+-----+--------+------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+--------------+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
| Type         | Options | Location                                                                                                              | Inferred From                               |
+--------------+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
| LOOP_FLATTEN | off     | loop VITIS_LOOP_12_2 (../hsl/src/horn_schunck_hsl.cpp:12:22) in horn_schunck_hls (../hsl/src/horn_schunck_hsl.cpp:12) | pipeline ../hsl/src/horn_schunck_hsl.cpp:15 |
+--------------+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+

* Valid Pragma Syntax
+----------+---------+----------------------------------------------------------+
| Type     | Options | Location                                                 |
+----------+---------+----------------------------------------------------------+
| PIPELINE | ii=1    | in horn_schunck_hls (../hsl/src/horn_schunck_hsl.cpp:15) |
+----------+---------+----------------------------------------------------------+


