tarted
grid
device HSSTHP_COMMON
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config string CP_PMA_REG_REFCLK0_FAB = "REFCLK0",
        config string CP_PMA_REG_REFCLK1_FAB = "REFCLK1",
        config int CP_PMA_REG_HSST_LAST_REFCLK0_SEL = 0,
        config int CP_PMA_REG_HSST_NEXT_REFCLK0_SEL = 0,
        config int CP_PMA_REG_HSST_LAST_REFCLK1_SEL = 0,
        config int CP_PMA_REG_HSST_NEXT_REFCLK1_SEL = 0,
        config string CP_PMA_REG_LANE0_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_PMA_REG_LANE1_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_PMA_REG_LANE2_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_PMA_REG_LANE3_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_PMA_REG_HPLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_PMA_REG_REFCLK0_IMPEDANCE_SEL = "100_OHM",
        config string CP_PMA_REG_REFCLK1_IMPEDANCE_SEL = "100_OHM",
        config string CP_PMA_REG_PLL_JTAG0_VTH_SEL = "60MV",
        config string CP_PMA_REG_PLL_JTAG0_LPF_RSEL = "20K",
        config string CP_PMA_REG_PLL_JTAG1_VTH_SEL = "60MV",
        config string CP_PMA_REG_PLL_JTAG1_LPF_RSEL = "20K",
        config int CP_PMA_REG_IBIAS_STATIC_SEL_7_0 = 255,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_15_8 = 255,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_18_16 = 0,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_21_19 = 0,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_29_22 = 0,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_37_30 = 0,
        config int CP_PMA_REG_IBIAS_DYNAMIC_PD_7_0 = 0,
        config int CP_PMA_REG_IBIAS_DYNAMIC_PD_15_8 = 0,
        config int CP_PMA_REG_IBIAS_DYNAMIC_PD_18_16 = 0,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_4_0 = 31,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_8_5 = 15,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_12_9 = 0,
        config int CP_PMA_REG_IBIAS_STATIC_SEL_17_13 = 0,
        config int CP_PMA_REG_IBIAS_DYNAMIC_PD_2_0 = 0,
        config int CP_PMA_REG_IBIAS_DYNAMIC_PD_8_3 = 0,
        config string CP_PMA_REG_BANDGAP_SEL = "12.53UA",
        config string CP_PMA_REG_BACKUP_SEL = "12.96UA",
        config string CP_PMA_REG_BANDGAP_VOL_SEL = "BANDGAP",
        config int CP_PMA_REG_BANDGAP_TEST = 0,
        config string CP_PMA_REG_CALIB_CLKDIV_RATION = "DIV1",
        config string CP_PMA_REG_HPLL_REFCLK0_PD = "ON",
        config string CP_PMA_REG_HPLL_REFCLK1_PD = "ON",
        config string CP_PMA_REG_TX_SYNC_CLK_SEL = "CLK_FROM_HPLL",
        config string CP_PMA_REG_TX_RATE_CHANGE_SEL0 = "CLK_FROM_HPLL",
        config string CP_PMA_REG_TX_RATE_CHANGE_SEL1 = "SEL_SYNC_RATE_CHANGE",
        config string CP_PMA_REG_TLING_IMPEDANCE_CTRL = "125OHM",
        config string CP_PMA_REG_HPLL_VCOLDO_EN = "TRUE",
        config string CP_PMA_REG_HPLL_LDO_EN = "FALSE",
        config string CP_PMA_REG_HPLL_LDO_VOL_RANGE_O = "1000MV",
        config string CP_PMA_REG_HPLL_LDO_VOL_RANGE_I = "640MV",
        config int CP_PMA_REG_HPLL_REFCLK_DIV = 1,
        config string CP_PMA_REG_HPLL_CHARGE_PUMP_PD = "WORK",
        config int CP_PMA_REG_HPLL_CHARGE_PUMP_CTRL = 7,
        config string CP_PMA_REG_HPLL_VCTRL_SEL_L = "0.3V",
        config string CP_PMA_REG_HPLL_VCTRL_SEL_H = "0.7V",
        config int CP_PMA_REG_HPLL_LPF_RES = 1,
        config int CP_PMA_REG_HPLL_LPF_VCTRL_EN = 0,
        config string CP_PMA_REG_HPLL_LPF_MUL_C1 = "1.2*C1",
        config int CP_PMA_REG_HPLL_LPF_C2_EN = 1,
        config string CP_PMA_REG_HPLL_LPF_RES_SEL = "5K",
        config string CP_PMA_REG_HPLL_PCURRENT_SEL = "16*I0",
        config int CP_PMA_REG_HPLL_VCO_EN = 1,
        config string CP_PMA_REG_HPLL_PCURRENT_SEL0 = "8*I0",
        config int CP_PMA_REG_HPLL_VCO_TRIM_SEL = 1,
        config int CP_PMA_REG_HPLL_PCURRENT_SEL1 = 0,
        config int CP_PMA_REG_HPLL_VCO_CURRENT_SEL = 0,
        config int CP_PMA_REG_HPLL_VCO_BACKUP = 0,
        config int CP_PMA_REG_HPLL_FBDIV0 = 10,
        config int CP_PMA_REG_HPLL_FBDIV1 = 10,
        config int CP_PMA_REG_HPLL_HSPD_SEL = 0,
        config string CP_PMA_REG_HPLL_PHASE_SEL = "DIV2",
        config int CP_PMA_REG_HPLL_CURRENT_SEL = 0,
        config int CP_PMA_REG_HPLL_QPLL_CFG_7_0 = 7,
        config int CP_PMA_REG_HPLL_QPLL_CFG_15_8 = 0,
        config int CP_PMA_REG_HPLL_SEL_BK_BAND_SEL = 0,
        config string CP_PMA_REG_HPLL_VCOBK_BAND_CFG = "MIDDILE",
        config int CP_PMA_REG_HPLL_TEST_SIG_SEL = 0,
        config int CP_PMA_REG_HPLL_TEST_SIG_VHALF_EN = 0,
        config int CP_PMA_REG_HPLL_TEST_SIG_VOL_EN = 0,
        config int CP_PMA_CFG_HSST_RSTN = 0,
        config int CP_PMA_CFG_COMMPOWERUP = 0,
        config int CP_PMA_CFG_PLLPOWERUP = 0,
        config int CP_PMA_PLL_RSTN = 0,
        config string CP_GRSN_DIS = "FALSE",
        config string CP_HSST_EN = "TRUE",
        config string CP_CFG_RSTN_HPLL = "TRUE"
    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input CFG_ADDR_HPLL[11:0] = 12'b1111_1111_1111,
        input CFG_WDATA_HPLL[7:0] = 8'b1111_1111,
        input RESCAL_I_CODE_I[5:0] = 6'b1111_11,
        input FOR_PMA_TEST_SE_N[2:0] = 3'b111,
        input FOR_PMA_TEST_CLK[2:0] = 3'b111,
        input FOR_PMA_TEST_RSTN[2:0] = 3'b111,
        input FOR_PMA_TEST_SI[1:0] = 2'b11,
        input CFG_RST_HPLL = 1'b1,
        input CFG_CLK_HPLL = 1'b1,
        input CFG_PSEL_HPLL = 1'b1,
        input CFG_ENABLE_HPLL = 1'b1,
        input CFG_WRITE_HPLL = 1'b1,
        input COM_POWERDOWN = 1'b1,
        input HPLL_POWERDOWN = 1'b1,
        input HPLL_RST = 1'b1,
        input HPLL_LOCKDET_RST = 1'b1,
        input RES_CAL_RST = 1'b1,
        input TX_SYNC = 1'b1,
        input TX_RATE_CHANGE_ON_0 = 1'b1,
        input TX_RATE_CHANGE_ON_1 = 1'b1,
        input HPLL_DIV_SYNC = 1'b1,
        input REFCLK_DIV_SYNC = 1'b1,
        input HPLL_VCO_CALIB_EN = 1'b1,
        input HPLL_REF_CLK = 1'b1,
        input HPLL_DIV_CHANGE = 1'b1,
        input TEST_SE_N = 1'b1,
        input TEST_MODE_N = 1'b1,
        input TEST_RSTN = 1'b1,
        input TEST_SI0 = 1'b1,
        input TEST_SI1 = 1'b1,
        input FOR_PMA_TEST_MODE_N = 1'b1,
        input ANA_DIV_SYNC_FROM_LOWER_QUAD_I = 1'b1,
        input ANA_DIV_SYNC_FROM_UPPER_QUAD_I = 1'b1,
        input ANA_REFCLK0_FROM_LOWER_QUAD_I = 1'b1,
        input ANA_REFCLK0_FROM_UPPER_QUAD_I = 1'b1,
        input ANA_REFCLK1_FROM_LOWER_QUAD_I = 1'b1,
        input ANA_REFCLK1_FROM_UPPER_QUAD_I = 1'b1,
        input ANA_REFCLK_SYNC_FROM_LOWER_QUAD_I = 1'b1,
        input ANA_REFCLK_SYNC_FROM_UPPER_QUAD_I = 1'b1,
        input ANA_TX_SYNC_FROM_LOWER_QUAD_I = 1'b1,
        input ANA_TX_SYNC_FROM_UPPER_QUAD_I = 1'b1,
        input PAD_REFCLK0_CMLN = 1'b1,
        input PAD_REFCLK0_CMLP = 1'b1,
        input PAD_REFCLK1_CMLN = 1'b1,
        input PAD_REFCLK1_CMLP = 1'b1,
        output CFG_RDATA_HPLL[7:0],
        output RES_CAL_CODE_FABRIC[5:0],
        output FOR_PMA_TEST_SO[1:0],
        output PMA_RES_CAL_LEFT[5:0],
        output PMA_RES_CAL_RIGHT[5:0],
        output CFG_READY_HPLL,
        output CFG_INT_HPLL,
        output REFCK2CORE_0,
        output REFCK2CORE_1,
        output HPLL_READY,
        output TEST_SO0,
        output TEST_SO1,
        output ANA_DIV_SYNC_FOR_LOWER_QUAD_O,
        output ANA_DIV_SYNC_FOR_UPPER_QUAD_O,
        output PMA_HPLL_READY_LEFT,
        output PMA_HPLL_READY_RIGHT,
        output PMA_HPLL_REFCLK_LEFT,
        output PMA_HPLL_REFCLK_RIGHT,
        output PMA_LPLL_REFCKOUT_CH0,
        output PMA_LPLL_REFCKOUT_CH1,
        output PMA_LPLL_REFCKOUT_CH2,
        output PMA_LPLL_REFCKOUT_CH3,
        output ANA_REFCLK0_FOR_LOWER_QUAD_O,
        output ANA_REFCLK0_FOR_UPPER_QUAD_O,
        output ANA_REFCLK1_FOR_LOWER_QUAD_O,
        output ANA_REFCLK1_FOR_UPPER_QUAD_O,
        output ANA_REFCLK_SYNC_FOR_LOWER_QUAD_O,
        output ANA_REFCLK_SYNC_FOR_UPPER_QUAD_O,
        output PMA_TX_RATE_CHANGE_ON0_LEFT,
        output PMA_TX_RATE_CHANGE_ON0_RIGHT,
        output PMA_TX_RATE_CHANGE_ON1_LEFT,
        output PMA_TX_RATE_CHANGE_ON1_RIGHT,
        output ANA_TX_SYNC_FOR_LOWER_QUAD_O,
        output ANA_TX_SYNC_FOR_UPPER_QUAD_O,
        output PMA_TX_SYNC_HPLL_LEFT,
        output PMA_TX_SYNC_HPLL_RIGHT,
        output PMA_TX_SYNC_LEFT,
        output PMA_TX_SYNC_RIGHT,
        output PMA_HPLL_CK0_CH0,
        output PMA_HPLL_CK0_CH1,
        output PMA_HPLL_CK0_CH2,
        output PMA_HPLL_CK0_CH3,
        output PMA_HPLL_CK90_CH0,
        output PMA_HPLL_CK90_CH1,
        output PMA_HPLL_CK90_CH2,
        output PMA_HPLL_CK90_CH3,
        output PMA_HPLL_CK180_CH0,
        output PMA_HPLL_CK180_CH1,
        output PMA_HPLL_CK180_CH2,
        output PMA_HPLL_CK180_CH3,
        output PMA_HPLL_CK270_CH0,
        output PMA_HPLL_CK270_CH1,
        output PMA_HPLL_CK270_CH2,
        output PMA_HPLL_CK270_CH3,
        inout PMA_IPN50U_IN[8:0]
    );
};
//grid device end

//grid device structure netlist started
structure netlist of HSSTHP_COMMON
{
};
//grid device structure netlist end
