// Seed: 3013491587
module module_0;
  id_1(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(id_2), .id_4(1), .id_5(id_2)
  );
  supply1 id_3, id_4, id_5 = id_3;
  always id_4 = 1'd0;
  wire id_6, id_7;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    output tri   id_5
);
  wire id_7, id_8;
  module_0();
endmodule
