<stg><name>pqcrystals_dilithium.13</name>


<trans_list>

<trans id="307" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="13" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="17" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="32" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="33" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="35" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="39" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="40" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %nonce_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %nonce)

]]></Node>
<StgValue><ssdm name="nonce_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %a_coeffs_offset1_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_coeffs_offset1)

]]></Node>
<StgValue><ssdm name="a_coeffs_offset1_rea"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %a_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_coeffs_offset)

]]></Node>
<StgValue><ssdm name="a_coeffs_offset_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
:3  %buf = alloca [842 x i8], align 16

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:4  %state_s = alloca [25 x i64], align 8

]]></Node>
<StgValue><ssdm name="state_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="10">
<![CDATA[
:5  %t_0 = trunc i10 %nonce_read to i8

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_s = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %nonce_read, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i_i = phi i5 [ 0, %0 ], [ %i_21, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362 = icmp eq i5 %i_0_i_i_i, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_21 = add i5 %i_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362, label %pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363 = zext i5 %i_0_i_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:0  br label %._crit_edge15.i.i

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge15.i.i:0  %i_3_i_i = phi i3 [ %add_ln416, %3 ], [ 0, %pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit ]

]]></Node>
<StgValue><ssdm name="i_3_i_i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge15.i.i:1  %zext_ln416 = zext i3 %i_3_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i:3  %icmp_ln416 = icmp eq i3 %i_3_i_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i:4  %add_ln416 = add i3 %i_3_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i.i:5  br i1 %icmp_ln416, label %shake128_absorb.1.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln417 = trunc i3 %i_3_i_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln417"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:1  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln417, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln417 = zext i5 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %seed_addr = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
:4  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %or_ln31 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln31 = zext i5 %or_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seed_addr_1 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="seed_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
:8  %seed_load_1 = load i8* %seed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seed_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %state_s_addr_11 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="state_s_addr_11"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="2">
<![CDATA[
shake128_absorb.1.exit:0  call fastcc void @shake128_absorb([25 x i64]* %state_s, i8 %t_0, i2 %tmp_s)

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
:4  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
:8  %seed_load_1 = load i8* %seed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seed_load_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %or_ln31_1 = or i5 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln31_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
:10  %zext_ln31_19 = zext i5 %or_ln31_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %seed_addr_2 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="seed_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:12  %seed_load_2 = load i8* %seed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="seed_load_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %or_ln31_2 = or i5 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln31_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
:14  %zext_ln31_20 = zext i5 %or_ln31_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_20"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %seed_addr_3 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_20

]]></Node>
<StgValue><ssdm name="seed_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:16  %seed_load_3 = load i8* %seed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seed_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:12  %seed_load_2 = load i8* %seed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="seed_load_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:16  %seed_load_3 = load i8* %seed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seed_load_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %or_ln31_3 = or i5 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln31_3"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
:18  %zext_ln31_21 = zext i5 %or_ln31_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_21"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %seed_addr_4 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_21

]]></Node>
<StgValue><ssdm name="seed_addr_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:20  %seed_load_4 = load i8* %seed_addr_4, align 1

]]></Node>
<StgValue><ssdm name="seed_load_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21  %or_ln31_4 = or i5 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln31_4"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="5">
<![CDATA[
:22  %zext_ln31_22 = zext i5 %or_ln31_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_22"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %seed_addr_5 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_22

]]></Node>
<StgValue><ssdm name="seed_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
:24  %seed_load_5 = load i8* %seed_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seed_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:20  %seed_load_4 = load i8* %seed_addr_4, align 1

]]></Node>
<StgValue><ssdm name="seed_load_4"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
:24  %seed_load_5 = load i8* %seed_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seed_load_5"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:25  %or_ln31_5 = or i5 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln31_5"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
:26  %zext_ln31_23 = zext i5 %or_ln31_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_23"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %seed_addr_6 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_23

]]></Node>
<StgValue><ssdm name="seed_addr_6"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
:28  %seed_load_6 = load i8* %seed_addr_6, align 1

]]></Node>
<StgValue><ssdm name="seed_load_6"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %or_ln31_6 = or i5 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln31_6"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
:30  %zext_ln31_24 = zext i5 %or_ln31_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_24"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %seed_addr_7 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_24

]]></Node>
<StgValue><ssdm name="seed_addr_7"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
:32  %seed_load_7 = load i8* %seed_addr_7, align 1

]]></Node>
<StgValue><ssdm name="seed_load_7"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
:35  %state_s_load_8 = load i64* %state_s_addr_11, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
:28  %seed_load_6 = load i8* %seed_addr_6, align 1

]]></Node>
<StgValue><ssdm name="seed_load_6"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
:32  %seed_load_7 = load i8* %seed_addr_7, align 1

]]></Node>
<StgValue><ssdm name="seed_load_7"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:33  %r_7_i_i = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %seed_load_7, i8 %seed_load_6, i8 %seed_load_5, i8 %seed_load_4, i8 %seed_load_3, i8 %seed_load_2, i8 %seed_load_1, i8 %seed_load)

]]></Node>
<StgValue><ssdm name="r_7_i_i"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
:35  %state_s_load_8 = load i64* %state_s_addr_11, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_8"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %xor_ln417 = xor i64 %state_s_load_8, %r_7_i_i

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:37  store i64 %xor_ln417, i64* %state_s_addr_11, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %._crit_edge15.i.i

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="2">
<![CDATA[
shake128_absorb.1.exit:0  call fastcc void @shake128_absorb([25 x i64]* %state_s, i8 %t_0, i2 %tmp_s)

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake128_absorb.1.exit:1  %state_s_addr_9 = getelementptr [25 x i64]* %state_s, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_s_addr_9"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake128_absorb.1.exit:2  %state_s_load = load i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake128_absorb.1.exit:5  %state_s_addr_10 = getelementptr [25 x i64]* %state_s, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="state_s_addr_10"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake128_absorb.1.exit:6  %state_s_load_7 = load i64* %state_s_addr_10, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake128_absorb.1.exit:2  %state_s_load = load i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake128_absorb.1.exit:3  %xor_ln450 = xor i64 %state_s_load, 2031616

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake128_absorb.1.exit:4  store i64 %xor_ln450, i64* %state_s_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake128_absorb.1.exit:6  %state_s_load_7 = load i64* %state_s_addr_10, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_7"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake128_absorb.1.exit:7  %xor_ln451 = xor i64 %state_s_load_7, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake128_absorb.1.exit:8  store i64 %xor_ln451, i64* %state_s_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
shake128_absorb.1.exit:9  br label %4

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %p_01_i_i3 = phi i3 [ -3, %shake128_absorb.1.exit ], [ %add_ln479, %8 ]

]]></Node>
<StgValue><ssdm name="p_01_i_i3"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %p_0_rec_i_i4 = phi i10 [ 0, %shake128_absorb.1.exit ], [ %add_ln478, %8 ]

]]></Node>
<StgValue><ssdm name="p_0_rec_i_i4"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln474 = icmp eq i3 %p_01_i_i3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln474, label %shake128_squeezeblocks.exit8, label %5

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="3">
<![CDATA[
shake128_squeezeblocks.exit8:0  %trunc_ln375 = trunc i3 %a_coeffs_offset_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln375"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="3">
<![CDATA[
shake128_squeezeblocks.exit8:1  %trunc_ln375_1 = trunc i3 %a_coeffs_offset1_rea to i2

]]></Node>
<StgValue><ssdm name="trunc_ln375_1"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="2" op_3_bw="2" op_4_bw="32" op_5_bw="10" op_6_bw="8" op_7_bw="11">
<![CDATA[
shake128_squeezeblocks.exit8:2  %ctr = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 0, i10 256, [842 x i8]* %buf, i11 840)

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i5 = phi i5 [ 0, %5 ], [ %i, %7 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i5"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln476 = icmp eq i5 %i_0_i_i5, -11

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0_i_i5, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln476, label %8, label %7

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %shl_ln5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i_i5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="8">
<![CDATA[
:1  %zext_ln477 = zext i8 %shl_ln5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln477"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln477 = add i10 %p_0_rec_i_i4, %zext_ln477

]]></Node>
<StgValue><ssdm name="add_ln477"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln477_2 = zext i5 %i_0_i_i5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln477_2"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_s_addr_12 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln477_2

]]></Node>
<StgValue><ssdm name="state_s_addr_12"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
:6  %state_s_load_9 = load i64* %state_s_addr_12, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_9"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln478 = add i10 %p_0_rec_i_i4, 168

]]></Node>
<StgValue><ssdm name="add_ln478"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %add_ln479 = add i3 %p_01_i_i3, -1

]]></Node>
<StgValue><ssdm name="add_ln479"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln477_4 = zext i10 %add_ln477 to i64

]]></Node>
<StgValue><ssdm name="zext_ln477_4"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
:6  %state_s_load_9 = load i64* %state_s_addr_12, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_9"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="64">
<![CDATA[
:7  %trunc_ln48 = trunc i64 %state_s_load_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buf_addr = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln477_4

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:9  store i8 %trunc_ln48, i8* %buf_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %trunc_ln48_8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_9, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln48_8"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %or_ln48 = or i10 %add_ln477, 1

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
:12  %zext_ln48 = zext i10 %or_ln48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %buf_addr_20 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_addr_20"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:14  store i8 %trunc_ln48_8, i8* %buf_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln48_9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_9, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln48_9"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %trunc_ln48_10 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_9, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln48_10"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %trunc_ln48_11 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_9, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln48_11"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %trunc_ln48_12 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_9, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln48_12"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %trunc_ln48_13 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_9, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln48_13"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %trunc_ln48_14 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_9, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln48_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  %or_ln48_7 = or i10 %add_ln477, 2

]]></Node>
<StgValue><ssdm name="or_ln48_7"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10">
<![CDATA[
:17  %zext_ln48_7 = zext i10 %or_ln48_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_7"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %buf_addr_21 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_7

]]></Node>
<StgValue><ssdm name="buf_addr_21"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:19  store i8 %trunc_ln48_9, i8* %buf_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:21  %or_ln48_8 = or i10 %add_ln477, 3

]]></Node>
<StgValue><ssdm name="or_ln48_8"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
:22  %zext_ln48_8 = zext i10 %or_ln48_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_8"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %buf_addr_22 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_8

]]></Node>
<StgValue><ssdm name="buf_addr_22"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:24  store i8 %trunc_ln48_10, i8* %buf_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %or_ln48_9 = or i10 %add_ln477, 4

]]></Node>
<StgValue><ssdm name="or_ln48_9"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10">
<![CDATA[
:27  %zext_ln48_9 = zext i10 %or_ln48_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_9"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %buf_addr_23 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_9

]]></Node>
<StgValue><ssdm name="buf_addr_23"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:29  store i8 %trunc_ln48_11, i8* %buf_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:31  %or_ln48_10 = or i10 %add_ln477, 5

]]></Node>
<StgValue><ssdm name="or_ln48_10"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
:32  %zext_ln48_10 = zext i10 %or_ln48_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_10"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %buf_addr_24 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_10

]]></Node>
<StgValue><ssdm name="buf_addr_24"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:34  store i8 %trunc_ln48_12, i8* %buf_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %or_ln48_11 = or i10 %add_ln477, 6

]]></Node>
<StgValue><ssdm name="or_ln48_11"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
:37  %zext_ln48_11 = zext i10 %or_ln48_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_11"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %buf_addr_25 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_11

]]></Node>
<StgValue><ssdm name="buf_addr_25"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:39  store i8 %trunc_ln48_13, i8* %buf_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:41  %or_ln48_12 = or i10 %add_ln477, 7

]]></Node>
<StgValue><ssdm name="or_ln48_12"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
:42  %zext_ln48_12 = zext i10 %or_ln48_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_12"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %buf_addr_26 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_12

]]></Node>
<StgValue><ssdm name="buf_addr_26"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:44  store i8 %trunc_ln48_14, i8* %buf_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %6

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="2" op_3_bw="2" op_4_bw="32" op_5_bw="10" op_6_bw="8" op_7_bw="11">
<![CDATA[
shake128_squeezeblocks.exit8:2  %ctr = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 0, i10 256, [842 x i8]* %buf, i11 840)

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
shake128_squeezeblocks.exit8:3  br label %9

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %ctr_0 = phi i32 [ %ctr, %shake128_squeezeblocks.exit8 ], [ %ctr_2, %pqcrystals_dilithium2_ref_poly_uniform_label1_end ]

]]></Node>
<StgValue><ssdm name="ctr_0"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %buflen_0 = phi i9 [ -184, %shake128_squeezeblocks.exit8 ], [ %zext_ln383, %pqcrystals_dilithium2_ref_poly_uniform_label1_end ]

]]></Node>
<StgValue><ssdm name="buflen_0"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="9">
<![CDATA[
:2  %sext_ln377 = sext i9 %buflen_0 to i10

]]></Node>
<StgValue><ssdm name="sext_ln377"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="10">
<![CDATA[
:3  %zext_ln377 = zext i10 %sext_ln377 to i11

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_256 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %ctr_0, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %icmp_ln377 = icmp eq i24 %tmp_256, 0

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln377, label %pqcrystals_dilithium2_ref_poly_uniform_label1_begin, label %15

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln386"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="203" st_id="20" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="204" st_id="21" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="205" st_id="22" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="206" st_id="23" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="207" st_id="24" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="209" st_id="26" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="210" st_id="27" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="211" st_id="28" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="212" st_id="29" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="213" st_id="30" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="214" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @p_str829) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln377"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([46 x i8]* @p_str829)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 128, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln378"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:3  %off = urem i9 %buflen_0, 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>

<operation id="218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:4  %trunc_ln378 = trunc i9 %off to i8

]]></Node>
<StgValue><ssdm name="trunc_ln378"/></StgValue>
</operation>

<operation id="219" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:5  %trunc_ln378_1 = trunc i9 %off to i2

]]></Node>
<StgValue><ssdm name="trunc_ln378_1"/></StgValue>
</operation>

<operation id="220" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:6  %zext_ln378 = zext i9 %off to i11

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="221" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:7  %sub_ln380 = sub i11 %zext_ln377, %zext_ln378

]]></Node>
<StgValue><ssdm name="sub_ln380"/></StgValue>
</operation>

<operation id="222" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_begin:8  br label %10

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="223" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i2 [ 0, %pqcrystals_dilithium2_ref_poly_uniform_label1_begin ], [ %i_22, %11 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="2">
<![CDATA[
:1  %zext_ln379 = zext i2 %i_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln379 = icmp eq i2 %i_0, %trunc_ln378_1

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %i_22 = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln379, label %12, label %11

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln380 = add i11 %sub_ln380, %zext_ln379

]]></Node>
<StgValue><ssdm name="add_ln380"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="11">
<![CDATA[
:2  %sext_ln380 = sext i11 %add_ln380 to i32

]]></Node>
<StgValue><ssdm name="sext_ln380"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln380 = zext i32 %sext_ln380 to i64

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buf_addr_27 = getelementptr inbounds [842 x i8]* %buf, i64 0, i64 %zext_ln380

]]></Node>
<StgValue><ssdm name="buf_addr_27"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="10">
<![CDATA[
:5  %buf_load = load i8* %buf_addr_27, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="235" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([47 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln380"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="10">
<![CDATA[
:5  %buf_load = load i8* %buf_addr_27, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="2">
<![CDATA[
:6  %zext_ln380_1 = zext i2 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln380_1"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buf_addr_28 = getelementptr inbounds [842 x i8]* %buf, i64 0, i64 %zext_ln380_1

]]></Node>
<StgValue><ssdm name="buf_addr_28"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
:8  store i8 %buf_load, i8* %buf_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %10

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="241" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="243" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i_0 = phi i5 [ 0, %12 ], [ %add_ln476, %14 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_0"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln476_1 = icmp eq i5 %i_0_i_i_0, -11

]]></Node>
<StgValue><ssdm name="icmp_ln476_1"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="246" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln476 = add i5 %i_0_i_i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln476"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln476_1, label %pqcrystals_dilithium2_ref_poly_uniform_label1_end, label %14

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %shl_ln477_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i_i_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln477_1"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %or_ln477 = or i8 %shl_ln477_1, %trunc_ln378

]]></Node>
<StgValue><ssdm name="or_ln477"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln477_3 = zext i5 %i_0_i_i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln477_3"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_s_addr_13 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln477_3

]]></Node>
<StgValue><ssdm name="state_s_addr_13"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="5">
<![CDATA[
:7  %state_s_load_10 = load i64* %state_s_addr_13, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_10"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:0  %buflen = or i8 %trunc_ln378, -88

]]></Node>
<StgValue><ssdm name="buflen"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:1  %zext_ln383 = zext i8 %buflen to i9

]]></Node>
<StgValue><ssdm name="zext_ln383"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:2  %trunc_ln384 = trunc i32 %ctr_0 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln384"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:3  %sub_ln384 = sub i10 256, %trunc_ln384

]]></Node>
<StgValue><ssdm name="sub_ln384"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:4  %zext_ln384 = zext i8 %buflen to i11

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="2" op_3_bw="2" op_4_bw="32" op_5_bw="10" op_6_bw="8" op_7_bw="11" op_8_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:5  %tmp_1 = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 %ctr_0, i10 %sub_ln384, [842 x i8]* %buf, i11 %zext_ln384)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="259" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
:2  %zext_ln477_5 = zext i8 %or_ln477 to i32

]]></Node>
<StgValue><ssdm name="zext_ln477_5"/></StgValue>
</operation>

<operation id="260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %or_ln = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 0, i32 %zext_ln477_5)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="261" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="5">
<![CDATA[
:7  %state_s_load_10 = load i64* %state_s_addr_13, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_10"/></StgValue>
</operation>

<operation id="262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="64">
<![CDATA[
:8  %trunc_ln48_22 = trunc i64 %state_s_load_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln48_22"/></StgValue>
</operation>

<operation id="263" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buf_addr_29 = getelementptr [842 x i8]* %buf, i64 0, i64 %or_ln

]]></Node>
<StgValue><ssdm name="buf_addr_29"/></StgValue>
</operation>

<operation id="264" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:10  store i8 %trunc_ln48_22, i8* %buf_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="265" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %trunc_ln48_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln48_s"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln48_15 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln48_15"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %trunc_ln48_16 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln48_16"/></StgValue>
</operation>

<operation id="268" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %trunc_ln48_17 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln48_17"/></StgValue>
</operation>

<operation id="269" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %or_ln48_14 = or i8 %or_ln477, 4

]]></Node>
<StgValue><ssdm name="or_ln48_14"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:28  %or_ln48_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %or_ln48_14)

]]></Node>
<StgValue><ssdm name="or_ln48_s"/></StgValue>
</operation>

<operation id="271" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="11">
<![CDATA[
:29  %zext_ln48_16 = zext i11 %or_ln48_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_16"/></StgValue>
</operation>

<operation id="272" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %buf_addr_33 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_16

]]></Node>
<StgValue><ssdm name="buf_addr_33"/></StgValue>
</operation>

<operation id="273" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:31  store i8 %trunc_ln48_17, i8* %buf_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="274" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %trunc_ln48_18 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln48_18"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %trunc_ln48_19 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln48_19"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %trunc_ln48_20 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln48_20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8">
<![CDATA[
:3  %zext_ln477_6 = zext i8 %or_ln477 to i9

]]></Node>
<StgValue><ssdm name="zext_ln477_6"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %add_ln48 = add i9 1, %zext_ln477_6

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
:13  %zext_ln48_13 = zext i9 %add_ln48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_13"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %buf_addr_30 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_13

]]></Node>
<StgValue><ssdm name="buf_addr_30"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
:15  store i8 %trunc_ln48_s, i8* %buf_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %add_ln48_1 = add i9 2, %zext_ln477_6

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="9">
<![CDATA[
:18  %zext_ln48_14 = zext i9 %add_ln48_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_14"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %buf_addr_31 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_14

]]></Node>
<StgValue><ssdm name="buf_addr_31"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
:20  store i8 %trunc_ln48_15, i8* %buf_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="286" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %add_ln48_2 = add i9 3, %zext_ln477_6

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="287" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="9">
<![CDATA[
:23  %zext_ln48_15 = zext i9 %add_ln48_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_15"/></StgValue>
</operation>

<operation id="288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %buf_addr_32 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_15

]]></Node>
<StgValue><ssdm name="buf_addr_32"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
:25  store i8 %trunc_ln48_16, i8* %buf_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="290" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:33  %add_ln48_3 = add i9 5, %zext_ln477_6

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="291" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="9">
<![CDATA[
:34  %zext_ln48_17 = zext i9 %add_ln48_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_17"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %buf_addr_34 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_17

]]></Node>
<StgValue><ssdm name="buf_addr_34"/></StgValue>
</operation>

<operation id="293" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
:36  store i8 %trunc_ln48_18, i8* %buf_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="294" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %add_ln48_4 = add i9 6, %zext_ln477_6

]]></Node>
<StgValue><ssdm name="add_ln48_4"/></StgValue>
</operation>

<operation id="295" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="9">
<![CDATA[
:39  %zext_ln48_18 = zext i9 %add_ln48_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_18"/></StgValue>
</operation>

<operation id="296" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %buf_addr_35 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_18

]]></Node>
<StgValue><ssdm name="buf_addr_35"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
:41  store i8 %trunc_ln48_19, i8* %buf_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:43  %add_ln48_5 = add i9 7, %zext_ln477_6

]]></Node>
<StgValue><ssdm name="add_ln48_5"/></StgValue>
</operation>

<operation id="299" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="9">
<![CDATA[
:44  %zext_ln48_19 = zext i9 %add_ln48_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_19"/></StgValue>
</operation>

<operation id="300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %buf_addr_36 = getelementptr [842 x i8]* %buf, i64 0, i64 %zext_ln48_19

]]></Node>
<StgValue><ssdm name="buf_addr_36"/></StgValue>
</operation>

<operation id="301" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
:46  store i8 %trunc_ln48_20, i8* %buf_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="302" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:47  br label %13

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="303" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="2" op_3_bw="2" op_4_bw="32" op_5_bw="10" op_6_bw="8" op_7_bw="11" op_8_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:5  %tmp_1 = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 %ctr_0, i10 %sub_ln384, [842 x i8]* %buf, i11 %zext_ln384)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="304" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:6  %ctr_2 = add i32 %tmp_1, %ctr_0

]]></Node>
<StgValue><ssdm name="ctr_2"/></StgValue>
</operation>

<operation id="305" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([46 x i8]* @p_str829, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_uniform_label1_end:8  br label %9

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
