<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MLIR: lib/Conversion/VectorToGPU/NvGpuSupport.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MLIR
   &#160;<span id="projectnumber">15.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_ccbdbfadef9c0b3859e10af852d2b394.html">VectorToGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">NvGpuSupport.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="NvGpuSupport_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- NvvmMMASupport.h - MLIR Vector to GPU lowering support --------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file provides utilities to assist in the lowering of Vector operations</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// to GPU dialect MMA operations.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef MLIR_CONVERSION_VECTORTOGPU_NVGPUSUPPORT_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define MLIR_CONVERSION_VECTORTOGPU_NVGPUSUPPORT_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AffineOps_8h.html">mlir/Dialect/Affine/IR/AffineOps.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMTypes_8h.html">mlir/Dialect/LLVMIR/LLVMTypes.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="NVVMDialect_8h.html">mlir/Dialect/LLVMIR/NVVMDialect.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StructuredOpsUtils_8h.html">mlir/Dialect/Utils/StructuredOpsUtils.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VectorOps_8h.html">mlir/Dialect/Vector/IR/VectorOps.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PatternMatch_8h.html">mlir/IR/PatternMatch.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IR_2Types_8h.html">mlir/IR/Types.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacemlir.html">mlir</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>nvgpu {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efe">   27</a></span>&#160;<span class="keyword">enum class</span> <a class="code" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efe">MatMulOperandRole</a> : int32_t { <a class="code" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea7fc56270e7a70fa81a5935b72eacbe29">A</a> = 0, <a class="code" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea9d5ed678fe57bcca610140957afab571">B</a>, <a class="code" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea0d61f8370cad1d412f80b84d143e1257">C</a> };</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// Collects information about a warp-level matrix operand represented by a</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// VectorType.</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">   31</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> {</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html#ada8f8b2fa5b300b69f7060a6f6b76f64">   32</a></span>&#160;  VectorType <a class="code" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html#ada8f8b2fa5b300b69f7060a6f6b76f64">vectorType</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html#ac2b1255963265a3018de6a8a44d7ea7e">   33</a></span>&#160;  <a class="code" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efe">MatMulOperandRole</a> <a class="code" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html#ac2b1255963265a3018de6a8a44d7ea7e">operandRole</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;};</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// Given an op that operates on a VectorType representing a warp-level matrix</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// operand, the function returns a struct containing relevant type information.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1FailureOr.html">FailureOr&lt;WarpMatrixInfo&gt;</a> <a class="code" href="namespacemlir_1_1nvgpu.html#a833cda849d4c16ca9e572b561a3d7c8c">getWarpMatrixInfo</a>(<a class="code" href="classmlir_1_1Operation.html">Operation</a> *op);</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// Returns the number of bits in a single tile row. It is either 128, 256, or</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// 512 bits depending on the data type and` whether the operand is an</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/// accumulator/result operand</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span>int64_t <a class="code" href="namespacemlir_1_1nvgpu.html#a5c7d221188b7c25a9615d098a69a8961">inferTileWidthInBits</a>(<span class="keyword">const</span> <a class="code" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;type);</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// Specifies information about the registers which compose a matrix fragment</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/// according to the PTX documentation.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html">   47</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html">FragmentElementInfo</a> {</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a539dd4482a29ad94347cf3a37ff8d952">   48</a></span>&#160;  <a class="code" href="classmlir_1_1Type.html">Type</a> <a class="code" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a539dd4482a29ad94347cf3a37ff8d952">registerLLVMType</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a1e1a8569f1b85759fc20362654e281e1">   49</a></span>&#160;  int64_t <a class="code" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a1e1a8569f1b85759fc20362654e281e1">elementsPerRegister</a>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#ad3595235a192034bb63a6c7330e75637">   50</a></span>&#160;  int64_t <a class="code" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#ad3595235a192034bb63a6c7330e75637">registerWidthBits</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a9c45cd6e7c0c962ee966a93e98ac8220">   51</a></span>&#160;  int64_t <a class="code" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a9c45cd6e7c0c962ee966a93e98ac8220">numRegistersPerFragment</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;};</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// Returns a FragmentElementInfo struct describing the register types for the</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// given matrix fragment type.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1FailureOr.html">FailureOr&lt;FragmentElementInfo&gt;</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<a class="code" href="namespacemlir_1_1nvgpu.html#afc4ec5365767add53c11a004b407c2c8">getMmaSyncRegisterType</a>(<span class="keyword">const</span> <a class="code" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;type);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// Returns an AffineMap which maps a two dimensions representing (laneId,</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// logicalValueId) and returns two results representing offsets within a</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// matrix operand. The offsets point to the values the thread is responsible</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// for (AKA the matrix fragment values) during a warp-collective matrix</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// operation. For a visual reference of this LaneId -&gt; (row, col) mapping,</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/// please see NVIDIA&#39;s PTX documentation:</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-for-mma</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1FailureOr.html">FailureOr&lt;AffineMap&gt;</a></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="namespacemlir_1_1nvgpu.html#a0ff41977f6fa45aa286d58c0c539f7eb">getLaneIdAndValueIdToOperandCoord</a>(<a class="code" href="classmlir_1_1Location.html">Location</a> loc, <a class="code" href="classmlir_1_1OpBuilder.html">OpBuilder</a> &amp;builder,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;fragmentType);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">   70</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">LdMatrixParams</a> {</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#acc4df9d95a10c143fe10eb1ab414eb03">   71</a></span>&#160;  VectorType <a class="code" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#acc4df9d95a10c143fe10eb1ab414eb03">fragmentType</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a3208988190711f036631f604ba0996df">   72</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a3208988190711f036631f604ba0996df">isAccum</a>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a2e0e64877cfa71cbfa52a86acb76c34d">   73</a></span>&#160;  int64_t <a class="code" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a2e0e64877cfa71cbfa52a86acb76c34d">numTiles</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a3800c8dbb1547540181ae89662271840">   74</a></span>&#160;  <a class="code" href="namespacemlir.html#a77f701680752dfb55505285ab8ce8b55">IteratorType</a> <a class="code" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a3800c8dbb1547540181ae89662271840">contiguousDimType</a>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#aa11afd95aaaf19fe1e016605de18720c">   75</a></span>&#160;  NVVM::MMALayout <a class="code" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#aa11afd95aaaf19fe1e016605de18720c">targetLayout</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;};</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<a class="code" href="classmlir_1_1FailureOr.html">FailureOr&lt;LdMatrixParams&gt;</a> <a class="code" href="namespacemlir_1_1nvgpu.html#a6fa22b0da163d900961409ccda2625c4">getLdMatrixParams</a>(<span class="keyword">const</span> <a class="code" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;type,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="keywordtype">bool</span> transpose);<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/// Returns an AffineMap which maps a single dimension representing the laneId</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/// to two results representing offsets within the matrix operand that should</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/// be the pointer locations a thread should pass to the ldmatrix instruction.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1FailureOr.html">FailureOr&lt;AffineMap&gt;</a></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<a class="code" href="namespacemlir_1_1nvgpu.html#a1f9143e901e581d0a1cc65cb0b710707">getLaneIdToLdMatrixMatrixCoord</a>(<a class="code" href="classmlir_1_1Location.html">Location</a> loc, <a class="code" href="classmlir_1_1OpBuilder.html">OpBuilder</a> &amp;builder,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">LdMatrixParams</a> &amp;params);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// Transform contract into (m, k)x(n, k)x(m, n) form so that it can be converted</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// to MMA matmul.</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmlir_1_1nvgpu_1_1PrepareContractToGPUMMASync.html">   89</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structmlir_1_1nvgpu_1_1PrepareContractToGPUMMASync.html">PrepareContractToGPUMMASync</a></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    : <span class="keyword">public</span> <a class="code" href="structmlir_1_1OpRewritePattern.html">OpRewritePattern</a>&lt;vector::ContractionOp&gt; {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">using</span> <a class="code" href="structmlir_1_1OpRewritePattern.html">OpRewritePattern&lt;vector::ContractionOp&gt;::OpRewritePattern</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="structmlir_1_1LogicalResult.html">LogicalResult</a> matchAndRewrite(vector::ContractionOp op,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                <a class="code" href="classmlir_1_1PatternRewriter.html">PatternRewriter</a> &amp;rewriter) <span class="keyword">const override</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;};</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;} <span class="comment">// namespace nvgpu</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;} <span class="comment">// namespace mlir</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#endif // MLIR_CONVERSION_VECTORTOGPU_NVGPUSUPPORT_H</span></div><div class="ttc" id="namespacemlir_html"><div class="ttname"><a href="namespacemlir.html">mlir</a></div><div class="ttdoc">Include the generated interface declarations. </div><div class="ttdef"><b>Definition:</b> <a href="LocalAliasAnalysis_8h_source.html#l00020">LocalAliasAnalysis.h:20</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1LdMatrixParams_html_a2e0e64877cfa71cbfa52a86acb76c34d"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a2e0e64877cfa71cbfa52a86acb76c34d">mlir::nvgpu::LdMatrixParams::numTiles</a></div><div class="ttdeci">int64_t numTiles</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00073">NvGpuSupport.h:73</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1LdMatrixParams_html_a3800c8dbb1547540181ae89662271840"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a3800c8dbb1547540181ae89662271840">mlir::nvgpu::LdMatrixParams::contiguousDimType</a></div><div class="ttdeci">IteratorType contiguousDimType</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00074">NvGpuSupport.h:74</a></div></div>
<div class="ttc" id="classmlir_1_1PatternRewriter_html"><div class="ttname"><a href="classmlir_1_1PatternRewriter.html">mlir::PatternRewriter</a></div><div class="ttdoc">A special type of RewriterBase that coordinates the application of a rewrite pattern on the current I...</div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00600">PatternMatch.h:600</a></div></div>
<div class="ttc" id="classmlir_1_1Operation_html"><div class="ttname"><a href="classmlir_1_1Operation.html">mlir::Operation</a></div><div class="ttdoc">Operation is a basic unit of execution within MLIR. </div><div class="ttdef"><b>Definition:</b> <a href="IR_2Operation_8h_source.html#l00028">Operation.h:28</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1WarpMatrixInfo_html_ada8f8b2fa5b300b69f7060a6f6b76f64"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html#ada8f8b2fa5b300b69f7060a6f6b76f64">mlir::nvgpu::WarpMatrixInfo::vectorType</a></div><div class="ttdeci">VectorType vectorType</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00032">NvGpuSupport.h:32</a></div></div>
<div class="ttc" id="namespacemlir_html_a77f701680752dfb55505285ab8ce8b55"><div class="ttname"><a href="namespacemlir.html#a77f701680752dfb55505285ab8ce8b55">mlir::IteratorType</a></div><div class="ttdeci">IteratorType</div><div class="ttdoc">Typed representation for loop type strings. </div><div class="ttdef"><b>Definition:</b> <a href="StructuredOpsUtils_8h_source.html#l00126">StructuredOpsUtils.h:126</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_afc4ec5365767add53c11a004b407c2c8"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#afc4ec5365767add53c11a004b407c2c8">mlir::nvgpu::getMmaSyncRegisterType</a></div><div class="ttdeci">FailureOr&lt; FragmentElementInfo &gt; getMmaSyncRegisterType(const WarpMatrixInfo &amp;type)</div><div class="ttdoc">Returns a FragmentElementInfo struct describing the register types for the given matrix fragment type...</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8cpp_source.html#l00100">NvGpuSupport.cpp:100</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_a0ff41977f6fa45aa286d58c0c539f7eb"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a0ff41977f6fa45aa286d58c0c539f7eb">mlir::nvgpu::getLaneIdAndValueIdToOperandCoord</a></div><div class="ttdeci">FailureOr&lt; AffineMap &gt; getLaneIdAndValueIdToOperandCoord(Location loc, OpBuilder &amp;builder, const WarpMatrixInfo &amp;fragmentType)</div><div class="ttdoc">Returns an AffineMap which maps a two dimensions representing (laneId, logicalValueId) and returns tw...</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8cpp_source.html#l00165">NvGpuSupport.cpp:165</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1LdMatrixParams_html_aa11afd95aaaf19fe1e016605de18720c"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#aa11afd95aaaf19fe1e016605de18720c">mlir::nvgpu::LdMatrixParams::targetLayout</a></div><div class="ttdeci">NVVM::MMALayout targetLayout</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00075">NvGpuSupport.h:75</a></div></div>
<div class="ttc" id="classmlir_1_1Location_html"><div class="ttname"><a href="classmlir_1_1Location.html">mlir::Location</a></div><div class="ttdoc">This class defines the main interface for locations in MLIR and acts as a non-nullable wrapper around...</div><div class="ttdef"><b>Definition:</b> <a href="Location_8h_source.html#l00048">Location.h:48</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1WarpMatrixInfo_html"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">mlir::nvgpu::WarpMatrixInfo</a></div><div class="ttdoc">Collects information about a warp-level matrix operand represented by a VectorType. </div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00031">NvGpuSupport.h:31</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1FragmentElementInfo_html_a539dd4482a29ad94347cf3a37ff8d952"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a539dd4482a29ad94347cf3a37ff8d952">mlir::nvgpu::FragmentElementInfo::registerLLVMType</a></div><div class="ttdeci">Type registerLLVMType</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00048">NvGpuSupport.h:48</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1PrepareContractToGPUMMASync_html"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1PrepareContractToGPUMMASync.html">mlir::nvgpu::PrepareContractToGPUMMASync</a></div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00089">NvGpuSupport.h:89</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1LdMatrixParams_html_acc4df9d95a10c143fe10eb1ab414eb03"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#acc4df9d95a10c143fe10eb1ab414eb03">mlir::nvgpu::LdMatrixParams::fragmentType</a></div><div class="ttdeci">VectorType fragmentType</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00071">NvGpuSupport.h:71</a></div></div>
<div class="ttc" id="structmlir_1_1LogicalResult_html"><div class="ttname"><a href="structmlir_1_1LogicalResult.html">mlir::LogicalResult</a></div><div class="ttdoc">This class represents an efficient way to signal success or failure. </div><div class="ttdef"><b>Definition:</b> <a href="LogicalResult_8h_source.html#l00026">LogicalResult.h:26</a></div></div>
<div class="ttc" id="classmlir_1_1FailureOr_html"><div class="ttname"><a href="classmlir_1_1FailureOr.html">mlir::FailureOr</a></div><div class="ttdoc">This class provides support for representing a failure result, or a valid value of type T...</div><div class="ttdef"><b>Definition:</b> <a href="LogicalResult_8h_source.html#l00077">LogicalResult.h:77</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1FragmentElementInfo_html_a1e1a8569f1b85759fc20362654e281e1"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a1e1a8569f1b85759fc20362654e281e1">mlir::nvgpu::FragmentElementInfo::elementsPerRegister</a></div><div class="ttdeci">int64_t elementsPerRegister</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00049">NvGpuSupport.h:49</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1FragmentElementInfo_html_ad3595235a192034bb63a6c7330e75637"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#ad3595235a192034bb63a6c7330e75637">mlir::nvgpu::FragmentElementInfo::registerWidthBits</a></div><div class="ttdeci">int64_t registerWidthBits</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00050">NvGpuSupport.h:50</a></div></div>
<div class="ttc" id="StructuredOpsUtils_8h_html"><div class="ttname"><a href="StructuredOpsUtils_8h.html">StructuredOpsUtils.h</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_ae4c82fd5e3500e2d345d723829e09efea9d5ed678fe57bcca610140957afab571"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea9d5ed678fe57bcca610140957afab571">mlir::nvgpu::MatMulOperandRole::B</a></div></div>
<div class="ttc" id="LLVMTypes_8h_html"><div class="ttname"><a href="LLVMTypes_8h.html">LLVMTypes.h</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_ae4c82fd5e3500e2d345d723829e09efea7fc56270e7a70fa81a5935b72eacbe29"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea7fc56270e7a70fa81a5935b72eacbe29">mlir::nvgpu::MatMulOperandRole::A</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_a833cda849d4c16ca9e572b561a3d7c8c"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a833cda849d4c16ca9e572b561a3d7c8c">mlir::nvgpu::getWarpMatrixInfo</a></div><div class="ttdeci">FailureOr&lt; WarpMatrixInfo &gt; getWarpMatrixInfo(Operation *op)</div><div class="ttdoc">Given an op that operates on a VectorType representing a warp-level matrix operand, the function returns a struct containing relevant type information. </div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8cpp_source.html#l00054">NvGpuSupport.cpp:54</a></div></div>
<div class="ttc" id="classmlir_1_1Type_html"><div class="ttname"><a href="classmlir_1_1Type.html">mlir::Type</a></div><div class="ttdoc">Instances of the Type class are uniqued, have an immutable identifier and an optional mutable compone...</div><div class="ttdef"><b>Definition:</b> <a href="IR_2Types_8h_source.html#l00072">Types.h:72</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1FragmentElementInfo_html"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html">mlir::nvgpu::FragmentElementInfo</a></div><div class="ttdoc">Specifies information about the registers which compose a matrix fragment according to the PTX docume...</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00047">NvGpuSupport.h:47</a></div></div>
<div class="ttc" id="IR_2Types_8h_html"><div class="ttname"><a href="IR_2Types_8h.html">Types.h</a></div></div>
<div class="ttc" id="structmlir_1_1OpRewritePattern_html"><div class="ttname"><a href="structmlir_1_1OpRewritePattern.html">mlir::OpRewritePattern</a></div><div class="ttdoc">OpRewritePattern is a wrapper around RewritePattern that allows for matching and rewriting against an...</div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00355">PatternMatch.h:355</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1LdMatrixParams_html_a3208988190711f036631f604ba0996df"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1LdMatrixParams.html#a3208988190711f036631f604ba0996df">mlir::nvgpu::LdMatrixParams::isAccum</a></div><div class="ttdeci">bool isAccum</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00072">NvGpuSupport.h:72</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_a1f9143e901e581d0a1cc65cb0b710707"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a1f9143e901e581d0a1cc65cb0b710707">mlir::nvgpu::getLaneIdToLdMatrixMatrixCoord</a></div><div class="ttdeci">FailureOr&lt; AffineMap &gt; getLaneIdToLdMatrixMatrixCoord(Location loc, OpBuilder &amp;builder, const LdMatrixParams &amp;params)</div><div class="ttdoc">Returns an AffineMap which maps a single dimension representing the laneId to two results representin...</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8cpp_source.html#l00230">NvGpuSupport.cpp:230</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_ae4c82fd5e3500e2d345d723829e09efe"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efe">mlir::nvgpu::MatMulOperandRole</a></div><div class="ttdeci">MatMulOperandRole</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00027">NvGpuSupport.h:27</a></div></div>
<div class="ttc" id="PatternMatch_8h_html"><div class="ttname"><a href="PatternMatch_8h.html">PatternMatch.h</a></div></div>
<div class="ttc" id="NVVMDialect_8h_html"><div class="ttname"><a href="NVVMDialect_8h.html">NVVMDialect.h</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1LdMatrixParams_html"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">mlir::nvgpu::LdMatrixParams</a></div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00070">NvGpuSupport.h:70</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1FragmentElementInfo_html_a9c45cd6e7c0c962ee966a93e98ac8220"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#a9c45cd6e7c0c962ee966a93e98ac8220">mlir::nvgpu::FragmentElementInfo::numRegistersPerFragment</a></div><div class="ttdeci">int64_t numRegistersPerFragment</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00051">NvGpuSupport.h:51</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_ae4c82fd5e3500e2d345d723829e09efea0d61f8370cad1d412f80b84d143e1257"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea0d61f8370cad1d412f80b84d143e1257">mlir::nvgpu::MatMulOperandRole::C</a></div></div>
<div class="ttc" id="AffineOps_8h_html"><div class="ttname"><a href="AffineOps_8h.html">AffineOps.h</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_a5c7d221188b7c25a9615d098a69a8961"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a5c7d221188b7c25a9615d098a69a8961">mlir::nvgpu::inferTileWidthInBits</a></div><div class="ttdeci">int64_t inferTileWidthInBits(const WarpMatrixInfo &amp;type)</div><div class="ttdoc">Returns the number of bits in a single tile row. </div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8cpp_source.html#l00087">NvGpuSupport.cpp:87</a></div></div>
<div class="ttc" id="classmlir_1_1OpBuilder_html"><div class="ttname"><a href="classmlir_1_1OpBuilder.html">mlir::OpBuilder</a></div><div class="ttdoc">This class helps build Operations. </div><div class="ttdef"><b>Definition:</b> <a href="Builders_8h_source.html#l00177">Builders.h:177</a></div></div>
<div class="ttc" id="namespacemlir_1_1nvgpu_html_a6fa22b0da163d900961409ccda2625c4"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a6fa22b0da163d900961409ccda2625c4">mlir::nvgpu::getLdMatrixParams</a></div><div class="ttdeci">FailureOr&lt; nvgpu::LdMatrixParams &gt; getLdMatrixParams(const WarpMatrixInfo &amp;type, bool transpose)</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8cpp_source.html#l00200">NvGpuSupport.cpp:200</a></div></div>
<div class="ttc" id="structmlir_1_1nvgpu_1_1WarpMatrixInfo_html_ac2b1255963265a3018de6a8a44d7ea7e"><div class="ttname"><a href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html#ac2b1255963265a3018de6a8a44d7ea7e">mlir::nvgpu::WarpMatrixInfo::operandRole</a></div><div class="ttdeci">MatMulOperandRole operandRole</div><div class="ttdef"><b>Definition:</b> <a href="NvGpuSupport_8h_source.html#l00033">NvGpuSupport.h:33</a></div></div>
<div class="ttc" id="VectorOps_8h_html"><div class="ttname"><a href="VectorOps_8h.html">VectorOps.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 3 2022 16:33:52 for MLIR by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
