Classic Timing Analyzer report for counter
Fri May 10 14:08:11 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_1m'
  7. Clock Setup: 'mode'
  8. Clock Setup: 'clk'
  9. Clock Hold: 'clk_1m'
 10. Clock Hold: 'mode'
 11. Clock Hold: 'clk'
 12. tco
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                  ; To                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 24.739 ns                        ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[5]                              ; clk_1m     ; --       ; 0            ;
; Clock Setup: 'clk_1m'        ; N/A                                      ; None          ; 72.75 MHz ( period = 13.746 ns ) ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 156.69 MHz ( period = 6.382 ns ) ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; 0            ;
; Clock Setup: 'mode'          ; N/A                                      ; None          ; 156.69 MHz ( period = 6.382 ns ) ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; 0            ;
; Clock Hold: 'clk_1m'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk_1m     ; clk_1m   ; 14           ;
; Clock Hold: 'mode'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; 14           ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; 14           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                       ;                                       ;            ;          ; 42           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_1m          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; mode            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_1m'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 72.75 MHz ( period = 13.746 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 13.037 ns               ;
; N/A                                     ; 73.19 MHz ( period = 13.663 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.954 ns               ;
; N/A                                     ; 73.58 MHz ( period = 13.591 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.882 ns               ;
; N/A                                     ; 73.86 MHz ( period = 13.539 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.830 ns               ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.829 ns               ;
; N/A                                     ; 74.15 MHz ( period = 13.486 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.777 ns               ;
; N/A                                     ; 74.61 MHz ( period = 13.403 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.694 ns               ;
; N/A                                     ; 74.78 MHz ( period = 13.372 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.663 ns               ;
; N/A                                     ; 74.83 MHz ( period = 13.364 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.655 ns               ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.629 ns               ;
; N/A                                     ; 75.52 MHz ( period = 13.242 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.533 ns               ;
; N/A                                     ; 75.53 MHz ( period = 13.240 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.531 ns               ;
; N/A                                     ; 75.53 MHz ( period = 13.239 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.530 ns               ;
; N/A                                     ; 75.57 MHz ( period = 13.233 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.524 ns               ;
; N/A                                     ; 75.58 MHz ( period = 13.231 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.522 ns               ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.485 ns               ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 75.95 MHz ( period = 13.167 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 75.99 MHz ( period = 13.159 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.450 ns               ;
; N/A                                     ; 76.01 MHz ( period = 13.157 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.448 ns               ;
; N/A                                     ; 76.01 MHz ( period = 13.156 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.447 ns               ;
; N/A                                     ; 76.05 MHz ( period = 13.150 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.441 ns               ;
; N/A                                     ; 76.06 MHz ( period = 13.148 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.439 ns               ;
; N/A                                     ; 76.23 MHz ( period = 13.118 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.409 ns               ;
; N/A                                     ; 76.35 MHz ( period = 13.097 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.388 ns               ;
; N/A                                     ; 76.38 MHz ( period = 13.093 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.384 ns               ;
; N/A                                     ; 76.41 MHz ( period = 13.087 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.378 ns               ;
; N/A                                     ; 76.42 MHz ( period = 13.085 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.376 ns               ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.375 ns               ;
; N/A                                     ; 76.46 MHz ( period = 13.078 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.369 ns               ;
; N/A                                     ; 76.48 MHz ( period = 13.076 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.367 ns               ;
; N/A                                     ; 76.72 MHz ( period = 13.035 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.326 ns               ;
; N/A                                     ; 76.72 MHz ( period = 13.034 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.325 ns               ;
; N/A                                     ; 76.73 MHz ( period = 13.033 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.324 ns               ;
; N/A                                     ; 76.73 MHz ( period = 13.032 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.323 ns               ;
; N/A                                     ; 76.73 MHz ( period = 13.032 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.323 ns               ;
; N/A                                     ; 76.74 MHz ( period = 13.031 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 76.77 MHz ( period = 13.026 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.317 ns               ;
; N/A                                     ; 76.78 MHz ( period = 13.025 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.316 ns               ;
; N/A                                     ; 76.78 MHz ( period = 13.024 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.315 ns               ;
; N/A                                     ; 76.79 MHz ( period = 13.023 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.314 ns               ;
; N/A                                     ; 76.80 MHz ( period = 13.021 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.312 ns               ;
; N/A                                     ; 77.03 MHz ( period = 12.982 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.273 ns               ;
; N/A                                     ; 77.04 MHz ( period = 12.981 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.272 ns               ;
; N/A                                     ; 77.04 MHz ( period = 12.980 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.271 ns               ;
; N/A                                     ; 77.05 MHz ( period = 12.979 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.270 ns               ;
; N/A                                     ; 77.08 MHz ( period = 12.973 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.264 ns               ;
; N/A                                     ; 77.10 MHz ( period = 12.971 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.262 ns               ;
; N/A                                     ; 77.11 MHz ( period = 12.969 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.260 ns               ;
; N/A                                     ; 77.11 MHz ( period = 12.968 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.259 ns               ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.251 ns               ;
; N/A                                     ; 77.42 MHz ( period = 12.916 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.207 ns               ;
; N/A                                     ; 77.53 MHz ( period = 12.899 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.190 ns               ;
; N/A                                     ; 77.54 MHz ( period = 12.897 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.188 ns               ;
; N/A                                     ; 77.54 MHz ( period = 12.896 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.181 ns               ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.179 ns               ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.179 ns               ;
; N/A                                     ; 77.66 MHz ( period = 12.877 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.168 ns               ;
; N/A                                     ; 77.71 MHz ( period = 12.868 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.159 ns               ;
; N/A                                     ; 77.71 MHz ( period = 12.868 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.159 ns               ;
; N/A                                     ; 77.72 MHz ( period = 12.866 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.157 ns               ;
; N/A                                     ; 77.73 MHz ( period = 12.865 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.156 ns               ;
; N/A                                     ; 77.76 MHz ( period = 12.860 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.151 ns               ;
; N/A                                     ; 77.77 MHz ( period = 12.859 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.150 ns               ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.149 ns               ;
; N/A                                     ; 77.78 MHz ( period = 12.857 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.148 ns               ;
; N/A                                     ; 77.78 MHz ( period = 12.857 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.148 ns               ;
; N/A                                     ; 77.81 MHz ( period = 12.851 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 77.83 MHz ( period = 12.849 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.140 ns               ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 77.92 MHz ( period = 12.833 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 77.93 MHz ( period = 12.832 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 77.94 MHz ( period = 12.831 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.122 ns               ;
; N/A                                     ; 77.97 MHz ( period = 12.825 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.116 ns               ;
; N/A                                     ; 77.98 MHz ( period = 12.823 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.114 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.093 ns               ;
; N/A                                     ; 78.16 MHz ( period = 12.794 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.085 ns               ;
; N/A                                     ; 78.32 MHz ( period = 12.768 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 12.059 ns               ;
; N/A                                     ; 78.80 MHz ( period = 12.690 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.981 ns               ;
; N/A                                     ; 78.81 MHz ( period = 12.688 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.979 ns               ;
; N/A                                     ; 78.82 MHz ( period = 12.687 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.978 ns               ;
; N/A                                     ; 78.86 MHz ( period = 12.681 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.972 ns               ;
; N/A                                     ; 78.87 MHz ( period = 12.679 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.970 ns               ;
; N/A                                     ; 78.97 MHz ( period = 12.663 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.954 ns               ;
; N/A                                     ; 78.98 MHz ( period = 12.661 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 78.99 MHz ( period = 12.660 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.951 ns               ;
; N/A                                     ; 79.03 MHz ( period = 12.654 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.945 ns               ;
; N/A                                     ; 79.04 MHz ( period = 12.652 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.943 ns               ;
; N/A                                     ; 79.21 MHz ( period = 12.624 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 79.28 MHz ( period = 12.614 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.905 ns               ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.903 ns               ;
; N/A                                     ; 79.30 MHz ( period = 12.611 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.902 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.896 ns               ;
; N/A                                     ; 79.35 MHz ( period = 12.603 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.894 ns               ;
; N/A                                     ; 79.38 MHz ( period = 12.597 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 79.41 MHz ( period = 12.593 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.884 ns               ;
; N/A                                     ; 79.42 MHz ( period = 12.591 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.882 ns               ;
; N/A                                     ; 79.43 MHz ( period = 12.590 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.881 ns               ;
; N/A                                     ; 79.47 MHz ( period = 12.584 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.875 ns               ;
; N/A                                     ; 79.48 MHz ( period = 12.582 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.873 ns               ;
; N/A                                     ; 79.48 MHz ( period = 12.581 ns )                    ; transform_clk:timer|\main:counter[5]  ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.872 ns               ;
; N/A                                     ; 79.56 MHz ( period = 12.569 ns )                    ; transform_clk:timer|\main:counter[21] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.860 ns               ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.839 ns               ;
; N/A                                     ; 79.83 MHz ( period = 12.527 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 80.15 MHz ( period = 12.477 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.768 ns               ;
; N/A                                     ; 80.16 MHz ( period = 12.475 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.766 ns               ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.765 ns               ;
; N/A                                     ; 80.21 MHz ( period = 12.468 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.759 ns               ;
; N/A                                     ; 80.22 MHz ( period = 12.466 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.757 ns               ;
; N/A                                     ; 80.28 MHz ( period = 12.456 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.747 ns               ;
; N/A                                     ; 80.30 MHz ( period = 12.454 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.745 ns               ;
; N/A                                     ; 80.30 MHz ( period = 12.453 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.744 ns               ;
; N/A                                     ; 80.33 MHz ( period = 12.448 ns )                    ; transform_clk:timer|\main:counter[22] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.739 ns               ;
; N/A                                     ; 80.34 MHz ( period = 12.447 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 80.35 MHz ( period = 12.445 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 80.57 MHz ( period = 12.411 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.702 ns               ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.681 ns               ;
; N/A                                     ; 80.75 MHz ( period = 12.384 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.675 ns               ;
; N/A                                     ; 80.76 MHz ( period = 12.382 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.673 ns               ;
; N/A                                     ; 80.77 MHz ( period = 12.381 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 80.81 MHz ( period = 12.375 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.666 ns               ;
; N/A                                     ; 80.82 MHz ( period = 12.373 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 80.82 MHz ( period = 12.373 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 80.83 MHz ( period = 12.371 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.662 ns               ;
; N/A                                     ; 80.84 MHz ( period = 12.370 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.661 ns               ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.655 ns               ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.655 ns               ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.653 ns               ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.653 ns               ;
; N/A                                     ; 80.90 MHz ( period = 12.361 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.652 ns               ;
; N/A                                     ; 80.94 MHz ( period = 12.355 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 80.95 MHz ( period = 12.353 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.644 ns               ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.609 ns               ;
; N/A                                     ; 81.25 MHz ( period = 12.307 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.298 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.589 ns               ;
; N/A                                     ; 82.18 MHz ( period = 12.168 ns )                    ; transform_clk:timer|\main:counter[3]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.459 ns               ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; transform_clk:timer|\main:counter[18] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.429 ns               ;
; N/A                                     ; 82.75 MHz ( period = 12.085 ns )                    ; transform_clk:timer|\main:counter[4]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.376 ns               ;
; N/A                                     ; 82.80 MHz ( period = 12.077 ns )                    ; transform_clk:timer|\main:counter[5]  ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.368 ns               ;
; N/A                                     ; 82.82 MHz ( period = 12.075 ns )                    ; transform_clk:timer|\main:counter[5]  ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 82.82 MHz ( period = 12.074 ns )                    ; transform_clk:timer|\main:counter[5]  ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.365 ns               ;
; N/A                                     ; 82.86 MHz ( period = 12.068 ns )                    ; transform_clk:timer|\main:counter[5]  ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.359 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; transform_clk:timer|\main:counter[5]  ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.357 ns               ;
; N/A                                     ; 82.88 MHz ( period = 12.065 ns )                    ; transform_clk:timer|\main:counter[21] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.356 ns               ;
; N/A                                     ; 82.90 MHz ( period = 12.063 ns )                    ; transform_clk:timer|\main:counter[21] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.354 ns               ;
; N/A                                     ; 82.90 MHz ( period = 12.062 ns )                    ; transform_clk:timer|\main:counter[21] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.353 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; transform_clk:timer|\main:counter[21] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.347 ns               ;
; N/A                                     ; 82.96 MHz ( period = 12.054 ns )                    ; transform_clk:timer|\main:counter[21] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.345 ns               ;
; N/A                                     ; 83.24 MHz ( period = 12.013 ns )                    ; transform_clk:timer|\main:counter[14] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.304 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; transform_clk:timer|\main:counter[5]  ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 83.34 MHz ( period = 11.999 ns )                    ; transform_clk:timer|\main:counter[21] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.290 ns               ;
; N/A                                     ; 83.61 MHz ( period = 11.961 ns )                    ; transform_clk:timer|\main:counter[6]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.252 ns               ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; transform_clk:timer|\main:counter[11] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 83.72 MHz ( period = 11.944 ns )                    ; transform_clk:timer|\main:counter[22] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.235 ns               ;
; N/A                                     ; 83.74 MHz ( period = 11.942 ns )                    ; transform_clk:timer|\main:counter[22] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 83.75 MHz ( period = 11.941 ns )                    ; transform_clk:timer|\main:counter[22] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 83.79 MHz ( period = 11.935 ns )                    ; transform_clk:timer|\main:counter[22] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.226 ns               ;
; N/A                                     ; 83.80 MHz ( period = 11.933 ns )                    ; transform_clk:timer|\main:counter[22] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.224 ns               ;
; N/A                                     ; 83.98 MHz ( period = 11.908 ns )                    ; transform_clk:timer|\main:counter[9]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.199 ns               ;
; N/A                                     ; 84.19 MHz ( period = 11.878 ns )                    ; transform_clk:timer|\main:counter[22] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.169 ns               ;
; N/A                                     ; 84.57 MHz ( period = 11.825 ns )                    ; transform_clk:timer|\main:counter[7]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.116 ns               ;
; N/A                                     ; 84.64 MHz ( period = 11.815 ns )                    ; transform_clk:timer|\main:counter[23] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.106 ns               ;
; N/A                                     ; 84.79 MHz ( period = 11.794 ns )                    ; transform_clk:timer|\main:counter[10] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.085 ns               ;
; N/A                                     ; 84.85 MHz ( period = 11.786 ns )                    ; transform_clk:timer|\main:counter[19] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.077 ns               ;
; N/A                                     ; 85.03 MHz ( period = 11.760 ns )                    ; transform_clk:timer|\main:counter[8]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 11.051 ns               ;
; N/A                                     ; 85.70 MHz ( period = 11.669 ns )                    ; transform_clk:timer|\main:counter[25] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.960 ns               ;
; N/A                                     ; 85.93 MHz ( period = 11.637 ns )                    ; transform_clk:timer|\main:counter[24] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.928 ns               ;
; N/A                                     ; 85.95 MHz ( period = 11.634 ns )                    ; transform_clk:timer|\main:counter[18] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.925 ns               ;
; N/A                                     ; 85.97 MHz ( period = 11.632 ns )                    ; transform_clk:timer|\main:counter[18] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.923 ns               ;
; N/A                                     ; 85.98 MHz ( period = 11.631 ns )                    ; transform_clk:timer|\main:counter[18] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.922 ns               ;
; N/A                                     ; 86.02 MHz ( period = 11.625 ns )                    ; transform_clk:timer|\main:counter[18] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.916 ns               ;
; N/A                                     ; 86.04 MHz ( period = 11.623 ns )                    ; transform_clk:timer|\main:counter[18] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.914 ns               ;
; N/A                                     ; 86.09 MHz ( period = 11.616 ns )                    ; transform_clk:timer|\main:counter[12] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.907 ns               ;
; N/A                                     ; 86.29 MHz ( period = 11.589 ns )                    ; transform_clk:timer|\main:counter[13] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.880 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.568 ns )                    ; transform_clk:timer|\main:counter[18] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.859 ns               ;
; N/A                                     ; 86.66 MHz ( period = 11.540 ns )                    ; transform_clk:timer|\main:counter[16] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.831 ns               ;
; N/A                                     ; 86.81 MHz ( period = 11.519 ns )                    ; transform_clk:timer|\main:counter[20] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.810 ns               ;
; N/A                                     ; 87.14 MHz ( period = 11.476 ns )                    ; transform_clk:timer|\main:counter[0]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.767 ns               ;
; N/A                                     ; 87.70 MHz ( period = 11.403 ns )                    ; transform_clk:timer|\main:counter[1]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.694 ns               ;
; N/A                                     ; 87.86 MHz ( period = 11.382 ns )                    ; transform_clk:timer|\main:counter[15] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.673 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; transform_clk:timer|\main:counter[29] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.604 ns               ;
; N/A                                     ; 88.41 MHz ( period = 11.311 ns )                    ; transform_clk:timer|\main:counter[23] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.602 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; transform_clk:timer|\main:counter[17] ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.601 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; transform_clk:timer|\main:counter[23] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.308 ns )                    ; transform_clk:timer|\main:counter[23] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.599 ns               ;
; N/A                                     ; 88.48 MHz ( period = 11.302 ns )                    ; transform_clk:timer|\main:counter[23] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 88.50 MHz ( period = 11.300 ns )                    ; transform_clk:timer|\main:counter[23] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.591 ns               ;
; N/A                                     ; 88.50 MHz ( period = 11.299 ns )                    ; transform_clk:timer|\main:counter[2]  ; transform_clk:timer|\main:counter[18] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.590 ns               ;
; N/A                                     ; 88.93 MHz ( period = 11.245 ns )                    ; transform_clk:timer|\main:counter[23] ; transform_clk:timer|\main:counter[5]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.536 ns               ;
; N/A                                     ; 89.31 MHz ( period = 11.197 ns )                    ; transform_clk:timer|\main:counter[27] ; transform_clk:timer|clk               ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.488 ns               ;
; N/A                                     ; 89.57 MHz ( period = 11.165 ns )                    ; transform_clk:timer|\main:counter[25] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.456 ns               ;
; N/A                                     ; 89.58 MHz ( period = 11.163 ns )                    ; transform_clk:timer|\main:counter[25] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 89.59 MHz ( period = 11.162 ns )                    ; transform_clk:timer|\main:counter[25] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 89.64 MHz ( period = 11.156 ns )                    ; transform_clk:timer|\main:counter[25] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.447 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.154 ns )                    ; transform_clk:timer|\main:counter[25] ; transform_clk:timer|\main:counter[8]  ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.445 ns               ;
; N/A                                     ; 89.82 MHz ( period = 11.133 ns )                    ; transform_clk:timer|\main:counter[24] ; transform_clk:timer|\main:counter[16] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.424 ns               ;
; N/A                                     ; 89.84 MHz ( period = 11.131 ns )                    ; transform_clk:timer|\main:counter[24] ; transform_clk:timer|\main:counter[15] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 89.85 MHz ( period = 11.130 ns )                    ; transform_clk:timer|\main:counter[24] ; transform_clk:timer|\main:counter[17] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.421 ns               ;
; N/A                                     ; 89.90 MHz ( period = 11.124 ns )                    ; transform_clk:timer|\main:counter[24] ; transform_clk:timer|\main:counter[13] ; clk_1m     ; clk_1m   ; None                        ; None                      ; 10.415 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mode'                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 156.69 MHz ( period = 6.382 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.543 ns                ;
; N/A   ; 165.13 MHz ( period = 6.056 ns )               ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.217 ns                ;
; N/A   ; 165.81 MHz ( period = 6.031 ns )               ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 169.18 MHz ( period = 5.911 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; 169.23 MHz ( period = 5.909 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; 169.55 MHz ( period = 5.898 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; 169.61 MHz ( period = 5.896 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; 175.72 MHz ( period = 5.691 ns )               ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; 176.27 MHz ( period = 5.673 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 176.30 MHz ( period = 5.672 ns )               ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; 176.37 MHz ( period = 5.670 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; 176.46 MHz ( period = 5.667 ns )               ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; 184.03 MHz ( period = 5.434 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.107 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; mode       ; mode     ; None                        ; None                      ; 1.631 ns                ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 156.69 MHz ( period = 6.382 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.543 ns                ;
; N/A   ; 165.13 MHz ( period = 6.056 ns )               ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.217 ns                ;
; N/A   ; 165.81 MHz ( period = 6.031 ns )               ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; 169.18 MHz ( period = 5.911 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; 169.23 MHz ( period = 5.909 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; 169.55 MHz ( period = 5.898 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; 169.61 MHz ( period = 5.896 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; 175.72 MHz ( period = 5.691 ns )               ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; 176.27 MHz ( period = 5.673 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 176.30 MHz ( period = 5.672 ns )               ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; 176.37 MHz ( period = 5.670 ns )               ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; 176.46 MHz ( period = 5.667 ns )               ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; 184.03 MHz ( period = 5.434 ns )               ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.107 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_0|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; clk        ; clk      ; None                        ; None                      ; 1.631 ns                ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_1m'                                                                                                                                                                                                                  ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                  ; To                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk_1m     ; clk_1m   ; None                       ; None                       ; 2.543 ns                 ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'mode'                                                                                                                                                                                                                    ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                  ; To                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; mode       ; mode     ; None                       ; None                       ; 2.543 ns                 ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                     ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                  ; To                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; counter_dec:dec_1|d_ff:carry_ff|Q_tmp ; clk        ; clk      ; None                       ; None                       ; 2.543 ns                 ;
+------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tco                                                                                               ;
+-------+--------------+------------+---------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                  ; To       ; From Clock ;
+-------+--------------+------------+---------------------------------------+----------+------------+
; N/A   ; None         ; 24.739 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[5] ; clk_1m     ;
; N/A   ; None         ; 24.624 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[6] ; clk_1m     ;
; N/A   ; None         ; 24.447 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[5] ; clk_1m     ;
; N/A   ; None         ; 24.350 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[6] ; clk_1m     ;
; N/A   ; None         ; 24.137 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[1] ; clk_1m     ;
; N/A   ; None         ; 24.077 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[1] ; clk_1m     ;
; N/A   ; None         ; 24.070 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[5] ; clk_1m     ;
; N/A   ; None         ; 24.069 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[1] ; clk_1m     ;
; N/A   ; None         ; 23.950 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[6] ; clk_1m     ;
; N/A   ; None         ; 23.943 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[3] ; clk_1m     ;
; N/A   ; None         ; 23.937 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[2] ; clk_1m     ;
; N/A   ; None         ; 23.840 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[4] ; clk_1m     ;
; N/A   ; None         ; 23.808 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[2] ; clk_1m     ;
; N/A   ; None         ; 23.725 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[5] ; clk_1m     ;
; N/A   ; None         ; 23.678 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[4] ; clk_1m     ;
; N/A   ; None         ; 23.669 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[3] ; clk_1m     ;
; N/A   ; None         ; 23.639 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[2] ; clk_1m     ;
; N/A   ; None         ; 23.610 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[6] ; clk_1m     ;
; N/A   ; None         ; 23.595 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[2] ; clk_1m     ;
; N/A   ; None         ; 23.489 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[4] ; clk_1m     ;
; N/A   ; None         ; 23.407 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[1] ; clk_1m     ;
; N/A   ; None         ; 23.286 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[4] ; clk_1m     ;
; N/A   ; None         ; 23.284 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[0] ; clk_1m     ;
; N/A   ; None         ; 23.269 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[3] ; clk_1m     ;
; N/A   ; None         ; 23.074 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[0] ; clk_1m     ;
; N/A   ; None         ; 22.929 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[3] ; clk_1m     ;
; N/A   ; None         ; 22.727 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[0] ; clk_1m     ;
; N/A   ; None         ; 21.239 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[5] ; mode       ;
; N/A   ; None         ; 21.124 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[6] ; mode       ;
; N/A   ; None         ; 20.947 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[5] ; mode       ;
; N/A   ; None         ; 20.850 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[6] ; mode       ;
; N/A   ; None         ; 20.637 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[1] ; mode       ;
; N/A   ; None         ; 20.577 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[1] ; mode       ;
; N/A   ; None         ; 20.570 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[5] ; mode       ;
; N/A   ; None         ; 20.569 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[1] ; mode       ;
; N/A   ; None         ; 20.450 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[6] ; mode       ;
; N/A   ; None         ; 20.443 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[3] ; mode       ;
; N/A   ; None         ; 20.437 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[2] ; mode       ;
; N/A   ; None         ; 20.340 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[4] ; mode       ;
; N/A   ; None         ; 20.308 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[2] ; mode       ;
; N/A   ; None         ; 20.225 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[5] ; mode       ;
; N/A   ; None         ; 20.178 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[4] ; mode       ;
; N/A   ; None         ; 20.169 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[3] ; mode       ;
; N/A   ; None         ; 20.139 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[2] ; mode       ;
; N/A   ; None         ; 20.110 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[6] ; mode       ;
; N/A   ; None         ; 20.095 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[2] ; mode       ;
; N/A   ; None         ; 20.071 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[5] ; clk        ;
; N/A   ; None         ; 19.989 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[4] ; mode       ;
; N/A   ; None         ; 19.956 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[6] ; clk        ;
; N/A   ; None         ; 19.907 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[1] ; mode       ;
; N/A   ; None         ; 19.786 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[4] ; mode       ;
; N/A   ; None         ; 19.784 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[0] ; mode       ;
; N/A   ; None         ; 19.779 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[5] ; clk        ;
; N/A   ; None         ; 19.769 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[3] ; mode       ;
; N/A   ; None         ; 19.682 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[6] ; clk        ;
; N/A   ; None         ; 19.574 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[0] ; mode       ;
; N/A   ; None         ; 19.469 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[1] ; clk        ;
; N/A   ; None         ; 19.429 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[3] ; mode       ;
; N/A   ; None         ; 19.409 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[1] ; clk        ;
; N/A   ; None         ; 19.402 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[5] ; clk        ;
; N/A   ; None         ; 19.401 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[1] ; clk        ;
; N/A   ; None         ; 19.282 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[6] ; clk        ;
; N/A   ; None         ; 19.275 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[3] ; clk        ;
; N/A   ; None         ; 19.269 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[2] ; clk        ;
; N/A   ; None         ; 19.227 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[0] ; mode       ;
; N/A   ; None         ; 19.197 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[5] ; clk_1m     ;
; N/A   ; None         ; 19.192 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[6] ; clk_1m     ;
; N/A   ; None         ; 19.172 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[4] ; clk        ;
; N/A   ; None         ; 19.140 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[2] ; clk        ;
; N/A   ; None         ; 19.057 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[5] ; clk        ;
; N/A   ; None         ; 19.010 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[4] ; clk        ;
; N/A   ; None         ; 19.001 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[3] ; clk        ;
; N/A   ; None         ; 18.971 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[2] ; clk        ;
; N/A   ; None         ; 18.942 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[6] ; clk        ;
; N/A   ; None         ; 18.940 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[5] ; clk_1m     ;
; N/A   ; None         ; 18.937 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[6] ; clk_1m     ;
; N/A   ; None         ; 18.927 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[2] ; clk        ;
; N/A   ; None         ; 18.821 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[4] ; clk        ;
; N/A   ; None         ; 18.753 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[5] ; clk_1m     ;
; N/A   ; None         ; 18.747 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[6] ; clk_1m     ;
; N/A   ; None         ; 18.739 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[1] ; clk        ;
; N/A   ; None         ; 18.618 ns  ; counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp ; dig_1[4] ; clk        ;
; N/A   ; None         ; 18.616 ns  ; counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp ; dig_1[0] ; clk        ;
; N/A   ; None         ; 18.601 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[3] ; clk        ;
; N/A   ; None         ; 18.528 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[5] ; clk_1m     ;
; N/A   ; None         ; 18.525 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[6] ; clk_1m     ;
; N/A   ; None         ; 18.436 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[0] ; clk_1m     ;
; N/A   ; None         ; 18.406 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[0] ; clk        ;
; N/A   ; None         ; 18.359 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[1] ; clk_1m     ;
; N/A   ; None         ; 18.334 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[2] ; clk_1m     ;
; N/A   ; None         ; 18.327 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[0] ; clk_1m     ;
; N/A   ; None         ; 18.266 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[3] ; clk_1m     ;
; N/A   ; None         ; 18.261 ns  ; counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp ; dig_1[3] ; clk        ;
; N/A   ; None         ; 18.245 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[4] ; clk_1m     ;
; N/A   ; None         ; 18.243 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[1] ; clk_1m     ;
; N/A   ; None         ; 18.195 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[2] ; clk_1m     ;
; N/A   ; None         ; 18.130 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[3] ; clk_1m     ;
; N/A   ; None         ; 18.126 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[4] ; clk_1m     ;
; N/A   ; None         ; 18.096 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[0] ; clk_1m     ;
; N/A   ; None         ; 18.059 ns  ; counter_dec:dec_1|d_ff:bit_2_ff|Q_tmp ; dig_1[0] ; clk        ;
; N/A   ; None         ; 18.018 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[1] ; clk_1m     ;
; N/A   ; None         ; 17.998 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[2] ; clk_1m     ;
; N/A   ; None         ; 17.929 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[3] ; clk_1m     ;
; N/A   ; None         ; 17.907 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[4] ; clk_1m     ;
; N/A   ; None         ; 17.811 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[0] ; clk_1m     ;
; N/A   ; None         ; 17.722 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[1] ; clk_1m     ;
; N/A   ; None         ; 17.681 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[2] ; clk_1m     ;
; N/A   ; None         ; 17.613 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[3] ; clk_1m     ;
; N/A   ; None         ; 17.605 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[4] ; clk_1m     ;
; N/A   ; None         ; 15.697 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[5] ; mode       ;
; N/A   ; None         ; 15.692 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[6] ; mode       ;
; N/A   ; None         ; 15.440 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[5] ; mode       ;
; N/A   ; None         ; 15.437 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[6] ; mode       ;
; N/A   ; None         ; 15.253 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[5] ; mode       ;
; N/A   ; None         ; 15.247 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[6] ; mode       ;
; N/A   ; None         ; 15.028 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[5] ; mode       ;
; N/A   ; None         ; 15.025 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[6] ; mode       ;
; N/A   ; None         ; 14.936 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[0] ; mode       ;
; N/A   ; None         ; 14.859 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[1] ; mode       ;
; N/A   ; None         ; 14.834 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[2] ; mode       ;
; N/A   ; None         ; 14.827 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[0] ; mode       ;
; N/A   ; None         ; 14.766 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[3] ; mode       ;
; N/A   ; None         ; 14.745 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[4] ; mode       ;
; N/A   ; None         ; 14.743 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[1] ; mode       ;
; N/A   ; None         ; 14.695 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[2] ; mode       ;
; N/A   ; None         ; 14.630 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[3] ; mode       ;
; N/A   ; None         ; 14.626 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[4] ; mode       ;
; N/A   ; None         ; 14.596 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[0] ; mode       ;
; N/A   ; None         ; 14.529 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[5] ; clk        ;
; N/A   ; None         ; 14.524 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[6] ; clk        ;
; N/A   ; None         ; 14.518 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[1] ; mode       ;
; N/A   ; None         ; 14.498 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[2] ; mode       ;
; N/A   ; None         ; 14.429 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[3] ; mode       ;
; N/A   ; None         ; 14.407 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[4] ; mode       ;
; N/A   ; None         ; 14.311 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[0] ; mode       ;
; N/A   ; None         ; 14.272 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[5] ; clk        ;
; N/A   ; None         ; 14.269 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[6] ; clk        ;
; N/A   ; None         ; 14.222 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[1] ; mode       ;
; N/A   ; None         ; 14.181 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[2] ; mode       ;
; N/A   ; None         ; 14.113 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[3] ; mode       ;
; N/A   ; None         ; 14.105 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[4] ; mode       ;
; N/A   ; None         ; 14.085 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[5] ; clk        ;
; N/A   ; None         ; 14.079 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[6] ; clk        ;
; N/A   ; None         ; 13.860 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[5] ; clk        ;
; N/A   ; None         ; 13.857 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[6] ; clk        ;
; N/A   ; None         ; 13.768 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[0] ; clk        ;
; N/A   ; None         ; 13.691 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[1] ; clk        ;
; N/A   ; None         ; 13.666 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[2] ; clk        ;
; N/A   ; None         ; 13.659 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[0] ; clk        ;
; N/A   ; None         ; 13.598 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[3] ; clk        ;
; N/A   ; None         ; 13.577 ns  ; counter_dec:dec_0|d_ff:bit_2_ff|Q_tmp ; dig_0[4] ; clk        ;
; N/A   ; None         ; 13.575 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[1] ; clk        ;
; N/A   ; None         ; 13.527 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[2] ; clk        ;
; N/A   ; None         ; 13.462 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[3] ; clk        ;
; N/A   ; None         ; 13.458 ns  ; counter_dec:dec_0|d_ff:bit_1_ff|Q_tmp ; dig_0[4] ; clk        ;
; N/A   ; None         ; 13.428 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[0] ; clk        ;
; N/A   ; None         ; 13.350 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[1] ; clk        ;
; N/A   ; None         ; 13.330 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[2] ; clk        ;
; N/A   ; None         ; 13.261 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[3] ; clk        ;
; N/A   ; None         ; 13.239 ns  ; counter_dec:dec_0|d_ff:bit_3_ff|Q_tmp ; dig_0[4] ; clk        ;
; N/A   ; None         ; 13.143 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[0] ; clk        ;
; N/A   ; None         ; 13.054 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[1] ; clk        ;
; N/A   ; None         ; 13.013 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[2] ; clk        ;
; N/A   ; None         ; 12.945 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[3] ; clk        ;
; N/A   ; None         ; 12.937 ns  ; counter_dec:dec_0|d_ff:bit_0_ff|Q_tmp ; dig_0[4] ; clk        ;
+-------+--------------+------------+---------------------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri May 10 14:08:11 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_1m" is an undefined clock
    Info: Assuming node "mode" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "clk_dec_1" as buffer
    Info: Detected ripple clock "counter_dec:dec_0|d_ff:carry_ff|Q_tmp" as buffer
    Info: Detected ripple clock "transform_clk:timer|clk" as buffer
    Info: Detected gated clock "clk_dec_0" as buffer
Info: Clock "clk_1m" has Internal fmax of 72.75 MHz between source register "transform_clk:timer|\main:counter[3]" and destination register "transform_clk:timer|clk" (period= 13.746 ns)
    Info: + Longest register to register delay is 13.037 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N2; Fanout = 3; REG Node = 'transform_clk:timer|\main:counter[3]'
        Info: 2: + IC(1.910 ns) + CELL(0.747 ns) = 2.657 ns; Loc. = LC_X2_Y1_N7; Fanout = 2; COMB Node = 'transform_clk:timer|Add0~100'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.780 ns; Loc. = LC_X2_Y1_N8; Fanout = 2; COMB Node = 'transform_clk:timer|Add0~104'
        Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.179 ns; Loc. = LC_X2_Y1_N9; Fanout = 6; COMB Node = 'transform_clk:timer|Add0~102'
        Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 3.425 ns; Loc. = LC_X3_Y1_N4; Fanout = 6; COMB Node = 'transform_clk:timer|Add0~114'
        Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 3.774 ns; Loc. = LC_X3_Y1_N9; Fanout = 6; COMB Node = 'transform_clk:timer|Add0~120'
        Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 5.008 ns; Loc. = LC_X4_Y1_N4; Fanout = 2; COMB Node = 'transform_clk:timer|Add0~133'
        Info: 8: + IC(2.351 ns) + CELL(0.914 ns) = 8.273 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = 'transform_clk:timer|Equal0~6'
        Info: 9: + IC(1.666 ns) + CELL(0.200 ns) = 10.139 ns; Loc. = LC_X5_Y1_N9; Fanout = 8; COMB Node = 'transform_clk:timer|Equal0~9'
        Info: 10: + IC(2.307 ns) + CELL(0.591 ns) = 13.037 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer|clk'
        Info: Total cell delay = 4.803 ns ( 36.84 % )
        Info: Total interconnect delay = 8.234 ns ( 63.16 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_1m" to destination register is 4.728 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'
            Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer|clk'
            Info: Total cell delay = 2.050 ns ( 43.36 % )
            Info: Total interconnect delay = 2.678 ns ( 56.64 % )
        Info: - Longest clock path from clock "clk_1m" to source register is 4.728 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'
            Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X2_Y2_N2; Fanout = 3; REG Node = 'transform_clk:timer|\main:counter[3]'
            Info: Total cell delay = 2.050 ns ( 43.36 % )
            Info: Total interconnect delay = 2.678 ns ( 56.64 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "mode" has Internal fmax of 156.69 MHz between source register "counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp" and destination register "counter_dec:dec_1|d_ff:carry_ff|Q_tmp" (period= 6.382 ns)
    Info: + Longest register to register delay is 2.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp'
        Info: 2: + IC(1.482 ns) + CELL(1.061 ns) = 2.543 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
        Info: Total cell delay = 1.061 ns ( 41.72 % )
        Info: Total interconnect delay = 1.482 ns ( 58.28 % )
    Info: - Smallest clock skew is -3.130 ns
        Info: + Shortest clock path from clock "mode" to destination register is 10.544 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'
            Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 6.504 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 10.544 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
            Info: Total cell delay = 3.072 ns ( 29.14 % )
            Info: Total interconnect delay = 7.472 ns ( 70.86 % )
        Info: - Longest clock path from clock "mode" to source register is 13.674 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'
            Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0|d_ff:carry_ff|Q_tmp'
            Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 9.634 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 13.674 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp'
            Info: Total cell delay = 4.055 ns ( 29.65 % )
            Info: Total interconnect delay = 9.619 ns ( 70.35 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "clk" has Internal fmax of 156.69 MHz between source register "counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp" and destination register "counter_dec:dec_1|d_ff:carry_ff|Q_tmp" (period= 6.382 ns)
    Info: + Longest register to register delay is 2.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp'
        Info: 2: + IC(1.482 ns) + CELL(1.061 ns) = 2.543 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
        Info: Total cell delay = 1.061 ns ( 41.72 % )
        Info: Total interconnect delay = 1.482 ns ( 58.28 % )
    Info: - Smallest clock skew is -3.130 ns
        Info: + Shortest clock path from clock "clk" to destination register is 9.376 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 5.336 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 9.376 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
            Info: Total cell delay = 3.332 ns ( 35.54 % )
            Info: Total interconnect delay = 6.044 ns ( 64.46 % )
        Info: - Longest clock path from clock "clk" to source register is 12.506 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 6.967 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0|d_ff:carry_ff|Q_tmp'
            Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 8.466 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 12.506 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp'
            Info: Total cell delay = 4.315 ns ( 34.50 % )
            Info: Total interconnect delay = 8.191 ns ( 65.50 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "clk_1m" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp" and destination pin or register "counter_dec:dec_1|d_ff:carry_ff|Q_tmp" for clock "clk_1m" (Hold time is 1.38 ns)
    Info: + Largest clock skew is 3.130 ns
        Info: + Longest clock path from clock "clk_1m" to destination register is 17.174 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'
            Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer|clk'
            Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 4: + IC(2.563 ns) + CELL(1.294 ns) = 11.635 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0|d_ff:carry_ff|Q_tmp'
            Info: 5: + IC(1.299 ns) + CELL(0.200 ns) = 13.134 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 6: + IC(3.122 ns) + CELL(0.918 ns) = 17.174 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
            Info: Total cell delay = 5.038 ns ( 29.34 % )
            Info: Total interconnect delay = 12.136 ns ( 70.66 % )
        Info: - Shortest clock path from clock "clk_1m" to source register is 14.044 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'
            Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer|clk'
            Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 4: + IC(1.715 ns) + CELL(0.511 ns) = 10.004 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 14.044 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp'
            Info: Total cell delay = 4.055 ns ( 28.87 % )
            Info: Total interconnect delay = 9.989 ns ( 71.13 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp'
        Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
        Info: Total cell delay = 0.591 ns ( 37.05 % )
        Info: Total interconnect delay = 1.004 ns ( 62.95 % )
    Info: + Micro hold delay of destination is 0.221 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "mode" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp" and destination pin or register "counter_dec:dec_1|d_ff:carry_ff|Q_tmp" for clock "mode" (Hold time is 1.38 ns)
    Info: + Largest clock skew is 3.130 ns
        Info: + Longest clock path from clock "mode" to destination register is 13.674 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'
            Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0|d_ff:carry_ff|Q_tmp'
            Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 9.634 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 13.674 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
            Info: Total cell delay = 4.055 ns ( 29.65 % )
            Info: Total interconnect delay = 9.619 ns ( 70.35 % )
        Info: - Shortest clock path from clock "mode" to source register is 10.544 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'
            Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 6.504 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 10.544 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp'
            Info: Total cell delay = 3.072 ns ( 29.14 % )
            Info: Total interconnect delay = 7.472 ns ( 70.86 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp'
        Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
        Info: Total cell delay = 0.591 ns ( 37.05 % )
        Info: Total interconnect delay = 1.004 ns ( 62.95 % )
    Info: + Micro hold delay of destination is 0.221 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp" and destination pin or register "counter_dec:dec_1|d_ff:carry_ff|Q_tmp" for clock "clk" (Hold time is 1.38 ns)
    Info: + Largest clock skew is 3.130 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.506 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 6.967 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0|d_ff:carry_ff|Q_tmp'
            Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 8.466 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 12.506 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
            Info: Total cell delay = 4.315 ns ( 34.50 % )
            Info: Total interconnect delay = 8.191 ns ( 65.50 % )
        Info: - Shortest clock path from clock "clk" to source register is 9.376 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
            Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 5.336 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
            Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 9.376 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp'
            Info: Total cell delay = 3.332 ns ( 35.54 % )
            Info: Total interconnect delay = 6.044 ns ( 64.46 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp'
        Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1|d_ff:carry_ff|Q_tmp'
        Info: Total cell delay = 0.591 ns ( 37.05 % )
        Info: Total interconnect delay = 1.004 ns ( 62.95 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tco from clock "clk_1m" to destination pin "dig_1[5]" through register "counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp" is 24.739 ns
    Info: + Longest clock path from clock "clk_1m" to source register is 17.174 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'
        Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer|clk'
        Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'
        Info: 4: + IC(2.563 ns) + CELL(1.294 ns) = 11.635 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0|d_ff:carry_ff|Q_tmp'
        Info: 5: + IC(1.299 ns) + CELL(0.200 ns) = 13.134 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'
        Info: 6: + IC(3.122 ns) + CELL(0.918 ns) = 17.174 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp'
        Info: Total cell delay = 5.038 ns ( 29.34 % )
        Info: Total interconnect delay = 12.136 ns ( 70.66 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.189 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp'
        Info: 2: + IC(1.486 ns) + CELL(0.740 ns) = 2.226 ns; Loc. = LC_X5_Y4_N8; Fanout = 1; COMB Node = 'Mux8~0'
        Info: 3: + IC(2.641 ns) + CELL(2.322 ns) = 7.189 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'dig_1[5]'
        Info: Total cell delay = 3.062 ns ( 42.59 % )
        Info: Total interconnect delay = 4.127 ns ( 57.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri May 10 14:08:11 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


