Analysis & Synthesis report for CPU
Wed Jan 22 22:51:08 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "status:status_inst"
 10. Port Connectivity Checks: "reg:reg_inst"
 11. Port Connectivity Checks: "ram:ram_inst"
 12. Port Connectivity Checks: "rom:rom_inst"
 13. Port Connectivity Checks: "fetch:fetch_inst"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 22 22:51:08 2025       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 69                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+
; CPU.vhd                          ; yes             ; User VHDL File  ; /home/enzo/Documents/risc-cpu/CPU.vhd    ;         ;
; rom.vhd                          ; yes             ; User VHDL File  ; /home/enzo/Documents/risc-cpu/rom.vhd    ;         ;
; ram.vhd                          ; yes             ; User VHDL File  ; /home/enzo/Documents/risc-cpu/ram.vhd    ;         ;
; reg.vhd                          ; yes             ; User VHDL File  ; /home/enzo/Documents/risc-cpu/reg.vhd    ;         ;
; fetch.vhd                        ; yes             ; User VHDL File  ; /home/enzo/Documents/risc-cpu/fetch.vhd  ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; /home/enzo/Documents/risc-cpu/alu.vhd    ;         ;
; status.vhd                       ; yes             ; User VHDL File  ; /home/enzo/Documents/risc-cpu/status.vhd ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
;                                             ;               ;
; Total combinational functions               ; 0             ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 0             ;
;     -- 3 input functions                    ; 0             ;
;     -- <=2 input functions                  ; 0             ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 0             ;
;     -- arithmetic mode                      ; 0             ;
;                                             ;               ;
; Total registers                             ; 0             ;
;     -- Dedicated logic registers            ; 0             ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 69            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; MAX10_CLK1_50 ;
; Maximum fan-out                             ; 1             ;
; Total fan-out                               ; 69            ;
; Average fan-out                             ; 0.50          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |CPU                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 69   ; 0            ; 0          ; |CPU                ; CPU         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "status:status_inst"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:reg_inst"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram_inst"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:fetch_inst"                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; address_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Jan 22 22:51:00 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dig2dec.vhd
    Info (12022): Found design unit 1: dig2dec-rtl File: /home/enzo/Documents/risc-cpu/dig2dec.vhd Line: 16
    Info (12023): Found entity 1: dig2dec File: /home/enzo/Documents/risc-cpu/dig2dec.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CPU.vhd
    Info (12022): Found design unit 1: CPU-bdf_type File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 23
    Info (12023): Found entity 1: CPU File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-rom_a File: /home/enzo/Documents/risc-cpu/rom.vhd Line: 20
    Info (12023): Found entity 1: rom File: /home/enzo/Documents/risc-cpu/rom.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-ram_a File: /home/enzo/Documents/risc-cpu/ram.vhd Line: 21
    Info (12023): Found entity 1: ram File: /home/enzo/Documents/risc-cpu/ram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-reg_a File: /home/enzo/Documents/risc-cpu/reg.vhd Line: 24
    Info (12023): Found entity 1: reg File: /home/enzo/Documents/risc-cpu/reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file seg7_lut.vhd
    Info (12022): Found design unit 1: seg7_lut-rtl File: /home/enzo/Documents/risc-cpu/seg7_lut.vhd Line: 15
    Info (12023): Found entity 1: seg7_lut File: /home/enzo/Documents/risc-cpu/seg7_lut.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch-fetch_a File: /home/enzo/Documents/risc-cpu/fetch.vhd Line: 18
    Info (12023): Found entity 1: fetch File: /home/enzo/Documents/risc-cpu/fetch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_a File: /home/enzo/Documents/risc-cpu/alu.vhd Line: 22
    Info (12023): Found entity 1: alu File: /home/enzo/Documents/risc-cpu/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file status.vhd
    Info (12022): Found design unit 1: status-status_a File: /home/enzo/Documents/risc-cpu/status.vhd Line: 19
    Info (12023): Found entity 1: status File: /home/enzo/Documents/risc-cpu/status.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-decoder_a File: /home/enzo/Documents/risc-cpu/decoder.vhd Line: 23
    Info (12023): Found entity 1: decoder File: /home/enzo/Documents/risc-cpu/decoder.vhd Line: 6
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(12): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(14): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(15): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(16): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(17): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(18): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(19): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(134): used implicit default value for signal "general_rst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 134
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(136): used implicit default value for signal "fetch_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 136
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(137): used implicit default value for signal "fetch_jump" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 137
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(138): used implicit default value for signal "fetch_address_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(139): object "fetch_address_out" assigned a value but never read File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 139
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(141): used implicit default value for signal "rom_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 141
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(143): object "rom_data" assigned a value but never read File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 143
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(145): used implicit default value for signal "ram_rw" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 145
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(146): used implicit default value for signal "ram_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 146
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(147): used implicit default value for signal "ram_address" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 147
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(148): used implicit default value for signal "ram_data_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(149): object "ram_data_out" assigned a value but never read File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 149
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(151): used implicit default value for signal "alu_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 151
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(152): used implicit default value for signal "alu_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 152
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(153): used implicit default value for signal "alu_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 153
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(157): used implicit default value for signal "reg_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 157
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(158): used implicit default value for signal "reg_address" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 158
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(159): used implicit default value for signal "reg_address_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 159
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(160): used implicit default value for signal "reg_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 160
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(162): object "reg_data_out_a" assigned a value but never read File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 162
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(163): object "reg_data_out_b" assigned a value but never read File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(166): object "status_output" assigned a value but never read File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 166
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:fetch_inst" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 170
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 181
Warning (10541): VHDL Signal Declaration warning at rom.vhd(24): used implicit default value for signal "rom_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/enzo/Documents/risc-cpu/rom.vhd Line: 24
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 191
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 203
Info (12128): Elaborating entity "reg" for hierarchy "reg:reg_inst" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 215
Info (12128): Elaborating entity "status" for hierarchy "status:status_inst" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 229
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 12
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 14
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 15
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 16
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 17
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 18
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 19
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'CPU.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000 MAX10_CLK1_50
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/enzo/Documents/risc-cpu/CPU.vhd Line: 11
Info (21057): Implemented 69 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 58 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 543 megabytes
    Info: Processing ended: Wed Jan 22 22:51:08 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:23


