INFO: [HLS 200-0] Workspace D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra opened at Sun Jul 01 02:46:49 +0300 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.001 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.004 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0.001 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0.001 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.001 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.004 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/dsp48e1.hlp 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.003 sec.
Command     import_lib returned 0; 0.016 sec.
Execute     source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0.002 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.006 sec.
Command           ap_source returned 0; 0.009 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.009 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.007 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0.003 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.082 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.115 sec.
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.117 sec.
Command     ap_source returned 0; 0.118 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.003 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0.003 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0.001 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.001 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.006 sec.
Command       ap_source returned 0; 0.007 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_hp.hlp 
Command       ap_source returned 0; 0.001 sec.
Command     import_lib returned 0; 0.02 sec.
Execute     source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0.002 sec.
Command     ap_source returned 0; 0.002 sec.
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xc7z020 
Command         license_isbetapart returned 1; 0.021 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.03 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0.002 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.06 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed slow 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.243 sec.
Execute   set_part xc7z020clg484-1 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       license_isbetapart xc7z020 
Command       license_isbetapart returned 1; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed slow 
Command       config_chip_info returned 0; 0 sec.
Command     add_library returned 0; 0.006 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     add_library returned 0; 0.002 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Command   set_part returned 0; 0.033 sec.
Execute   create_clock -period 10 -name default 
Command   create_clock returned 0; 0.001 sec.
Execute   source ./Conv12/A_Otra/directives.tcl 
Execute     set_directive_pipeline Layer1_Conv1D/Convolution_Loop 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.004 sec.
Execute     set_directive_inline -off mult 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
Command     set_directive_inline returned 0; 0.007 sec.
Execute     set_directive_unroll -skip_exit_check Layer1_Conv/fill_Filters 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' skip_exit_check=positionBoolean1 
Command     set_directive_unroll returned 0; 0.003 sec.
Execute     set_directive_unroll -factor 100 Layer3_Dense/Loop_Mult_inner 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' skip_exit_check=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' factor=100 
Command     set_directive_unroll returned 0; 0.006 sec.
Execute     set_directive_unroll Layer4_Dense/Loop_DST 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' skip_exit_check=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' factor=100 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
Command     set_directive_unroll returned 0; 0.006 sec.
Execute     set_directive_interface -mode s_axilite -bundle CNN_1D dst 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' skip_exit_check=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' factor=100 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CNN_1D 
Command     set_directive_interface returned 0; 0.004 sec.
Command   ap_source returned 0; 0.03 sec.
Execute   csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -VP9_rom_infer_simplify=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'SRC/1_keras.cpp' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling SRC/1_keras.cpp as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted SRC/1_keras.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "SRC/1_keras.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E SRC/1_keras.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp
Command       clang returned 0; 0.53 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp"  -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/useless.bc
Command       clang returned 0; 2.737 sec.
INFO: [HLS 200-0] GCC PP time: 3 seconds per iteration
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' skip_exit_check=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' factor=100 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CNN_1D 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp.ap-line.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp.ap-line.cpp"  -m "MASTER_CNN" -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp.ap-cdt.cpp" --pp --directive D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/A_Otra.directive --source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/SRC/1_keras.cpp --error D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump_Mac16 DSP_Double_Pump_Mac8 DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db --ca --es --gf --pd --p2d D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db --sd --scff D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 17.08 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pp.0.cpp.ap-cdt.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.0.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.2.cpp
Command       clang returned 0; 0.517 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.g.bc
Command       clang returned 0; 3.463 sec.
INFO: [HLS 200-10] Analyzing design file 'SRC/2_Manage_CNN.cpp' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling SRC/2_Manage_CNN.cpp as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted SRC/2_Manage_CNN.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "SRC/2_Manage_CNN.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E SRC/2_Manage_CNN.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp
Command       clang returned 0; 0.538 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp"  -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/useless.bc
Command       clang returned 0; 1.807 sec.
INFO: [HLS 200-0] GCC PP time: 2 seconds per iteration
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' skip_exit_check=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'UNROLL' factor=100 
INFO: [HLS 200-0] Setting directive 'UNROLL' 
INFO: [HLS 200-0] Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CNN_1D 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp.ap-line.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp.ap-line.cpp"  -m "MASTER_CNN" -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp.ap-cdt.cpp" --pp --directive D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/A_Otra.directive --source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/SRC/2_Manage_CNN.cpp --error D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump_Mac16 DSP_Double_Pump_Mac8 DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db --ca --es --gf --pd --p2d D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db --sd --scff D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 19.903 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pp.0.cpp.ap-cdt.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.0.cpp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.2.cpp
Command       clang returned 0; 0.591 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot -I C:/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.g.bc
Command       clang returned 0; 2.033 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/ve_warning.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0.001 sec.
WARNING: [HLS 200-40] Directive 'INLINE' cannot be applied: Function 'mult' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'fill_Filters' does not exist in function 'Layer1_Conv'.
WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'dst' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 100.820 ; gain = 45.848
INFO: [HLS 200-0] Linking Release ...
Execute       llvm-ld D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.bc D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.bc -hls-opt -except-internalize MASTER_CNN -LC:/Xilinx/Vivado/2017.4/win64/lib -lm_basic -lhlsmc++ -lhlsm -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o 
Command       llvm-ld returned 0; 1.444 sec.
Execute       disassemble D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o 
Execute         is_encrypted D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.bc 
Command         is_encrypted returned 0; 0 sec.
Command       disassemble returned 0; 0.911 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
Execute       llvm-ld D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/1_keras.g.bc D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/2_Manage_CNN.g.bc -hls-opt -except-internalize MASTER_CNN -LC:/Xilinx/Vivado/2017.4/win64/lib -lm_basic -lhlsmc++ -lhlsm -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g 
Command       llvm-ld returned 0; 1.304 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 100.855 ; gain = 45.883
Execute       ::config_rtl 
Command       config_rtl returned 0; 0 sec.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 -VP9_rom_infer_simplify=0 
Execute         cleanup_all_models 
Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.pp.bc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.pp.0.bc -f 
Command         transform returned 0; 0.461 sec.
Execute         llvm-ld D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2017.4/win64/lib -lfloatconversion -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.0 
Command         llvm-ld returned 0; 1.102 sec.
INFO: [HLS 200-0] Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MASTER_CNN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.0.bc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.1.bc -f -phase std-opt 
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop_OUT' (SRC/1_keras.cpp:283) in function 'Layer3_Dense(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [60], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:403) in function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:403) in function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left()' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:533).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' into 'Layer1_Conv1D' (SRC/1_keras.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col' into 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' into 'Layer1_Conv1D' (SRC/1_keras.cpp:109).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'Layer1_mult' (SRC/1_keras.cpp:382).
INFO: [XFORM 203-603] Inlining function 'poslin' into 'Layer1_Conv1D' (SRC/1_keras.cpp:114).
INFO: [XFORM 203-603] Inlining function 'poslin' into 'Layer3_Dense' (SRC/1_keras.cpp:292).
INFO: [XFORM 203-603] Inlining function 'Layer1_Conv1D' into 'Layer1_Conv' (SRC/1_keras.cpp:83).
INFO: [XFORM 203-603] Inlining function 'Layer1_Conv' into 'CNN_1D' (SRC/1_keras.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:533).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' into 'Layer2_Conv1D' (SRC/1_keras.cpp:222).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col' into 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' into 'Layer2_Conv1D' (SRC/1_keras.cpp:223).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'Layer2_mult_inner' (SRC/1_keras.cpp:412).
INFO: [XFORM 203-603] Inlining function 'Layer2_mult_add' into 'Layer2_mult_inner' (SRC/1_keras.cpp:412).
INFO: [XFORM 203-603] Inlining function 'Layer2_Conv1D' into 'Layer2_Conv' (SRC/1_keras.cpp:184).
INFO: [XFORM 203-603] Inlining function 'Layer2_Conv' into 'CNN_1D' (SRC/1_keras.cpp:29).
INFO: [XFORM 203-603] Inlining function 'Layer3_mult_add' into 'Layer3_Dense' (SRC/1_keras.cpp:286).
INFO: [XFORM 203-603] Inlining function 'Layer3_Dense' into 'CNN_1D' (SRC/1_keras.cpp:31).
INFO: [XFORM 203-603] Inlining function 'Layer4_mult_add' into 'Layer4_Dense' (SRC/1_keras.cpp:322).
Command         transform returned 0; 6.784 sec.
Execute         disassemble D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.1 D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.1 
Execute           is_encrypted D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.1.bc 
Command           is_encrypted returned 0; 0.001 sec.
Command         disassemble returned 0; 0.814 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:01:06 . Memory (MB): peak = 265.859 ; gain = 210.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.1.bc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::exp<24, 16>' into 'Layer4_Dense' (SRC/1_keras.cpp:337) automatically.
Command         transform returned 0; 1.532 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
Execute         transform -syn-check D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.2.prechk.bc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:283: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform returned 0; 0.372 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:01:08 . Memory (MB): peak = 327.102 ; gain = 272.129
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.g.1.bc to D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
Execute         transform -hls -tmp D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.1.bc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<24, 16>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:246) in function 'Layer23_Maxpool_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer2_mult_out' (SRC/1_keras.cpp:387).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:137) in function 'Layer12_Maxpool_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer1_mult' (SRC/1_keras.cpp:375).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Convolution_Loop' (SRC/1_keras.cpp:105) in function 'CNN_1D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Convolution_Loop' (SRC/1_keras.cpp:217) in function 'CNN_1D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Mult' (SRC/1_keras.cpp:279) in function 'CNN_1D' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop_OUT' (SRC/1_keras.cpp:283) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Mult' (SRC/1_keras.cpp:315) in function 'Layer4_Dense' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer2_mult_inner' (SRC/1_keras.cpp:406).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_Mult_inner' (SRC/1_keras.cpp:410) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:49) in function 'Layer1_ReadPadding' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:282) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:289) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:516) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:522) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:525) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Layer23_Maxpool_read_label0' (SRC/1_keras.cpp:249) in function 'Layer23_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult_Out' (SRC/1_keras.cpp:391) in function 'Layer2_mult_out' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_SUM' (SRC/1_keras.cpp:398) in function 'Layer2_mult_out' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill_loop' (SRC/1_keras.cpp:123) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Before' (SRC/1_keras.cpp:128) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (SRC/1_keras.cpp:151) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_After' (SRC/1_keras.cpp:161) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult' (SRC/1_keras.cpp:381) in function 'Layer1_mult' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Ind_Conv' (SRC/1_keras.cpp:220) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.1.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Load_Bias' (SRC/1_keras.cpp:274) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_OUT' (SRC/1_keras.cpp:283) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_DST' (SRC/1_keras.cpp:290) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Load_Bias' (SRC/1_keras.cpp:310) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_OUT' (SRC/1_keras.cpp:319) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Exp' (SRC/1_keras.cpp:332) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_DIV_Save' (SRC/1_keras.cpp:349) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult_inner' (SRC/1_keras.cpp:410) in function 'Layer2_mult_inner' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Before' (SRC/1_keras.cpp:42) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Read' (SRC/1_keras.cpp:52) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_After' (SRC/1_keras.cpp:60) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-102] Partitioning array 'filters.val.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'filters.val.V.0' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv2_Inter.V.V' (SRC/1_keras.cpp:180) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'maxpool.V.V' (SRC/1_keras.cpp:75) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Layer1_Int.V.V' (SRC/1_keras.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'intermediate.V.V' (SRC/1_keras.cpp:70) .
INFO: [XFORM 203-101] Partitioning array 'Layer3_weightArray.V' (SRC/2_Manage_CNN.cpp:4) in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:388) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V' (SRC/1_keras.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'Layer2_Int.V' (SRC/1_keras.cpp:17) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'Layer3_Int.V' (SRC/1_keras.cpp:20) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'intermediate.V.V' (SRC/1_keras.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'maxpool.V.V' (SRC/1_keras.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V' (SRC/1_keras.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1' (SRC/1_keras.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv2_Inter.V.V' (SRC/1_keras.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Exp_Int.V' (SRC/1_keras.cpp:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Exp_Out.V' (SRC/1_keras.cpp:329) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.0' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.1' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.2' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.3' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.4' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.5' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.6' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.7' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.8' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.9' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.0' (SRC/1_keras.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.1' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.2' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.3' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.4' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.5' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.6' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.7' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.8' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.9' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.0' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.11354' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.2' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.3' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.4' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.5' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.6' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.7' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.8' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.9' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.0.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.1.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.2.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.3.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.4.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.5.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.6.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.7.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.8.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.9.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<24, 16>' into 'Layer4_Dense' (SRC/1_keras.cpp:337) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Conv_proc' (SRC/1_keras.cpp:79) to a process function for dataflow in function 'CNN_1D'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (SRC/1_keras.cpp:200) to a process function for dataflow in function 'CNN_1D'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Mult_proc' (SRC/1_keras.cpp:279) to a process function for dataflow in function 'CNN_1D'.
WARNING: [XFORM 203-713] All the elements of global array 'saveValueLayer2.V' (SRC/1_keras.cpp:11) should be updated in process function 'Layer23_Maxpool_read' (SRC/1_keras.cpp:240), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst.V' (SRC/1_keras.cpp:11) should be updated in process function 'Layer4_Dense' (SRC/1_keras.cpp:306), otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_1D' (SRC/1_keras.cpp:11), detected/extracted 10 process function(s): 
	 'CNN_1D.entry142'
	 'Layer1_ReadPadding'
	 'CNN_1D_Loop_Loop_Conv_proc140'
	 'Layer12_Maxpool_read'
	 'CNN_1D_Loop_2_proc141'
	 'Layer23_Maxpool_read'
	 'CNN_1D_Block_Layer2_Conv.exit65_proc'
	 'CNN_1D_Loop_Loop_Mult_proc'
	 'CNN_1D_Block_.preheader.i.0_proc'
	 'Layer4_Dense'.
Command         transform returned 0; 12.53 sec.
INFO: [HLS 200-0] Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.1.tmp.bc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1) to (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:928:1) in function 'exp_reduce::exp<24, 16>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Layer1_mult' into 'CNN_1D_Loop_Loop_Conv_proc140' (SRC/1_keras.cpp:112->SRC/1_keras.cpp:83->SRC/1_keras.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'Layer2_mult_out' into 'CNN_1D_Loop_2_proc141' (SRC/1_keras.cpp:227->SRC/1_keras.cpp:184->SRC/1_keras.cpp:29) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<24, 16>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CNN_1D_Loop_2_proc141' (SRC/1_keras.cpp:200:6)...19 expression(s) balanced.
Command         transform returned 0; 8.879 sec.
Execute         disassemble D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.2 D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.2 
Execute           is_encrypted D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.2.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.702 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 448.875 ; gain = 393.902
INFO: [HLS 200-0] Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -directive-preproc -interface-gen -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.2.bc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (SRC/1_keras.cpp:135:16) in function 'Layer12_Maxpool_read'.
                         Cannot flatten a loop nest 'Loop_Conv' (SRC/1_keras.cpp:79:30) in function 'CNN_1D_Loop_Loop_Conv_proc140' : 

more than one sub loop.
                         Cannot flatten a loop nest 'Loop-1' (SRC/1_keras.cpp:200:14) in function 'CNN_1D_Loop_2_proc141' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<24, 16>' to 'exp<24, 16>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Loop_Loop_Mult_proc' to 'CNN_1D_Loop_Loop_Mul' (SRC/1_keras.cpp:279:11)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Loop_Loop_Conv_proc140' to 'CNN_1D_Loop_Loop_Con' (SRC/1_keras.cpp:75)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Loop_2_proc141' to 'CNN_1D_Loop_2_proc14' (SRC/1_keras.cpp:200:6)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Block_Layer2_Conv.exit65_proc' to 'CNN_1D_Block_Layer2_' (SRC/1_keras.cpp:276:2)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Block_.preheader.i.0_proc' to 'CNN_1D_Block_.prehea' (SRC/1_keras.cpp:294:4)
Command         transform returned 0; 16.58 sec.
Execute         disassemble D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.3 D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.3 
Execute           is_encrypted D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.o.3.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.53 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:01:48 . Memory (MB): peak = 646.715 ; gain = 591.742
INFO: [HLS 200-0] Finish building internal data model.
Command       opt_and_import_c returned 0; 50.406 sec.
Command     elaborate returned 0; 106.826 sec.
Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MASTER_CNN' ...
Execute       ap_set_top_model MASTER_CNN 
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D.entry11' to 'CNN_1D_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D.entry142' to 'CNN_1D_entry142'.
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D_Block_Layer2_' to 'CNN_1D_Block_Layer2_s'.
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D_Block_.prehea' to 'CNN_1D_Block_prehea'.
WARNING: [SYN 201-103] Legalizing function name 'exp<24, 16>' to 'exp_24_16_s'.
Command       ap_set_top_model returned 0; 0.032 sec.
Execute       get_model_list MASTER_CNN -filter all-wo-channel -topdown 
Command       get_model_list returned 0; 0.001 sec.
Execute       preproc_iomode -model MASTER_CNN 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model CNN_1D 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model Layer4_Dense 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model exp<24, 16> 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model CNN_1D_Block_.prehea 
Command       preproc_iomode returned 0; 0.001 sec.
Execute       preproc_iomode -model CNN_1D_Loop_Loop_Mul 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model CNN_1D_Block_Layer2_ 
Command       preproc_iomode returned 0; 0.001 sec.
Execute       preproc_iomode -model Layer23_Maxpool_read 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model CNN_1D_Loop_2_proc14 
Command       preproc_iomode returned 0; 0.001 sec.
Execute       preproc_iomode -model Layer2_mult_inner 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model Layer12_Maxpool_read 
Command       preproc_iomode returned 0; 0.001 sec.
Execute       preproc_iomode -model CNN_1D_Loop_Loop_Con 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model mult_add 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model Layer1_ReadPadding 
Command       preproc_iomode returned 0; 0.001 sec.
Execute       preproc_iomode -model CNN_1D.entry142 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model CNN_1D.entry11 
Command       preproc_iomode returned 0; 0 sec.
Execute       get_model_list MASTER_CNN -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN
INFO: [HLS 200-0] Configuring Module : CNN_1D.entry11 ...
Execute       set_default_model CNN_1D.entry11 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit CNN_1D.entry11 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : CNN_1D.entry142 ...
Execute       set_default_model CNN_1D.entry142 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit CNN_1D.entry142 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Layer1_ReadPadding ...
Execute       set_default_model Layer1_ReadPadding 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit Layer1_ReadPadding 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : mult_add ...
Execute       set_default_model mult_add 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit mult_add 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : CNN_1D_Loop_Loop_Con ...
Execute       set_default_model CNN_1D_Loop_Loop_Con 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit CNN_1D_Loop_Loop_Con 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Layer12_Maxpool_read ...
Execute       set_default_model Layer12_Maxpool_read 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit Layer12_Maxpool_read 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Layer2_mult_inner ...
Execute       set_default_model Layer2_mult_inner 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit Layer2_mult_inner 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : CNN_1D_Loop_2_proc14 ...
Execute       set_default_model CNN_1D_Loop_2_proc14 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit CNN_1D_Loop_2_proc14 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Layer23_Maxpool_read ...
Execute       set_default_model Layer23_Maxpool_read 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit Layer23_Maxpool_read 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : CNN_1D_Block_Layer2_ ...
Execute       set_default_model CNN_1D_Block_Layer2_ 
Command       set_default_model returned 0; 0.001 sec.
Execute       apply_spec_resource_limit CNN_1D_Block_Layer2_ 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : CNN_1D_Loop_Loop_Mul ...
Execute       set_default_model CNN_1D_Loop_Loop_Mul 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit CNN_1D_Loop_Loop_Mul 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : CNN_1D_Block_.prehea ...
Execute       set_default_model CNN_1D_Block_.prehea 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit CNN_1D_Block_.prehea 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : exp<24, 16> ...
Execute       set_default_model exp<24, 16> 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit exp<24, 16> 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Layer4_Dense ...
Execute       set_default_model Layer4_Dense 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit Layer4_Dense 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : CNN_1D ...
Execute       set_default_model CNN_1D 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit CNN_1D 
Command       apply_spec_resource_limit returned 0; 0.001 sec.
INFO: [HLS 200-0] Configuring Module : MASTER_CNN ...
Execute       set_default_model MASTER_CNN 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit MASTER_CNN 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN
INFO: [HLS 200-0] Preprocessing Module: CNN_1D.entry11 ...
Execute       set_default_model CNN_1D.entry11 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D.entry11 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess CNN_1D.entry11 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: CNN_1D.entry142 ...
Execute       set_default_model CNN_1D.entry142 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D.entry142 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess CNN_1D.entry142 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: Layer1_ReadPadding ...
Execute       set_default_model Layer1_ReadPadding 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model Layer1_ReadPadding 
Command       cdfg_preprocess returned 0; 0.002 sec.
Execute       rtl_gen_preprocess Layer1_ReadPadding 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: mult_add ...
Execute       set_default_model mult_add 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model mult_add 
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:420): 'return' does not exist or is optimized away.
Command       cdfg_preprocess returned 0; 0.006 sec.
Execute       rtl_gen_preprocess mult_add 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: CNN_1D_Loop_Loop_Con ...
Execute       set_default_model CNN_1D_Loop_Loop_Con 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D_Loop_Loop_Con 
Command       cdfg_preprocess returned 0; 0.012 sec.
Execute       rtl_gen_preprocess CNN_1D_Loop_Loop_Con 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: Layer12_Maxpool_read ...
Execute       set_default_model Layer12_Maxpool_read 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model Layer12_Maxpool_read 
Command       cdfg_preprocess returned 0; 0.098 sec.
Execute       rtl_gen_preprocess Layer12_Maxpool_read 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: Layer2_mult_inner ...
Execute       set_default_model Layer2_mult_inner 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model Layer2_mult_inner 
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
Command       cdfg_preprocess returned 0; 0.089 sec.
Execute       rtl_gen_preprocess Layer2_mult_inner 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: CNN_1D_Loop_2_proc14 ...
Execute       set_default_model CNN_1D_Loop_2_proc14 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D_Loop_2_proc14 
Command       cdfg_preprocess returned 0; 0.32 sec.
Execute       rtl_gen_preprocess CNN_1D_Loop_2_proc14 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: Layer23_Maxpool_read ...
Execute       set_default_model Layer23_Maxpool_read 
Command       set_default_model returned 0; 0.001 sec.
Execute       cdfg_preprocess -model Layer23_Maxpool_read 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' on 'dst_V', which is not an array.
Command       cdfg_preprocess returned 0; 0.015 sec.
Execute       rtl_gen_preprocess Layer23_Maxpool_read 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: CNN_1D_Block_Layer2_ ...
Execute       set_default_model CNN_1D_Block_Layer2_ 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D_Block_Layer2_ 
Command       cdfg_preprocess returned 0; 0.012 sec.
Execute       rtl_gen_preprocess CNN_1D_Block_Layer2_ 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: CNN_1D_Loop_Loop_Mul ...
Execute       set_default_model CNN_1D_Loop_Loop_Mul 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D_Loop_Loop_Mul 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' on 'Layer2_Int_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
Command       cdfg_preprocess returned 0; 0.752 sec.
Execute       rtl_gen_preprocess CNN_1D_Loop_Loop_Mul 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: CNN_1D_Block_.prehea ...
Execute       set_default_model CNN_1D_Block_.prehea 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D_Block_.prehea 
Command       cdfg_preprocess returned 0; 0.008 sec.
Execute       rtl_gen_preprocess CNN_1D_Block_.prehea 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: exp<24, 16> ...
Execute       set_default_model exp<24, 16> 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model exp<24, 16> 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess exp<24, 16> 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: Layer4_Dense ...
Execute       set_default_model Layer4_Dense 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model Layer4_Dense 
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:439->SRC/1_keras.cpp:322): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:439->SRC/1_keras.cpp:322): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:439->SRC/1_keras.cpp:322): 'return' does not exist or is optimized away.
Command       cdfg_preprocess returned 0; 0.049 sec.
Execute       rtl_gen_preprocess Layer4_Dense 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: CNN_1D ...
Execute       set_default_model CNN_1D 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model CNN_1D 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (SRC/1_keras.cpp:18) on 'Layer2_Int_V', which is not an array.
Command       cdfg_preprocess returned 0; 0.027 sec.
Execute       rtl_gen_preprocess CNN_1D 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: MASTER_CNN ...
Execute       set_default_model MASTER_CNN 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model MASTER_CNN 
Command       cdfg_preprocess returned 0; 0.003 sec.
Execute       rtl_gen_preprocess MASTER_CNN 
Command       rtl_gen_preprocess returned 0; 0.002 sec.
INFO: [HLS 200-0] Model list for synthesis: CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_entry11'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D.entry11 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model CNN_1D.entry11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.082 sec.
INFO: [HLS 200-111]  Elapsed time: 109.267 seconds; current allocated memory: 566.401 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.011 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.sched.adb -f 
Command       db_write returned 0; 0.011 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D.entry11.
Execute       set_default_model CNN_1D.entry11 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model CNN_1D.entry11 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D.entry11
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.052 sec.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 566.457 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.009 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.bind.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding CNN_1D.entry11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_entry142'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D.entry142 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model CNN_1D.entry142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.098 sec.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 566.538 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.019 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.sched.adb -f 
Command       db_write returned 0; 0.009 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D.entry142.
Execute       set_default_model CNN_1D.entry142 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model CNN_1D.entry142 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D.entry142
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.042 sec.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 566.583 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.009 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.bind.adb -f 
Command       db_write returned 0; 0.012 sec.
INFO: [HLS 200-0] Finish binding CNN_1D.entry142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer1_ReadPadding'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Layer1_ReadPadding 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model Layer1_ReadPadding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Padding_Read'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 1.078 sec.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 566.934 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.051 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.sched.adb -f 
Command       db_write returned 0; 0.041 sec.
INFO: [HLS 200-0] Finish scheduling Layer1_ReadPadding.
Execute       set_default_model Layer1_ReadPadding 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model Layer1_ReadPadding 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Layer1_ReadPadding
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.05 sec.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 567.204 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.054 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.bind.adb -f 
Command       db_write returned 0; 0.046 sec.
INFO: [HLS 200-0] Finish binding Layer1_ReadPadding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_add'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mult_add 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model mult_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mult_add'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.042 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 567.286 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.013 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.sched.adb -f 
Command       db_write returned 0; 0.012 sec.
INFO: [HLS 200-0] Finish scheduling mult_add.
Execute       set_default_model mult_add 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model mult_add 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=mult_add
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.043 sec.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 567.337 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.01 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.bind.adb -f 
Command       db_write returned 0; 0.012 sec.
INFO: [HLS 200-0] Finish binding mult_add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Loop_Loop_Con'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D_Loop_Loop_Con 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model CNN_1D_Loop_Loop_Con 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_weight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Convolution_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.798 sec.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 568.552 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.139 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.sched.adb -f 
Command       db_write returned 0; 0.115 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D_Loop_Loop_Con.
Execute       set_default_model CNN_1D_Loop_Loop_Con 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model CNN_1D_Loop_Loop_Con 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D_Loop_Loop_Con
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.066 sec.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 569.381 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.113 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.bind.adb -f 
Command       db_write returned 0; 0.126 sec.
INFO: [HLS 200-0] Finish binding CNN_1D_Loop_Loop_Con.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer12_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Layer12_Maxpool_read 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model Layer12_Maxpool_read 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Loop_Padding_Read'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'src_8_V_V' (SRC/1_keras.cpp:141) and fifo read on port 'src_8_V_V' (SRC/1_keras.cpp:140).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 10.662 sec.
INFO: [HLS 200-111]  Elapsed time: 11.021 seconds; current allocated memory: 580.181 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.417 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.sched.adb -f 
Command       db_write returned 0; 0.354 sec.
INFO: [HLS 200-0] Finish scheduling Layer12_Maxpool_read.
Execute       set_default_model Layer12_Maxpool_read 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model Layer12_Maxpool_read 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Layer12_Maxpool_read
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 582.040 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.405 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.bind.adb -f 
Command       db_write returned 0; 0.358 sec.
INFO: [HLS 200-0] Finish binding Layer12_Maxpool_read.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer2_mult_inner'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Layer2_mult_inner 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model Layer2_mult_inner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Layer2_mult_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_1', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) (3.36 ns)
	'add' operation ('p_Val2_51_1', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) (3.02 ns)
	'add' operation ('p_Val2_51_2', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.082 sec.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 582.327 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.044 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.sched.adb -f 
Command       db_write returned 0; 0.048 sec.
INFO: [HLS 200-0] Finish scheduling Layer2_mult_inner.
Execute       set_default_model Layer2_mult_inner 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model Layer2_mult_inner 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Layer2_mult_inner
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.047 sec.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 582.612 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.039 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.bind.adb -f 
Command       db_write returned 0; 0.047 sec.
INFO: [HLS 200-0] Finish binding Layer2_mult_inner.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Loop_2_proc14'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D_Loop_2_proc14 
Command       set_default_model returned 0; 0.001 sec.
Execute       schedule -model CNN_1D_Loop_2_proc14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Convolution_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('sum[0].V', SRC/1_keras.cpp:393->SRC/1_keras.cpp:227->SRC/1_keras.cpp:184->SRC/1_keras.cpp:29) to 'Layer2_mult_inner' (9.4 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 4.462 sec.
INFO: [HLS 200-111]  Elapsed time: 4.675 seconds; current allocated memory: 588.889 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.431 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.sched.adb -f 
Command       db_write returned 0; 0.437 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D_Loop_2_proc14.
Execute       set_default_model CNN_1D_Loop_2_proc14 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model CNN_1D_Loop_2_proc14 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D_Loop_2_proc14
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 592.989 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.458 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.bind.adb -f 
Command       db_write returned 0; 0.487 sec.
INFO: [HLS 200-0] Finish binding CNN_1D_Loop_2_proc14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer23_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Layer23_Maxpool_read 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model Layer23_Maxpool_read 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Padding_Read'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'saveValueLayer2_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 1.215 sec.
INFO: [HLS 200-111]  Elapsed time: 2.304 seconds; current allocated memory: 593.521 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.114 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.sched.adb -f 
Command       db_write returned 0; 0.075 sec.
INFO: [HLS 200-0] Finish scheduling Layer23_Maxpool_read.
Execute       set_default_model Layer23_Maxpool_read 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model Layer23_Maxpool_read 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Layer23_Maxpool_read
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.081 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 593.995 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.131 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.bind.adb -f 
Command       db_write returned 0; 0.08 sec.
INFO: [HLS 200-0] Finish binding Layer23_Maxpool_read.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Block_Layer2_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D_Block_Layer2_ 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model CNN_1D_Block_Layer2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 2.024 sec.
INFO: [HLS 200-111]  Elapsed time: 2.375 seconds; current allocated memory: 594.769 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.191 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.sched.adb -f 
Command       db_write returned 0; 0.135 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D_Block_Layer2_.
Execute       set_default_model CNN_1D_Block_Layer2_ 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model CNN_1D_Block_Layer2_ 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D_Block_Layer2_
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.083 sec.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 595.846 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.201 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.bind.adb -f 
Command       db_write returned 0; 0.185 sec.
INFO: [HLS 200-0] Finish binding CNN_1D_Block_Layer2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Loop_Loop_Mul'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D_Loop_Loop_Mul 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model CNN_1D_Loop_Loop_Mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Mult'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Layer3_weightArray_0_16', SRC/1_keras.cpp:286->SRC/1_keras.cpp:31) on array 'Layer3_weightArray_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Layer3_weightArray_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 2.87 sec.
INFO: [HLS 200-111]  Elapsed time: 3.403 seconds; current allocated memory: 598.959 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.465 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.sched.adb -f 
Command       db_write returned 0; 0.388 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D_Loop_Loop_Mul.
Execute       set_default_model CNN_1D_Loop_Loop_Mul 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model CNN_1D_Loop_Loop_Mul 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D_Loop_Loop_Mul
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 602.139 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.469 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.bind.adb -f 
Command       db_write returned 0; 0.431 sec.
INFO: [HLS 200-0] Finish binding CNN_1D_Loop_Loop_Mul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Block_prehea'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D_Block_.prehea 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model CNN_1D_Block_.prehea 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.214 sec.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 603.468 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.26 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.sched.adb -f 
Command       db_write returned 0; 0.228 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D_Block_.prehea.
Execute       set_default_model CNN_1D_Block_.prehea 
Command       set_default_model returned 0; 0.001 sec.
Execute       bind -model CNN_1D_Block_.prehea 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D_Block_.prehea
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 604.985 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.293 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.bind.adb -f 
Command       db_write returned 0; 0.251 sec.
INFO: [HLS 200-0] Finish binding CNN_1D_Block_.prehea.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_24_16_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<24, 16> 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model exp<24, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<24, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.072 sec.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 605.278 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.029 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.sched.adb -f 
Command       db_write returned 0; 0.036 sec.
INFO: [HLS 200-0] Finish scheduling exp<24, 16>.
Execute       set_default_model exp<24, 16> 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model exp<24, 16> 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=exp<24, 16>
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.057 sec.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 605.457 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.037 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.bind.adb -f 
Command       db_write returned 0; 0.032 sec.
INFO: [HLS 200-0] Finish binding exp<24, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer4_Dense'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Layer4_Dense 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model Layer4_Dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Mult'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weight_V_load_1', SRC/1_keras.cpp:322) on array 'weight_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.201 sec.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 606.290 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.2 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.sched.adb -f 
Command       db_write returned 0; 0.105 sec.
INFO: [HLS 200-0] Finish scheduling Layer4_Dense.
Execute       set_default_model Layer4_Dense 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model Layer4_Dense 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Layer4_Dense
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 607.160 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.201 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.bind.adb -f 
Command       db_write returned 0; 0.114 sec.
INFO: [HLS 200-0] Finish binding Layer4_Dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_1D 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model CNN_1D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.209 sec.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 608.340 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.298 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.sched.adb -f 
Command       db_write returned 0; 0.303 sec.
INFO: [HLS 200-0] Finish scheduling CNN_1D.
Execute       set_default_model CNN_1D 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model CNN_1D 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=CNN_1D
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 1.907 sec.
INFO: [HLS 200-111]  Elapsed time: 2.636 seconds; current allocated memory: 612.994 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.738 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.bind.adb -f 
Command       db_write returned 0; 0.296 sec.
INFO: [HLS 200-0] Finish binding CNN_1D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MASTER_CNN'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MASTER_CNN 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model MASTER_CNN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.031 sec.
INFO: [HLS 200-111]  Elapsed time: 1.217 seconds; current allocated memory: 613.360 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.031 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.sched.adb -f 
Command       db_write returned 0; 0.029 sec.
INFO: [HLS 200-0] Finish scheduling MASTER_CNN.
Execute       set_default_model MASTER_CNN 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model MASTER_CNN 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=MASTER_CNN
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.213 sec.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 613.684 MB.
Execute       report -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.492 sec.
Execute       db_write -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.bind.adb -f 
Command       db_write returned 0; 0.035 sec.
INFO: [HLS 200-0] Finish binding MASTER_CNN.
Execute       get_model_list MASTER_CNN -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess CNN_1D.entry11 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess CNN_1D.entry142 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess Layer1_ReadPadding 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess mult_add 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess CNN_1D_Loop_Loop_Con 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess Layer12_Maxpool_read 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess Layer2_mult_inner 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess CNN_1D_Loop_2_proc14 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess Layer23_Maxpool_read 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess CNN_1D_Block_Layer2_ 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess CNN_1D_Loop_Loop_Mul 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess CNN_1D_Block_.prehea 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess exp<24, 16> 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess Layer4_Dense 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess CNN_1D 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess MASTER_CNN 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Model list for RTL generation: CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_entry11'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D.entry11 -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_entry11'.
Command       create_rtl_model returned 0; 0.029 sec.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 614.073 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl CNN_1D.entry11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D_entry11 -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.006 sec.
Execute       gen_rtl CNN_1D.entry11 -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D_entry11 
Command       gen_rtl returned 0; 0.004 sec.
Execute       gen_rtl CNN_1D.entry11 -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D_entry11 
Command       gen_rtl returned 0; 0.001 sec.
Execute       gen_tb_info CNN_1D.entry11 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11 -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.005 sec.
Execute       report -model CNN_1D.entry11 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_entry11_csynth.rpt -f 
Command       report returned 0; 0.005 sec.
Execute       report -model CNN_1D.entry11 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_entry11_csynth.xml -f -x 
Command       report returned 0; 0.002 sec.
Execute       report -model CNN_1D.entry11 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.verbose.rpt -verbose -f 
Command       report returned 0; 0.011 sec.
Execute       db_write -model CNN_1D.entry11 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_entry142'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D.entry142 -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_entry142'.
Command       create_rtl_model returned 0; 0.015 sec.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 614.283 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl CNN_1D.entry142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D_entry142 -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.006 sec.
Execute       gen_rtl CNN_1D.entry142 -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D_entry142 
Command       gen_rtl returned 0; 0.001 sec.
Execute       gen_rtl CNN_1D.entry142 -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D_entry142 
Command       gen_rtl returned 0; 0.004 sec.
Execute       gen_tb_info CNN_1D.entry142 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142 -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.003 sec.
Execute       report -model CNN_1D.entry142 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_entry142_csynth.rpt -f 
Command       report returned 0; 0.005 sec.
Execute       report -model CNN_1D.entry142 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_entry142_csynth.xml -f -x 
Command       report returned 0; 0.002 sec.
Execute       report -model CNN_1D.entry142 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.verbose.rpt -verbose -f 
Command       report returned 0; 0.012 sec.
Execute       db_write -model CNN_1D.entry142 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.adb -f 
Command       db_write returned 0; 0.014 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer1_ReadPadding'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Layer1_ReadPadding -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer1_ReadPadding'.
Command       create_rtl_model returned 0; 0.033 sec.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 614.730 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl Layer1_ReadPadding -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/Layer1_ReadPadding -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.012 sec.
Execute       gen_rtl Layer1_ReadPadding -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/Layer1_ReadPadding 
Command       gen_rtl returned 0; 0.006 sec.
Execute       gen_rtl Layer1_ReadPadding -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/Layer1_ReadPadding 
Command       gen_rtl returned 0; 0.012 sec.
Execute       gen_tb_info Layer1_ReadPadding -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.011 sec.
Execute       report -model Layer1_ReadPadding -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer1_ReadPadding_csynth.rpt -f 
Command       report returned 0; 0.013 sec.
Execute       report -model Layer1_ReadPadding -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer1_ReadPadding_csynth.xml -f -x 
Command       report returned 0; 0.011 sec.
Execute       report -model Layer1_ReadPadding -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.verbose.rpt -verbose -f 
Command       report returned 0; 0.061 sec.
Execute       db_write -model Layer1_ReadPadding -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.adb -f 
Command       db_write returned 0; 0.062 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_add'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mult_add -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mac_muladd_18s_18s_28ns_28_1_1' to 'MASTER_CNN_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_add'.
Command       create_rtl_model returned 0; 0.037 sec.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 614.884 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl mult_add -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/mult_add -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.005 sec.
Execute       gen_rtl mult_add -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/mult_add 
Command       gen_rtl returned 0; 0.001 sec.
Execute       gen_rtl mult_add -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/mult_add 
Command       gen_rtl returned 0; 0.001 sec.
Execute       gen_tb_info mult_add -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.001 sec.
Execute       report -model mult_add -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/mult_add_csynth.rpt -f 
Command       report returned 0; 0.004 sec.
Execute       report -model mult_add -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/mult_add_csynth.xml -f -x 
Command       report returned 0; 0.001 sec.
Execute       report -model mult_add -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.verbose.rpt -verbose -f 
Command       report returned 0; 0.014 sec.
Execute       db_write -model mult_add -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.adb -f 
Command       db_write returned 0; 0.02 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Loop_Loop_Con'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D_Loop_Loop_Con -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_WeightArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_WeightArray_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Loop_Loop_Con'.
Command       create_rtl_model returned 0; 0.548 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 616.649 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl CNN_1D_Loop_Loop_Con -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D_Loop_Loop_Con -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.012 sec.
Execute       gen_rtl CNN_1D_Loop_Loop_Con -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D_Loop_Loop_Con 
Command       gen_rtl returned 0; 0.008 sec.
Execute       gen_rtl CNN_1D_Loop_Loop_Con -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D_Loop_Loop_Con 
Command       gen_rtl returned 0; 0.016 sec.
Execute       gen_tb_info CNN_1D_Loop_Loop_Con -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.028 sec.
Execute       report -model CNN_1D_Loop_Loop_Con -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Loop_Loop_Con_csynth.rpt -f 
Command       report returned 0; 0.033 sec.
Execute       report -model CNN_1D_Loop_Loop_Con -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Loop_Loop_Con_csynth.xml -f -x 
Command       report returned 0; 0.028 sec.
Execute       report -model CNN_1D_Loop_Loop_Con -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.verbose.rpt -verbose -f 
Command       report returned 0; 0.143 sec.
Execute       db_write -model CNN_1D_Loop_Loop_Con -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.adb -f 
Command       db_write returned 0; 0.173 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer12_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Layer12_Maxpool_read -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer12_Maxpool_read'.
Command       create_rtl_model returned 0; 0.411 sec.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 622.821 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl Layer12_Maxpool_read -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/Layer12_Maxpool_read -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.13 sec.
Execute       gen_rtl Layer12_Maxpool_read -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/Layer12_Maxpool_read 
Command       gen_rtl returned 0; 0.063 sec.
Execute       gen_rtl Layer12_Maxpool_read -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/Layer12_Maxpool_read 
Command       gen_rtl returned 0; 0.259 sec.
Execute       gen_tb_info Layer12_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.053 sec.
Execute       report -model Layer12_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer12_Maxpool_read_csynth.rpt -f 
Command       report returned 0; 0.061 sec.
Execute       report -model Layer12_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer12_Maxpool_read_csynth.xml -f -x 
Command       report returned 0; 0.052 sec.
Execute       report -model Layer12_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.verbose.rpt -verbose -f 
Command       report returned 0; 0.468 sec.
Execute       db_write -model Layer12_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.adb -f 
Command       db_write returned 0; 0.466 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer2_mult_inner'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Layer2_mult_inner -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mul_mul_18s_18s_28_1_0' to 'MASTER_CNN_mul_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mac_mubkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer2_mult_inner'.
Command       create_rtl_model returned 0; 0.064 sec.
INFO: [HLS 200-111]  Elapsed time: 2.166 seconds; current allocated memory: 621.796 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl Layer2_mult_inner -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/Layer2_mult_inner -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.007 sec.
Execute       gen_rtl Layer2_mult_inner -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/Layer2_mult_inner 
Command       gen_rtl returned 0; 0.004 sec.
Execute       gen_rtl Layer2_mult_inner -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/Layer2_mult_inner 
Command       gen_rtl returned 0; 0.004 sec.
Execute       gen_tb_info Layer2_mult_inner -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.008 sec.
Execute       report -model Layer2_mult_inner -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer2_mult_inner_csynth.rpt -f 
Command       report returned 0; 0.011 sec.
Execute       report -model Layer2_mult_inner -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer2_mult_inner_csynth.xml -f -x 
Command       report returned 0; 0.005 sec.
Execute       report -model Layer2_mult_inner -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.verbose.rpt -verbose -f 
Command       report returned 0; 0.062 sec.
Execute       db_write -model Layer2_mult_inner -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.adb -f 
Command       db_write returned 0; 0.077 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Loop_2_proc14'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D_Loop_2_proc14 -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_WeightMatrix_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_WeightMatrix_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Loop_2_proc14'.
Command       create_rtl_model returned 0; 2.313 sec.
INFO: [HLS 200-111]  Elapsed time: 2.698 seconds; current allocated memory: 627.827 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl CNN_1D_Loop_2_proc14 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D_Loop_2_proc14 -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.029 sec.
Execute       gen_rtl CNN_1D_Loop_2_proc14 -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D_Loop_2_proc14 
Command       gen_rtl returned 0; 0.013 sec.
Execute       gen_rtl CNN_1D_Loop_2_proc14 -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D_Loop_2_proc14 
Command       gen_rtl returned 0; 0.037 sec.
Execute       gen_tb_info CNN_1D_Loop_2_proc14 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14 -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.045 sec.
Execute       report -model CNN_1D_Loop_2_proc14 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Loop_2_proc14_csynth.rpt -f 
Command       report returned 0; 0.053 sec.
Execute       report -model CNN_1D_Loop_2_proc14 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Loop_2_proc14_csynth.xml -f -x 
Command       report returned 0; 0.042 sec.
Execute       report -model CNN_1D_Loop_2_proc14 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.verbose.rpt -verbose -f 
Command       report returned 0; 0.518 sec.
Execute       db_write -model CNN_1D_Loop_2_proc14 -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.adb -f 
Command       db_write returned 0; 0.575 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer23_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Layer23_Maxpool_read -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer23_Maxpool_read'.
Command       create_rtl_model returned 0; 0.066 sec.
INFO: [HLS 200-111]  Elapsed time: 1.977 seconds; current allocated memory: 629.786 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl Layer23_Maxpool_read -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/Layer23_Maxpool_read -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.02 sec.
Execute       gen_rtl Layer23_Maxpool_read -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/Layer23_Maxpool_read 
Command       gen_rtl returned 0; 0.007 sec.
Execute       gen_rtl Layer23_Maxpool_read -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/Layer23_Maxpool_read 
Command       gen_rtl returned 0; 0.011 sec.
Execute       gen_tb_info Layer23_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.021 sec.
Execute       report -model Layer23_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer23_Maxpool_read_csynth.rpt -f 
Command       report returned 0; 0.023 sec.
Execute       report -model Layer23_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer23_Maxpool_read_csynth.xml -f -x 
Command       report returned 0; 0.021 sec.
Execute       report -model Layer23_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.verbose.rpt -verbose -f 
Command       report returned 0; 0.167 sec.
Execute       db_write -model Layer23_Maxpool_read -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.adb -f 
Command       db_write returned 0; 0.146 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Block_Layer2_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D_Block_Layer2_ -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Block_Layer2_s/Layer3_Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Block_Layer2_s/Layer3_Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Block_Layer2_s'.
Command       create_rtl_model returned 0; 0.127 sec.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 631.501 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.012 sec.
Execute       gen_rtl CNN_1D_Block_Layer2_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D_Block_Layer2_s -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.02 sec.
Execute       gen_rtl CNN_1D_Block_Layer2_ -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D_Block_Layer2_s 
Command       gen_rtl returned 0; 0.012 sec.
Execute       gen_rtl CNN_1D_Block_Layer2_ -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D_Block_Layer2_s 
Command       gen_rtl returned 0; 0.03 sec.
Execute       gen_tb_info CNN_1D_Block_Layer2_ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.013 sec.
Execute       report -model CNN_1D_Block_Layer2_ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Block_Layer2_s_csynth.rpt -f 
Command       report returned 0; 0.016 sec.
Execute       report -model CNN_1D_Block_Layer2_ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Block_Layer2_s_csynth.xml -f -x 
Command       report returned 0; 0.013 sec.
Execute       report -model CNN_1D_Block_Layer2_ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.verbose.rpt -verbose -f 
Command       report returned 0; 0.176 sec.
Execute       db_write -model CNN_1D_Block_Layer2_ -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.adb -f 
Command       db_write returned 0; 0.176 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Loop_Loop_Mul'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D_Loop_Loop_Mul -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_0_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_0_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_1_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_1_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_2_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_2_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_3_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_3_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mac_mubkb': 60 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Loop_Loop_Mul'.
Command       create_rtl_model returned 0; 1.456 sec.
INFO: [HLS 200-111]  Elapsed time: 2.237 seconds; current allocated memory: 667.776 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl CNN_1D_Loop_Loop_Mul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D_Loop_Loop_Mul -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.033 sec.
Execute       gen_rtl CNN_1D_Loop_Loop_Mul -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D_Loop_Loop_Mul 
Command       gen_rtl returned 0; 0.02 sec.
Execute       gen_rtl CNN_1D_Loop_Loop_Mul -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D_Loop_Loop_Mul 
Command       gen_rtl returned 0; 0.059 sec.
Execute       gen_tb_info CNN_1D_Loop_Loop_Mul -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.033 sec.
Execute       report -model CNN_1D_Loop_Loop_Mul -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Loop_Loop_Mul_csynth.rpt -f 
Command       report returned 0; 0.041 sec.
Execute       report -model CNN_1D_Loop_Loop_Mul -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Loop_Loop_Mul_csynth.xml -f -x 
Command       report returned 0; 0.033 sec.
Execute       report -model CNN_1D_Loop_Loop_Mul -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.verbose.rpt -verbose -f 
Command       report returned 0; 0.57 sec.
Execute       db_write -model CNN_1D_Loop_Loop_Mul -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.adb -f 
Command       db_write returned 0; 0.545 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Block_prehea'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D_Block_.prehea -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Block_prehea'.
Command       create_rtl_model returned 0; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 2.034 seconds; current allocated memory: 670.690 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl CNN_1D_Block_.prehea -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D_Block_prehea -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.019 sec.
Execute       gen_rtl CNN_1D_Block_.prehea -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D_Block_prehea 
Command       gen_rtl returned 0; 0.006 sec.
Execute       gen_rtl CNN_1D_Block_.prehea -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D_Block_prehea 
Command       gen_rtl returned 0; 0.011 sec.
Execute       gen_tb_info CNN_1D_Block_.prehea -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.027 sec.
Execute       report -model CNN_1D_Block_.prehea -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Block_prehea_csynth.rpt -f 
Command       report returned 0; 0.029 sec.
Execute       report -model CNN_1D_Block_.prehea -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_Block_prehea_csynth.xml -f -x 
Command       report returned 0; 0.052 sec.
Execute       report -model CNN_1D_Block_.prehea -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.verbose.rpt -verbose -f 
Command       report returned 0; 0.306 sec.
Execute       db_write -model CNN_1D_Block_.prehea -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.adb -f 
Command       db_write returned 0; 0.367 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_24_16_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp<24, 16> -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_24_16_s_f_x_msb_2_table' to 'exp_24_16_s_f_x_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_24_16_s_exp_x_msb_1_table32' to 'exp_24_16_s_exp_xeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mul_50ns_50ns_100_2_1' to 'MASTER_CNN_mul_50fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mul_50fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_24_16_s'.
Command       create_rtl_model returned 0; 0.078 sec.
INFO: [HLS 200-111]  Elapsed time: 1.351 seconds; current allocated memory: 671.733 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl exp<24, 16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/exp_24_16_s -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.009 sec.
Execute       gen_rtl exp<24, 16> -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/exp_24_16_s 
Command       gen_rtl returned 0; 0.005 sec.
Execute       gen_rtl exp<24, 16> -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/exp_24_16_s 
Command       gen_rtl returned 0; 0.003 sec.
Execute       gen_tb_info exp<24, 16> -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.011 sec.
Execute       report -model exp<24, 16> -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/exp_24_16_s_csynth.rpt -f 
Command       report returned 0; 0.013 sec.
Execute       report -model exp<24, 16> -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/exp_24_16_s_csynth.xml -f -x 
Command       report returned 0; 0.01 sec.
Execute       report -model exp<24, 16> -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.verbose.rpt -verbose -f 
Command       report returned 0; 0.049 sec.
Execute       db_write -model exp<24, 16> -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.adb -f 
Command       db_write returned 0; 0.113 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer4_Dense'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Layer4_Dense -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mux_32_24_1_1' to 'MASTER_CNN_mux_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_sdiv_32ns_24s_16_36_seq_1' to 'MASTER_CNN_sdiv_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mul_mul_17ns_18s_35_1_1' to 'MASTER_CNN_mul_muibs' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/weight_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/weight_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mul_muibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mux_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_sdiv_3hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer4_Dense'.
Command       create_rtl_model returned 0; 0.197 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 673.332 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl Layer4_Dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/Layer4_Dense -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.012 sec.
Execute       gen_rtl Layer4_Dense -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/Layer4_Dense 
Command       gen_rtl returned 0; 0.009 sec.
Execute       gen_rtl Layer4_Dense -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/Layer4_Dense 
Command       gen_rtl returned 0; 0.01 sec.
Execute       gen_tb_info Layer4_Dense -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.02 sec.
Execute       report -model Layer4_Dense -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer4_Dense_csynth.rpt -f 
Command       report returned 0; 0.022 sec.
Execute       report -model Layer4_Dense -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/Layer4_Dense_csynth.xml -f -x 
Command       report returned 0; 0.019 sec.
Execute       report -model Layer4_Dense -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.verbose.rpt -verbose -f 
Command       report returned 0; 0.256 sec.
Execute       db_write -model Layer4_Dense -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.adb -f 
Command       db_write returned 0; 0.223 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_1D -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_CNN_1D_entry142_U0' to 'start_for_CNN_1D_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Layer12_Maxpool_read_U0' to 'start_for_Layer12kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Layer23_Maxpool_read_U0' to 'start_for_Layer23lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D'.
Command       create_rtl_model returned 0; 4.004 sec.
INFO: [HLS 200-111]  Elapsed time: 4.881 seconds; current allocated memory: 685.461 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl CNN_1D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/CNN_1D -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.029 sec.
Execute       gen_rtl CNN_1D -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/CNN_1D 
Command       gen_rtl returned 0; 0.015 sec.
Execute       gen_rtl CNN_1D -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/CNN_1D 
Command       gen_rtl returned 0; 0.035 sec.
Execute       gen_tb_info CNN_1D -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.485 sec.
Execute       report -model CNN_1D -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_csynth.rpt -f 
Command       report returned 0; 0.557 sec.
Execute       report -model CNN_1D -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/CNN_1D_csynth.xml -f -x 
Command       report returned 0; 0.797 sec.
Execute       report -model CNN_1D -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.verbose.rpt -verbose -f 
Command       report returned 0; 2.531 sec.
Execute       db_write -model CNN_1D -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.adb -f 
Command       db_write returned 0; 1.441 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MASTER_CNN'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MASTER_CNN -vendor xilinx -mg_file D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Config_rep' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/src_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/dst_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/saveValueLayer1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/saveValueLayer2_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/saveValueLayer3_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer1_WeightArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer1_BiasArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer2_WeightMatrix_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer2_BiasArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_0_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_2_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_3_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_Bias_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer4_weightArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer4_Bias_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MASTER_CNN' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Config_rep', 'src_V' and 'dst_V' to AXI-Lite port BUS_A.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_WeightArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_WeightArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_WeightMatrix_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_WeightMatrix_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_0_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_0_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_1_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_1_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_2_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_2_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_3_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_3_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_Bias_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_weightArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_weightArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MASTER_CNN'.
Command       create_rtl_model returned 0; 0.967 sec.
INFO: [HLS 200-111]  Elapsed time: 7.406 seconds; current allocated memory: 687.607 MB.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl MASTER_CNN -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/systemc/MASTER_CNN -synmodules CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN 
Command       gen_rtl returned 0; 0.012 sec.
Execute       gen_rtl MASTER_CNN -istop -style xilinx -f -lang vhdl -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/vhdl/MASTER_CNN 
Command       gen_rtl returned 0; 0.017 sec.
Execute       gen_rtl MASTER_CNN -istop -style xilinx -f -lang vlog -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/verilog/MASTER_CNN 
Command       gen_rtl returned 0; 0.012 sec.
Execute       export_constraint_db -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.constraint.tcl -f -tool general 
Command       export_constraint_db returned 0; 0.003 sec.
Execute       report -model MASTER_CNN -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.design.xml -verbose -f -dv 
Command       report returned 0; 1.416 sec.
Execute       report -model MASTER_CNN -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.sdaccel.xml -verbose -f -sdaccel 
Command       report returned 0; 0.015 sec.
Execute       gen_tb_info MASTER_CNN -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN -p D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db 
Command       gen_tb_info returned 0; 0.034 sec.
Execute       report -model MASTER_CNN -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/MASTER_CNN_csynth.rpt -f 
Command       report returned 0; 0.012 sec.
Execute       report -model MASTER_CNN -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/syn/report/MASTER_CNN_csynth.xml -f -x 
Command       report returned 0; 0.008 sec.
Execute       report -model MASTER_CNN -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.verbose.rpt -verbose -f 
Command       report returned 0; 0.462 sec.
Execute       db_write -model MASTER_CNN -o D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.adb -f 
Command       db_write returned 0; 0.135 sec.
Execute       sc_get_clocks MASTER_CNN 
Command       sc_get_clocks returned 0; 0 sec.
Execute       sc_get_portdomain MASTER_CNN 
Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: CNN_1D.entry11 CNN_1D.entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_ CNN_1D_Loop_Loop_Mul CNN_1D_Block_.prehea {exp<24, 16>} Layer4_Dense CNN_1D MASTER_CNN
INFO: [HLS 200-0] Handling components in module [CNN_1D_entry11] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Handling components in module [CNN_1D_entry142] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.compgen.tcl 
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [Layer1_ReadPadding] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.compgen.tcl 
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [mult_add] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.compgen.tcl 
INFO: [HLS 200-0] Found component MASTER_CNN_mac_mubkb.
INFO: [HLS 200-0] Append model MASTER_CNN_mac_mubkb
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Handling components in module [CNN_1D_Loop_Loop_Con] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Handling components in module [Layer12_Maxpool_read] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [Layer2_mult_inner] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.compgen.tcl 
INFO: [HLS 200-0] Found component MASTER_CNN_mul_mucud.
INFO: [HLS 200-0] Append model MASTER_CNN_mul_mucud
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Handling components in module [CNN_1D_Loop_2_proc14] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Handling components in module [Layer23_Maxpool_read] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Handling components in module [CNN_1D_Block_Layer2_s] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.compgen.tcl 
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [CNN_1D_Loop_Loop_Mul] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.compgen.tcl 
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [CNN_1D_Block_prehea] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.compgen.tcl 
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [exp_24_16_s] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.compgen.tcl 
INFO: [HLS 200-0] Found component MASTER_CNN_mul_50fYi.
INFO: [HLS 200-0] Append model MASTER_CNN_mul_50fYi
INFO: [HLS 200-0] Found component exp_24_16_s_f_x_mdEe.
INFO: [HLS 200-0] Append model exp_24_16_s_f_x_mdEe
INFO: [HLS 200-0] Found component exp_24_16_s_exp_xeOg.
INFO: [HLS 200-0] Append model exp_24_16_s_exp_xeOg
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [Layer4_Dense] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.compgen.tcl 
INFO: [HLS 200-0] Found component MASTER_CNN_mux_32g8j.
INFO: [HLS 200-0] Append model MASTER_CNN_mux_32g8j
INFO: [HLS 200-0] Found component MASTER_CNN_sdiv_3hbi.
INFO: [HLS 200-0] Append model MASTER_CNN_sdiv_3hbi
INFO: [HLS 200-0] Found component MASTER_CNN_mul_muibs.
INFO: [HLS 200-0] Append model MASTER_CNN_mul_muibs
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [CNN_1D] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.compgen.tcl 
INFO: [HLS 200-0] Found component fifo_w8_d1_A.
INFO: [HLS 200-0] Append model fifo_w8_d1_A
INFO: [HLS 200-0] Found component fifo_w8_d1_A.
INFO: [HLS 200-0] Append model fifo_w8_d1_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w8_d7_A.
INFO: [HLS 200-0] Append model fifo_w8_d7_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d192_A.
INFO: [HLS 200-0] Append model fifo_w18_d192_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d210_A.
INFO: [HLS 200-0] Append model fifo_w18_d210_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d104_A.
INFO: [HLS 200-0] Append model fifo_w18_d104_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d5_A.
INFO: [HLS 200-0] Append model fifo_w18_d5_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w18_d2_A.
INFO: [HLS 200-0] Append model fifo_w18_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component fifo_w17_d2_A.
INFO: [HLS 200-0] Append model fifo_w17_d2_A
INFO: [HLS 200-0] Found component start_for_CNN_1D_jbC.
INFO: [HLS 200-0] Append model start_for_CNN_1D_jbC
INFO: [HLS 200-0] Found component start_for_Layer12kbM.
INFO: [HLS 200-0] Append model start_for_Layer12kbM
INFO: [HLS 200-0] Found component start_for_Layer23lbW.
INFO: [HLS 200-0] Append model start_for_Layer23lbW
Command       ap_source returned 0; 0.02 sec.
INFO: [HLS 200-0] Handling components in module [MASTER_CNN] ... 
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.compgen.tcl 
INFO: [HLS 200-0] Found component MASTER_CNN_BUS_A_s_axi.
INFO: [HLS 200-0] Append model MASTER_CNN_BUS_A_s_axi
Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Append model CNN_1D_entry11
INFO: [HLS 200-0] Append model CNN_1D_entry142
INFO: [HLS 200-0] Append model Layer1_ReadPadding
INFO: [HLS 200-0] Append model mult_add
INFO: [HLS 200-0] Append model CNN_1D_Loop_Loop_Con
INFO: [HLS 200-0] Append model Layer12_Maxpool_read
INFO: [HLS 200-0] Append model Layer2_mult_inner
INFO: [HLS 200-0] Append model CNN_1D_Loop_2_proc14
INFO: [HLS 200-0] Append model Layer23_Maxpool_read
INFO: [HLS 200-0] Append model CNN_1D_Block_Layer2_s
INFO: [HLS 200-0] Append model CNN_1D_Loop_Loop_Mul
INFO: [HLS 200-0] Append model CNN_1D_Block_prehea
INFO: [HLS 200-0] Append model exp_24_16_s
INFO: [HLS 200-0] Append model Layer4_Dense
INFO: [HLS 200-0] Append model CNN_1D
INFO: [HLS 200-0] Append model MASTER_CNN
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: MASTER_CNN_mac_mubkb MASTER_CNN_mul_mucud MASTER_CNN_mul_50fYi exp_24_16_s_f_x_mdEe exp_24_16_s_exp_xeOg MASTER_CNN_mux_32g8j MASTER_CNN_sdiv_3hbi MASTER_CNN_mul_muibs fifo_w8_d1_A fifo_w8_d1_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w8_d7_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d192_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d210_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d104_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d5_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w18_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A fifo_w17_d2_A start_for_CNN_1D_jbC start_for_Layer12kbM start_for_Layer23lbW MASTER_CNN_BUS_A_s_axi CNN_1D_entry11 CNN_1D_entry142 Layer1_ReadPadding mult_add CNN_1D_Loop_Loop_Con Layer12_Maxpool_read Layer2_mult_inner CNN_1D_Loop_2_proc14 Layer23_Maxpool_read CNN_1D_Block_Layer2_s CNN_1D_Loop_Loop_Mul CNN_1D_Block_prehea exp_24_16_s Layer4_Dense CNN_1D MASTER_CNN
INFO: [HLS 200-0] To file: write model MASTER_CNN_mac_mubkb
INFO: [HLS 200-0] To file: write model MASTER_CNN_mul_mucud
INFO: [HLS 200-0] To file: write model MASTER_CNN_mul_50fYi
INFO: [HLS 200-0] To file: write model exp_24_16_s_f_x_mdEe
INFO: [HLS 200-0] To file: write model exp_24_16_s_exp_xeOg
INFO: [HLS 200-0] To file: write model MASTER_CNN_mux_32g8j
INFO: [HLS 200-0] To file: write model MASTER_CNN_sdiv_3hbi
INFO: [HLS 200-0] To file: write model MASTER_CNN_mul_muibs
INFO: [HLS 200-0] To file: write model fifo_w8_d1_A
INFO: [HLS 200-0] To file: write model fifo_w8_d1_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w8_d7_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d192_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d210_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d104_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d5_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w18_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model fifo_w17_d2_A
INFO: [HLS 200-0] To file: write model start_for_CNN_1D_jbC
INFO: [HLS 200-0] To file: write model start_for_Layer12kbM
INFO: [HLS 200-0] To file: write model start_for_Layer23lbW
INFO: [HLS 200-0] To file: write model MASTER_CNN_BUS_A_s_axi
INFO: [HLS 200-0] To file: write model CNN_1D_entry11
INFO: [HLS 200-0] To file: write model CNN_1D_entry142
INFO: [HLS 200-0] To file: write model Layer1_ReadPadding
INFO: [HLS 200-0] To file: write model mult_add
INFO: [HLS 200-0] To file: write model CNN_1D_Loop_Loop_Con
INFO: [HLS 200-0] To file: write model Layer12_Maxpool_read
INFO: [HLS 200-0] To file: write model Layer2_mult_inner
INFO: [HLS 200-0] To file: write model CNN_1D_Loop_2_proc14
INFO: [HLS 200-0] To file: write model Layer23_Maxpool_read
INFO: [HLS 200-0] To file: write model CNN_1D_Block_Layer2_s
INFO: [HLS 200-0] To file: write model CNN_1D_Loop_Loop_Mul
INFO: [HLS 200-0] To file: write model CNN_1D_Block_prehea
INFO: [HLS 200-0] To file: write model exp_24_16_s
INFO: [HLS 200-0] To file: write model Layer4_Dense
INFO: [HLS 200-0] To file: write model CNN_1D
INFO: [HLS 200-0] To file: write model MASTER_CNN
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
Execute       export_ssdm D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/a.export.ll 
Command       export_ssdm returned 0; 0.013 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.001 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0.002 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.003 sec.
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.007 sec.
Command             ap_source returned 0; 0.01 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.011 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.008 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.081 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.117 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.12 sec.
Command       ap_source returned 0; 0.12 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0.002 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.003 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.compgen.tcl 
Command       ap_source returned 0; 0.02 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.compgen.tcl 
Command       ap_source returned 0; 0.027 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'MASTER_CNN_mul_50fYi_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'exp_24_16_s_f_x_mdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_24_16_s_exp_xeOg_rom' using auto ROMs.
Command       ap_source returned 0; 0.177 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'MASTER_CNN_sdiv_3hbi_div'
Command       ap_source returned 0; 0.098 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'CNN_1D_Layer3_Int_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d7_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer12kbM' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer23lbW' using Shift Registers.
Command       ap_source returned 0; 10.248 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.compgen.tcl 
Execute         source ./BUS_A.slave.tcl 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.049 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.004 sec.
Execute               source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.007 sec.
Command             ap_source returned 0; 0.011 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.011 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.007 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0.004 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.083 sec.
Execute             source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0.001 sec.
Command           ap_source returned 0; 0.122 sec.
Execute           source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.124 sec.
Command       ap_source returned 0; 0.124 sec.
Execute       source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0.002 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.011 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.compgen.tcl 
Command       ap_source returned 0; 0.035 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.compgen.tcl 
Command       ap_source returned 0; 0.013 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.compgen.tcl 
Command       ap_source returned 0; 0.01 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry11.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_entry142.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer1_ReadPadding.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/mult_add.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Con.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer12_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer2_mult_inner.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_2_proc14.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer23_Maxpool_read.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_Layer2_s.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Loop_Loop_Mul.compgen.tcl 
Command       ap_source returned 0; 0.003 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D_Block_prehea.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/exp_24_16_s.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/Layer4_Dense.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/CNN_1D.compgen.tcl 
Command       ap_source returned 0; 0.032 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.constraint.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.004 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.tbgen.tcl 
Command       ap_source returned 0; 0.002 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/MASTER_CNN.constraint.tcl 
Command       ap_source returned 0; 0 sec.
Execute       sc_get_clocks MASTER_CNN 
Command       sc_get_clocks returned 0; 0 sec.
Execute       source D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:05 ; elapsed = 00:03:21 . Memory (MB): peak = 863.938 ; gain = 808.965
INFO: [SYSC 207-301] Generating SystemC RTL for MASTER_CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for MASTER_CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for MASTER_CNN.
Command     autosyn returned 0; 93.194 sec.
Command   csynth_design returned 0; 200.023 sec.
Command ap_source returned 0; 200.355 sec.
Execute cleanup_all 
Command cleanup_all returned 0; 0.116 sec.
