[11:25:52.921] <TB0>     INFO: *** Welcome to pxar ***
[11:25:52.921] <TB0>     INFO: *** Today: 2016/07/11
[11:25:52.927] <TB0>     INFO: *** Version: b2a7-dirty
[11:25:52.928] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:25:52.928] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:25:52.928] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//defaultMaskFile.dat
[11:25:52.928] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C15.dat
[11:25:52.004] <TB0>     INFO:         clk: 4
[11:25:52.004] <TB0>     INFO:         ctr: 4
[11:25:52.004] <TB0>     INFO:         sda: 19
[11:25:52.004] <TB0>     INFO:         tin: 9
[11:25:52.004] <TB0>     INFO:         level: 15
[11:25:52.004] <TB0>     INFO:         triggerdelay: 0
[11:25:52.004] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:25:52.004] <TB0>     INFO: Log level: DEBUG
[11:25:53.014] <TB0>     INFO: Found DTB DTB_WWXGRB
[11:25:53.026] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[11:25:53.029] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[11:25:53.031] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[11:25:54.585] <TB0>     INFO: DUT info: 
[11:25:54.585] <TB0>     INFO: The DUT currently contains the following objects:
[11:25:54.585] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:25:54.585] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[11:25:54.585] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[11:25:54.585] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:25:54.585] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:25:54.586] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:25:54.587] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:25:54.588] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:25:54.594] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29609984
[11:25:54.594] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x13eaf90
[11:25:54.594] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x135f770
[11:25:54.594] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f80d5d94010
[11:25:54.594] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f80dbfff510
[11:25:54.594] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29675520 fPxarMemory = 0x7f80d5d94010
[11:25:54.595] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[11:25:54.596] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[11:25:54.596] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.5 C
[11:25:54.596] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:25:54.996] <TB0>     INFO: enter 'restricted' command line mode
[11:25:54.997] <TB0>     INFO: enter test to run
[11:25:54.997] <TB0>     INFO:   test: FPIXTest no parameter change
[11:25:54.997] <TB0>     INFO:   running: fpixtest
[11:25:54.997] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:25:54.999] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:25:54.999] <TB0>     INFO: ######################################################################
[11:25:54.999] <TB0>     INFO: PixTestFPIXTest::doTest()
[11:25:54.999] <TB0>     INFO: ######################################################################
[11:25:54.003] <TB0>     INFO: ######################################################################
[11:25:54.003] <TB0>     INFO: PixTestPretest::doTest()
[11:25:54.003] <TB0>     INFO: ######################################################################
[11:25:55.005] <TB0>     INFO:    ----------------------------------------------------------------------
[11:25:55.005] <TB0>     INFO:    PixTestPretest::programROC() 
[11:25:55.005] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:12.152] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:26:12.152] <TB0>     INFO: IA differences per ROC:  19.3 17.7 20.1 18.5 20.1 19.3 17.7 19.3 18.5 19.3 18.5 18.5 18.5 18.5 20.1 18.5
[11:26:12.222] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:12.222] <TB0>     INFO:    PixTestPretest::checkIdig() 
[11:26:12.222] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:13.475] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[11:26:13.981] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[11:26:14.483] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[11:26:14.984] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[11:26:15.486] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[11:26:15.988] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[11:26:16.491] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[11:26:16.992] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[11:26:17.494] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[11:26:17.996] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[11:26:18.498] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[11:26:18.999] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[11:26:19.501] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[11:26:19.003] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[11:26:20.504] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[11:26:21.006] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[11:26:21.260] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 1.6 2.4 1.6 2.4 1.6 2.4 2.4 1.6 1.6 1.6 1.6 2.4 
[11:26:21.260] <TB0>     INFO: Test took 9041 ms.
[11:26:21.260] <TB0>     INFO: PixTestPretest::checkIdig() done.
[11:26:21.291] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:21.291] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:26:21.291] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:21.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[11:26:21.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.6688 mA
[11:26:21.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  75 Ia 23.0687 mA
[11:26:21.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 25.4688 mA
[11:26:21.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  73 Ia 23.0687 mA
[11:26:21.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  79 Ia 24.6688 mA
[11:26:21.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  76 Ia 23.8687 mA
[11:26:22.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[11:26:22.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[11:26:22.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8687 mA
[11:26:22.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[11:26:22.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[11:26:22.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[11:26:22.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[11:26:22.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[11:26:22.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[11:26:23.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 24.6688 mA
[11:26:23.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  72 Ia 23.8687 mA
[11:26:23.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[11:26:23.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.2688 mA
[11:26:23.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 23.8687 mA
[11:26:23.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[11:26:23.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[11:26:23.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[11:26:23.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[11:26:23.919] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 25.4688 mA
[11:26:24.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  76 Ia 23.0687 mA
[11:26:24.123] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 24.6688 mA
[11:26:24.224] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 23.0687 mA
[11:26:24.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 25.4688 mA
[11:26:24.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  77 Ia 23.0687 mA
[11:26:24.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 25.4688 mA
[11:26:24.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  75 Ia 22.2688 mA
[11:26:24.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 25.4688 mA
[11:26:24.828] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  77 Ia 23.8687 mA
[11:26:24.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[11:26:25.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 25.4688 mA
[11:26:25.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 23.0687 mA
[11:26:25.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  86 Ia 24.6688 mA
[11:26:25.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 24.6688 mA
[11:26:25.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 23.8687 mA
[11:26:25.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[11:26:25.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[11:26:25.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 24.6688 mA
[11:26:25.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  78 Ia 23.0687 mA
[11:26:25.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  84 Ia 24.6688 mA
[11:26:26.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  81 Ia 24.6688 mA
[11:26:26.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.0687 mA
[11:26:26.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  84 Ia 24.6688 mA
[11:26:26.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  81 Ia 24.6688 mA
[11:26:26.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  78 Ia 23.0687 mA
[11:26:26.554] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  84 Ia 25.4688 mA
[11:26:26.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  76 Ia 23.0687 mA
[11:26:26.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[11:26:26.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[11:26:26.958] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[11:26:27.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.4688 mA
[11:26:27.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  70 Ia 23.0687 mA
[11:26:27.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 24.6688 mA
[11:26:27.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  73 Ia 23.8687 mA
[11:26:27.463] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[11:26:27.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 25.4688 mA
[11:26:27.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.0687 mA
[11:26:27.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.6688 mA
[11:26:27.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 23.0687 mA
[11:26:27.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 25.4688 mA
[11:26:28.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  77 Ia 23.0687 mA
[11:26:28.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  83 Ia 24.6688 mA
[11:26:28.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  80 Ia 23.8687 mA
[11:26:28.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  76
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  72
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[11:26:28.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[11:26:28.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[11:26:28.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[11:26:28.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  76
[11:26:28.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[11:26:28.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  73
[11:26:28.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[11:26:30.130] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[11:26:30.130] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  19.3  19.3  19.3
[11:26:30.170] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:30.170] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[11:26:30.170] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:30.307] <TB0>     INFO: Expecting 231680 events.
[11:26:38.822] <TB0>     INFO: 231680 events read in total (7795ms).
[11:26:38.977] <TB0>     INFO: Test took 8804ms.
[11:26:39.181] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 114 and Delta(CalDel) = 57
[11:26:39.186] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 58
[11:26:39.189] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[11:26:39.193] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 74 and Delta(CalDel) = 59
[11:26:39.196] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 87 and Delta(CalDel) = 58
[11:26:39.200] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 59
[11:26:39.203] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 58
[11:26:39.209] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 105 and Delta(CalDel) = 58
[11:26:39.213] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 78 and Delta(CalDel) = 61
[11:26:39.216] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 110 and Delta(CalDel) = 63
[11:26:39.220] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 77 and Delta(CalDel) = 58
[11:26:39.223] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 60
[11:26:39.227] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 58
[11:26:39.230] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 81 and Delta(CalDel) = 59
[11:26:39.234] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 75 and Delta(CalDel) = 62
[11:26:39.238] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 68 and Delta(CalDel) = 65
[11:26:39.284] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:26:39.325] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:39.325] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:26:39.325] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:39.473] <TB0>     INFO: Expecting 231680 events.
[11:26:47.694] <TB0>     INFO: 231680 events read in total (7506ms).
[11:26:47.699] <TB0>     INFO: Test took 8370ms.
[11:26:47.723] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29
[11:26:48.034] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29
[11:26:48.038] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[11:26:48.041] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[11:26:48.045] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29
[11:26:48.048] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[11:26:48.052] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 28
[11:26:48.055] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 30.5
[11:26:48.060] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[11:26:48.064] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[11:26:48.069] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[11:26:48.074] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[11:26:48.078] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29
[11:26:48.081] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 28.5
[11:26:48.085] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[11:26:48.088] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 33
[11:26:48.128] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:26:48.128] <TB0>     INFO: CalDel:      124   132   133   128   124   119   116   111   136   141   131   126   124   133   140   153
[11:26:48.128] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    52    51    51    51    51    51    51    51    51
[11:26:48.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat
[11:26:48.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C1.dat
[11:26:48.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C2.dat
[11:26:48.133] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C3.dat
[11:26:48.133] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C4.dat
[11:26:48.133] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C5.dat
[11:26:48.133] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C6.dat
[11:26:48.133] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C7.dat
[11:26:48.134] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C8.dat
[11:26:48.134] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C9.dat
[11:26:48.134] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C10.dat
[11:26:48.134] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C11.dat
[11:26:48.134] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C12.dat
[11:26:48.134] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C13.dat
[11:26:48.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C14.dat
[11:26:48.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:26:48.135] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:26:48.135] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:26:48.135] <TB0>     INFO: PixTestPretest::doTest() done, duration: 53 seconds
[11:26:48.135] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:26:48.223] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:26:48.223] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:26:48.223] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:26:48.223] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:26:48.226] <TB0>     INFO: ######################################################################
[11:26:48.226] <TB0>     INFO: PixTestTiming::doTest()
[11:26:48.226] <TB0>     INFO: ######################################################################
[11:26:48.227] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:48.227] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[11:26:48.227] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:48.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:26:50.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:26:52.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:26:55.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:26:57.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:26:59.607] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:27:01.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:27:04.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:27:06.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:27:08.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:27:10.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:27:12.714] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:27:14.989] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:27:17.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:27:19.536] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:27:21.810] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:27:24.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:27:26.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:27:28.250] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:27:29.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:27:32.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:27:33.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:27:35.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:27:36.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:27:38.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:27:40.208] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:27:42.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:27:44.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:27:47.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:27:49.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:27:51.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:27:53.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:27:56.122] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:27:58.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:28:00.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:28:01.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:28:03.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:28:09.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:28:10.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:28:12.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:28:13.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:28:19.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:28:21.802] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:28:24.077] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:28:26.350] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:28:28.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:28:30.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:28:32.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:28:35.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:28:37.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:28:39.427] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:28:41.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:28:43.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:28:46.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:28:48.522] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:28:50.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:28:53.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:28:55.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:28:57.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:29:00.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:29:02.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:29:04.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:29:07.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:29:09.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:29:11.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:29:13.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:29:16.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:29:28.669] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:29:30.942] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:29:33.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:29:35.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:29:37.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:29:40.040] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:29:42.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:29:44.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:29:46.861] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:29:49.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:29:51.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:29:53.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:29:55.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:29:58.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:30:02.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:30:03.901] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:30:05.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:30:08.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:30:10.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:30:11.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:30:13.381] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:30:15.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:30:16.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:30:19.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:30:23.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:30:26.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:30:29.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:30:33.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:30:36.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:30:39.694] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:30:41.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:30:42.924] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:30:44.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:30:45.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:30:59.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:31:00.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:31:02.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:31:03.614] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:31:17.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:31:19.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:31:21.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:31:23.852] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:31:26.125] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:31:28.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:31:30.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:31:32.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:31:35.596] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:31:37.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:31:40.143] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:31:42.416] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:31:44.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:31:46.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:31:49.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:31:51.520] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:31:53.793] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:31:56.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:31:58.341] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:32:00.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:32:02.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:32:05.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:32:07.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:32:10.098] <TB0>     INFO: TBM Phase Settings: 244
[11:32:10.098] <TB0>     INFO: 400MHz Phase: 5
[11:32:10.099] <TB0>     INFO: 160MHz Phase: 7
[11:32:10.100] <TB0>     INFO: Functional Phase Area: 4
[11:32:10.102] <TB0>     INFO: Test took 321875 ms.
[11:32:10.102] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:32:10.103] <TB0>     INFO:    ----------------------------------------------------------------------
[11:32:10.103] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[11:32:10.103] <TB0>     INFO:    ----------------------------------------------------------------------
[11:32:10.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:32:12.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:32:15.584] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:32:19.361] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:32:23.139] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:32:26.915] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:32:30.693] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:32:34.469] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:32:36.743] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:32:39.390] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:32:42.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:32:43.560] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:32:45.085] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:32:46.604] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:32:48.125] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:32:49.647] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:32:52.671] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:32:55.694] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:32:57.966] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:32:59.487] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:33:01.005] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:33:02.524] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:33:04.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:33:05.563] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:33:08.587] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:33:11.423] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:33:14.450] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:33:16.726] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:33:18.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:33:21.271] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:33:23.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:33:25.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:33:28.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:33:31.492] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:33:33.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:33:36.226] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:33:38.500] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:33:40.773] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:33:43.048] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:33:45.325] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:33:48.352] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:33:51.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:33:54.590] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:33:56.866] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:33:59.144] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:34:01.417] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:34:03.694] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:34:05.968] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:34:08.992] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:34:12.016] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:34:14.476] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:34:16.750] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:34:19.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:34:21.299] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:34:23.572] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:34:25.846] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:34:28.870] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:34:31.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:34:34.166] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:34:35.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:34:37.219] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:34:38.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:34:40.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:34:41.788] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:34:45.006] <TB0>     INFO: ROC Delay Settings: 228
[11:34:45.006] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[11:34:45.006] <TB0>     INFO: ROC Port 0 Delay: 4
[11:34:45.006] <TB0>     INFO: ROC Port 1 Delay: 4
[11:34:45.006] <TB0>     INFO: Functional ROC Area: 4
[11:34:45.011] <TB0>     INFO: Test took 154908 ms.
[11:34:45.011] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[11:34:45.011] <TB0>     INFO:    ----------------------------------------------------------------------
[11:34:45.011] <TB0>     INFO:    PixTestTiming::TimingTest()
[11:34:45.011] <TB0>     INFO:    ----------------------------------------------------------------------
[11:34:46.151] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4818 4818 4818 4819 4819 4818 4818 4819 e062 c000 a101 80b1 4819 4818 4819 4819 4819 4819 4819 4819 e062 c000 
[11:34:46.152] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4818 4819 4818 4818 4819 4818 4818 4819 e022 c000 a102 80c0 4818 4818 4818 4818 4819 4818 4819 4819 e022 c000 
[11:34:46.153] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 a103 8000 4818 4818 4819 4819 4818 4819 4818 4819 e022 c000 
[11:34:46.153] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:35:00.461] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:00.461] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:35:14.501] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:14.501] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:35:28.564] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:28.564] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:35:42.586] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:42.586] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:35:56.608] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:56.608] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:36:10.713] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:10.713] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:36:24.785] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:24.785] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:36:38.917] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:38.917] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:36:53.007] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:53.007] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:37:07.121] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:07.501] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:07.513] <TB0>     INFO: Decoding statistics:
[11:37:07.513] <TB0>     INFO:   General information:
[11:37:07.513] <TB0>     INFO: 	 16bit words read:         240000000
[11:37:07.513] <TB0>     INFO: 	 valid events total:       20000000
[11:37:07.514] <TB0>     INFO: 	 empty events:             20000000
[11:37:07.514] <TB0>     INFO: 	 valid events with pixels: 0
[11:37:07.514] <TB0>     INFO: 	 valid pixel hits:         0
[11:37:07.514] <TB0>     INFO:   Event errors: 	           0
[11:37:07.514] <TB0>     INFO: 	 start marker:             0
[11:37:07.514] <TB0>     INFO: 	 stop marker:              0
[11:37:07.514] <TB0>     INFO: 	 overflow:                 0
[11:37:07.514] <TB0>     INFO: 	 invalid 5bit words:       0
[11:37:07.514] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[11:37:07.514] <TB0>     INFO:   TBM errors: 		           0
[11:37:07.514] <TB0>     INFO: 	 flawed TBM headers:       0
[11:37:07.514] <TB0>     INFO: 	 flawed TBM trailers:      0
[11:37:07.514] <TB0>     INFO: 	 event ID mismatches:      0
[11:37:07.514] <TB0>     INFO:   ROC errors: 		           0
[11:37:07.514] <TB0>     INFO: 	 missing ROC header(s):    0
[11:37:07.514] <TB0>     INFO: 	 misplaced readback start: 0
[11:37:07.514] <TB0>     INFO:   Pixel decoding errors:	   0
[11:37:07.514] <TB0>     INFO: 	 pixel data incomplete:    0
[11:37:07.514] <TB0>     INFO: 	 pixel address:            0
[11:37:07.514] <TB0>     INFO: 	 pulse height fill bit:    0
[11:37:07.514] <TB0>     INFO: 	 buffer corruption:        0
[11:37:07.514] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.514] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:37:07.514] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.514] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.514] <TB0>     INFO:    Read back bit status: 1
[11:37:07.514] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.514] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.514] <TB0>     INFO:    Timings are good!
[11:37:07.514] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.514] <TB0>     INFO: Test took 142503 ms.
[11:37:07.514] <TB0>     INFO: PixTestTiming::TimingTest() done.
[11:37:07.514] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:37:07.514] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:37:07.514] <TB0>     INFO: PixTestTiming::doTest took 619291 ms.
[11:37:07.514] <TB0>     INFO: PixTestTiming::doTest() done
[11:37:07.514] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:37:07.514] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[11:37:07.515] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[11:37:07.515] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[11:37:07.515] <TB0>     INFO: Write out ROCDelayScan3_V0
[11:37:07.516] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[11:37:07.516] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:37:07.870] <TB0>     INFO: ######################################################################
[11:37:07.871] <TB0>     INFO: PixTestAlive::doTest()
[11:37:07.871] <TB0>     INFO: ######################################################################
[11:37:07.874] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.874] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:37:07.874] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:07.875] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:37:08.219] <TB0>     INFO: Expecting 41600 events.
[11:37:12.313] <TB0>     INFO: 41600 events read in total (3379ms).
[11:37:12.314] <TB0>     INFO: Test took 4439ms.
[11:37:12.322] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:12.323] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:37:12.323] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:37:12.697] <TB0>     INFO: PixTestAlive::aliveTest() done
[11:37:12.697] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:37:12.697] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:37:12.700] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:12.700] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:37:12.700] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:12.701] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:37:13.046] <TB0>     INFO: Expecting 41600 events.
[11:37:16.009] <TB0>     INFO: 41600 events read in total (2249ms).
[11:37:16.010] <TB0>     INFO: Test took 3309ms.
[11:37:16.010] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:16.010] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:37:16.010] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:37:16.011] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:37:16.412] <TB0>     INFO: PixTestAlive::maskTest() done
[11:37:16.412] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:37:16.415] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:16.416] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:37:16.416] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:16.417] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:37:16.773] <TB0>     INFO: Expecting 41600 events.
[11:37:20.875] <TB0>     INFO: 41600 events read in total (3387ms).
[11:37:20.876] <TB0>     INFO: Test took 4459ms.
[11:37:20.883] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:20.883] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[11:37:20.883] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:37:21.262] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[11:37:21.263] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:37:21.263] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:37:21.263] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[11:37:21.274] <TB0>     INFO: ######################################################################
[11:37:21.274] <TB0>     INFO: PixTestTrim::doTest()
[11:37:21.274] <TB0>     INFO: ######################################################################
[11:37:21.282] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:21.282] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:37:21.282] <TB0>     INFO:    ----------------------------------------------------------------------
[11:37:21.363] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:37:21.363] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:37:21.387] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:37:21.387] <TB0>     INFO:     run 1 of 1
[11:37:21.387] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:37:21.730] <TB0>     INFO: Expecting 5025280 events.
[11:38:06.465] <TB0>     INFO: 1389640 events read in total (44020ms).
[11:38:50.668] <TB0>     INFO: 2765920 events read in total (88223ms).
[11:39:36.323] <TB0>     INFO: 4156432 events read in total (133878ms).
[11:40:03.948] <TB0>     INFO: 5025280 events read in total (161503ms).
[11:40:03.991] <TB0>     INFO: Test took 162604ms.
[11:40:04.052] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:40:04.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:40:05.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:40:06.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:40:08.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:40:09.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:40:10.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:40:12.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:40:13.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:40:15.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:40:16.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:40:17.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:40:18.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:40:20.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:40:21.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:40:22.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:40:24.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:40:25.391] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293396480
[11:40:25.394] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2531 minThrLimit = 97.2366 minThrNLimit = 123.075 -> result = 97.2531 -> 97
[11:40:25.395] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2349 minThrLimit = 82.2262 minThrNLimit = 104.853 -> result = 82.2349 -> 82
[11:40:25.395] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8831 minThrLimit = 92.8719 minThrNLimit = 122.201 -> result = 92.8831 -> 92
[11:40:25.395] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.5121 minThrLimit = 80.5088 minThrNLimit = 104.733 -> result = 80.5121 -> 80
[11:40:25.396] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9311 minThrLimit = 85.9302 minThrNLimit = 109.086 -> result = 85.9311 -> 85
[11:40:25.396] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.089 minThrLimit = 103.074 minThrNLimit = 128.077 -> result = 103.089 -> 103
[11:40:25.397] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0669 minThrLimit = 97.0516 minThrNLimit = 120.078 -> result = 97.0669 -> 97
[11:40:25.397] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.217 minThrLimit = 105.067 minThrNLimit = 129.718 -> result = 105.217 -> 105
[11:40:25.398] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.804 minThrLimit = 79.7887 minThrNLimit = 101.799 -> result = 79.804 -> 79
[11:40:25.398] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5701 minThrLimit = 86.5463 minThrNLimit = 107.92 -> result = 86.5701 -> 86
[11:40:25.398] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2831 minThrLimit = 94.26 minThrNLimit = 114.089 -> result = 94.2831 -> 94
[11:40:25.399] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0677 minThrLimit = 86.9552 minThrNLimit = 106.047 -> result = 87.0677 -> 87
[11:40:25.399] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4494 minThrLimit = 83.4286 minThrNLimit = 104.068 -> result = 83.4494 -> 83
[11:40:25.400] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.9275 minThrLimit = 79.9141 minThrNLimit = 100.604 -> result = 79.9275 -> 79
[11:40:25.400] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8316 minThrLimit = 91.767 minThrNLimit = 115.073 -> result = 91.8316 -> 91
[11:40:25.400] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8942 minThrLimit = 84.8868 minThrNLimit = 105.592 -> result = 84.8942 -> 84
[11:40:25.400] <TB0>     INFO: ROC 0 VthrComp = 97
[11:40:25.401] <TB0>     INFO: ROC 1 VthrComp = 82
[11:40:25.401] <TB0>     INFO: ROC 2 VthrComp = 92
[11:40:25.401] <TB0>     INFO: ROC 3 VthrComp = 80
[11:40:25.401] <TB0>     INFO: ROC 4 VthrComp = 85
[11:40:25.401] <TB0>     INFO: ROC 5 VthrComp = 103
[11:40:25.401] <TB0>     INFO: ROC 6 VthrComp = 97
[11:40:25.401] <TB0>     INFO: ROC 7 VthrComp = 105
[11:40:25.401] <TB0>     INFO: ROC 8 VthrComp = 79
[11:40:25.402] <TB0>     INFO: ROC 9 VthrComp = 86
[11:40:25.402] <TB0>     INFO: ROC 10 VthrComp = 94
[11:40:25.402] <TB0>     INFO: ROC 11 VthrComp = 87
[11:40:25.402] <TB0>     INFO: ROC 12 VthrComp = 83
[11:40:25.402] <TB0>     INFO: ROC 13 VthrComp = 79
[11:40:25.403] <TB0>     INFO: ROC 14 VthrComp = 91
[11:40:25.403] <TB0>     INFO: ROC 15 VthrComp = 84
[11:40:25.403] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:40:25.403] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:40:25.423] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:40:25.423] <TB0>     INFO:     run 1 of 1
[11:40:25.424] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:40:25.767] <TB0>     INFO: Expecting 5025280 events.
[11:41:01.906] <TB0>     INFO: 885336 events read in total (35424ms).
[11:41:37.516] <TB0>     INFO: 1768888 events read in total (71034ms).
[11:42:13.226] <TB0>     INFO: 2651112 events read in total (106744ms).
[11:42:48.257] <TB0>     INFO: 3524216 events read in total (141775ms).
[11:43:25.555] <TB0>     INFO: 4392184 events read in total (179073ms).
[11:43:51.331] <TB0>     INFO: 5025280 events read in total (204849ms).
[11:43:51.414] <TB0>     INFO: Test took 205990ms.
[11:43:51.604] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:43:51.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:43:53.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:43:55.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:43:56.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:43:58.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:44:00.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:44:01.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:44:03.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:44:05.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:44:06.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:44:08.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:44:10.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:44:11.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:44:13.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:44:14.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:44:16.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:44:18.214] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296181760
[11:44:18.217] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.519 for pixel 6/70 mean/min/max = 43.9971/31.3309/56.6634
[11:44:18.218] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.1162 for pixel 18/6 mean/min/max = 44.2503/31.9634/56.5372
[11:44:18.218] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.0379 for pixel 2/24 mean/min/max = 45.4795/33.5809/57.3782
[11:44:18.218] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.2648 for pixel 20/3 mean/min/max = 44.1201/33.498/54.7421
[11:44:18.219] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.2407 for pixel 34/74 mean/min/max = 43.8146/32.7622/54.867
[11:44:18.219] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.8557 for pixel 0/3 mean/min/max = 43.1441/31.3426/54.9456
[11:44:18.220] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.8568 for pixel 0/68 mean/min/max = 43.9052/31.7955/56.0149
[11:44:18.220] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.738 for pixel 5/28 mean/min/max = 48.1082/33.1675/63.049
[11:44:18.220] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.5304 for pixel 0/18 mean/min/max = 46.5811/36.4815/56.6806
[11:44:18.222] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7737 for pixel 4/16 mean/min/max = 44.7561/32.5339/56.9784
[11:44:18.222] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.1041 for pixel 6/79 mean/min/max = 45.4748/32.7772/58.1724
[11:44:18.222] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.7951 for pixel 22/11 mean/min/max = 44.4497/32.0395/56.8599
[11:44:18.223] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.881 for pixel 1/6 mean/min/max = 44.1564/32.279/56.0339
[11:44:18.223] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.5071 for pixel 51/65 mean/min/max = 46.1345/35.6025/56.6664
[11:44:18.223] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.297 for pixel 15/32 mean/min/max = 45.7167/34.1264/57.3069
[11:44:18.224] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.0931 for pixel 35/0 mean/min/max = 45.2071/32.2207/58.1935
[11:44:18.224] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:18.357] <TB0>     INFO: Expecting 411648 events.
[11:44:26.130] <TB0>     INFO: 411648 events read in total (7058ms).
[11:44:26.137] <TB0>     INFO: Expecting 411648 events.
[11:44:33.833] <TB0>     INFO: 411648 events read in total (7036ms).
[11:44:33.842] <TB0>     INFO: Expecting 411648 events.
[11:44:41.563] <TB0>     INFO: 411648 events read in total (7062ms).
[11:44:41.575] <TB0>     INFO: Expecting 411648 events.
[11:44:49.261] <TB0>     INFO: 411648 events read in total (7034ms).
[11:44:49.277] <TB0>     INFO: Expecting 411648 events.
[11:44:56.950] <TB0>     INFO: 411648 events read in total (7017ms).
[11:44:56.966] <TB0>     INFO: Expecting 411648 events.
[11:45:04.608] <TB0>     INFO: 411648 events read in total (6987ms).
[11:45:04.626] <TB0>     INFO: Expecting 411648 events.
[11:45:12.281] <TB0>     INFO: 411648 events read in total (6996ms).
[11:45:12.302] <TB0>     INFO: Expecting 411648 events.
[11:45:19.970] <TB0>     INFO: 411648 events read in total (7015ms).
[11:45:19.994] <TB0>     INFO: Expecting 411648 events.
[11:45:27.607] <TB0>     INFO: 411648 events read in total (6972ms).
[11:45:27.635] <TB0>     INFO: Expecting 411648 events.
[11:45:35.281] <TB0>     INFO: 411648 events read in total (6999ms).
[11:45:35.311] <TB0>     INFO: Expecting 411648 events.
[11:45:42.917] <TB0>     INFO: 411648 events read in total (6963ms).
[11:45:42.946] <TB0>     INFO: Expecting 411648 events.
[11:45:50.644] <TB0>     INFO: 411648 events read in total (7052ms).
[11:45:50.677] <TB0>     INFO: Expecting 411648 events.
[11:45:58.172] <TB0>     INFO: 411648 events read in total (6854ms).
[11:45:58.206] <TB0>     INFO: Expecting 411648 events.
[11:46:05.814] <TB0>     INFO: 411648 events read in total (6962ms).
[11:46:05.850] <TB0>     INFO: Expecting 411648 events.
[11:46:13.384] <TB0>     INFO: 411648 events read in total (6890ms).
[11:46:13.423] <TB0>     INFO: Expecting 411648 events.
[11:46:20.922] <TB0>     INFO: 411648 events read in total (6865ms).
[11:46:20.966] <TB0>     INFO: Test took 122742ms.
[11:46:21.480] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2235 < 35 for itrim = 109; old thr = 34.1855 ... break
[11:46:21.519] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2388 < 35 for itrim = 97; old thr = 33.8515 ... break
[11:46:21.567] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1115 < 35 for itrim = 113; old thr = 34.1989 ... break
[11:46:21.612] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1127 < 35 for itrim = 94; old thr = 34.3526 ... break
[11:46:21.650] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4621 < 35 for itrim = 87; old thr = 34.508 ... break
[11:46:21.678] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1835 < 35 for itrim = 84; old thr = 34.6105 ... break
[11:46:21.708] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.075 < 35 for itrim = 91; old thr = 33.8101 ... break
[11:46:21.740] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3297 < 35 for itrim = 120; old thr = 34.1469 ... break
[11:46:21.766] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4286 < 35 for itrim+1 = 91; old thr = 34.9056 ... break
[11:46:21.796] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1645 < 35 for itrim = 104; old thr = 34.062 ... break
[11:46:21.821] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0944 < 35 for itrim = 102; old thr = 34.9045 ... break
[11:46:21.855] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2068 < 35 for itrim+1 = 96; old thr = 34.8427 ... break
[11:46:21.880] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9627 < 35 for itrim+1 = 81; old thr = 34.5317 ... break
[11:46:21.903] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0949 < 35 for itrim = 80; old thr = 33.7015 ... break
[11:46:21.938] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1144 < 35 for itrim = 101; old thr = 34.5173 ... break
[11:46:21.959] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8654 < 35 for itrim = 87; old thr = 33.0046 ... break
[11:46:22.035] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:46:22.047] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:46:22.047] <TB0>     INFO:     run 1 of 1
[11:46:22.047] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:46:22.393] <TB0>     INFO: Expecting 5025280 events.
[11:46:58.345] <TB0>     INFO: 870552 events read in total (35237ms).
[11:47:33.582] <TB0>     INFO: 1738896 events read in total (70474ms).
[11:48:09.057] <TB0>     INFO: 2606344 events read in total (105949ms).
[11:48:43.431] <TB0>     INFO: 3463376 events read in total (140323ms).
[11:49:20.130] <TB0>     INFO: 4315560 events read in total (177022ms).
[11:49:49.262] <TB0>     INFO: 5025280 events read in total (206154ms).
[11:49:49.354] <TB0>     INFO: Test took 207307ms.
[11:49:49.547] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:49.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:51.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:53.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:54.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:56.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:57.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:59.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:50:00.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:50:02.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:50:03.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:50:05.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:50:06.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:50:08.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:50:09.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:50:11.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:50:13.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:50:14.609] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311558144
[11:50:14.611] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.913251 .. 66.530699
[11:50:14.685] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 76 (-1/-1) hits flags = 528 (plus default)
[11:50:14.696] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:50:14.696] <TB0>     INFO:     run 1 of 1
[11:50:14.696] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:50:15.040] <TB0>     INFO: Expecting 2263040 events.
[11:50:52.968] <TB0>     INFO: 992328 events read in total (37207ms).
[11:51:29.827] <TB0>     INFO: 1973944 events read in total (74066ms).
[11:51:41.164] <TB0>     INFO: 2263040 events read in total (85403ms).
[11:51:41.195] <TB0>     INFO: Test took 86500ms.
[11:51:41.261] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:51:41.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:51:42.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:51:43.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:51:44.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:51:45.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:51:47.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:51:48.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:51:49.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:51:50.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:51:51.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:51:52.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:51:53.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:51:55.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:51:56.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:51:57.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:51:58.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:51:59.644] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409550848
[11:51:59.727] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.461838 .. 49.105562
[11:51:59.802] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 59 (-1/-1) hits flags = 528 (plus default)
[11:51:59.813] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:51:59.813] <TB0>     INFO:     run 1 of 1
[11:51:59.813] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:52:00.157] <TB0>     INFO: Expecting 1863680 events.
[11:52:40.809] <TB0>     INFO: 1129568 events read in total (39937ms).
[11:53:07.419] <TB0>     INFO: 1863680 events read in total (66549ms).
[11:53:07.443] <TB0>     INFO: Test took 67631ms.
[11:53:07.487] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:07.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:53:08.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:53:09.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:10.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:11.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:12.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:53:13.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:53:14.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:53:15.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:53:17.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:53:18.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:53:19.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:53:20.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:53:21.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:53:22.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:53:23.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:53:24.403] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409579520
[11:53:24.489] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.578576 .. 49.105562
[11:53:24.564] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 59 (-1/-1) hits flags = 528 (plus default)
[11:53:24.575] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:53:24.575] <TB0>     INFO:     run 1 of 1
[11:53:24.575] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:53:24.921] <TB0>     INFO: Expecting 1697280 events.
[11:54:05.497] <TB0>     INFO: 1090728 events read in total (39861ms).
[11:54:27.414] <TB0>     INFO: 1697280 events read in total (61778ms).
[11:54:27.431] <TB0>     INFO: Test took 62856ms.
[11:54:27.470] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:27.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:54:28.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:54:29.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:54:30.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:54:31.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:54:32.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:54:33.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:54:34.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:54:35.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:54:36.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:54:37.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:54:38.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:54:39.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:54:40.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:54:41.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:54:42.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:54:43.604] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409579520
[11:54:43.688] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.543144 .. 49.105562
[11:54:43.763] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 59 (-1/-1) hits flags = 528 (plus default)
[11:54:43.773] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:54:43.773] <TB0>     INFO:     run 1 of 1
[11:54:43.773] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:54:44.116] <TB0>     INFO: Expecting 1664000 events.
[11:55:26.029] <TB0>     INFO: 1083144 events read in total (41198ms).
[11:55:47.280] <TB0>     INFO: 1664000 events read in total (62449ms).
[11:55:47.298] <TB0>     INFO: Test took 63526ms.
[11:55:47.340] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:47.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:55:48.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:55:49.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:55:50.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:55:51.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:55:52.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:55:53.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:55:54.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:55:55.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:55:56.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:55:57.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:55:58.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:55:59.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:56:00.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:56:01.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:56:02.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:56:03.530] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409579520
[11:56:03.614] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:56:03.615] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:56:03.626] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:56:03.626] <TB0>     INFO:     run 1 of 1
[11:56:03.627] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:56:03.975] <TB0>     INFO: Expecting 1364480 events.
[11:56:43.474] <TB0>     INFO: 1075880 events read in total (38784ms).
[11:56:54.335] <TB0>     INFO: 1364480 events read in total (49646ms).
[11:56:54.349] <TB0>     INFO: Test took 50722ms.
[11:56:54.382] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:56:54.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:56:55.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:56:56.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:56:57.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:56:58.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:56:59.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:57:00.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:57:01.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:57:02.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:57:03.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:57:04.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:57:05.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:57:06.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:57:07.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:57:08.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:57:09.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:57:10.776] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409583616
[11:57:10.813] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[11:57:10.814] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[11:57:10.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[11:57:10.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[11:57:10.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[11:57:10.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[11:57:10.815] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[11:57:10.815] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C0.dat
[11:57:10.823] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C1.dat
[11:57:10.831] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C2.dat
[11:57:10.838] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C3.dat
[11:57:10.845] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C4.dat
[11:57:10.852] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C5.dat
[11:57:10.859] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C6.dat
[11:57:10.866] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C7.dat
[11:57:10.873] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C8.dat
[11:57:10.881] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C9.dat
[11:57:10.888] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C10.dat
[11:57:10.895] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C11.dat
[11:57:10.902] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C12.dat
[11:57:10.909] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C13.dat
[11:57:10.916] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C14.dat
[11:57:10.923] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C15.dat
[11:57:10.930] <TB0>     INFO: PixTestTrim::trimTest() done
[11:57:10.930] <TB0>     INFO: vtrim:     109  97 113  94  87  84  91 120  91 104 102  96  81  80 101  87 
[11:57:10.930] <TB0>     INFO: vthrcomp:   97  82  92  80  85 103  97 105  79  86  94  87  83  79  91  84 
[11:57:10.930] <TB0>     INFO: vcal mean:  35.01  35.02  35.05  35.01  35.02  34.97  34.94  35.01  35.02  34.96  34.97  34.96  34.98  35.01  34.99  35.01 
[11:57:10.930] <TB0>     INFO: vcal RMS:    0.86   0.83   0.80   0.76   0.75   0.85   0.83   0.89   0.78   0.84   0.85   0.81   0.83   0.77   0.83   0.83 
[11:57:10.930] <TB0>     INFO: bits mean:  10.11  10.23   9.44   9.81  10.13  10.31   9.74   8.95   8.55   9.59   9.42   9.92   9.71   8.43   9.58   8.90 
[11:57:10.930] <TB0>     INFO: bits RMS:    2.58   2.49   2.59   2.50   2.42   2.54   2.82   2.58   2.44   2.68   2.66   2.61   2.65   2.62   2.40   2.88 
[11:57:10.941] <TB0>     INFO:    ----------------------------------------------------------------------
[11:57:10.941] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:57:10.941] <TB0>     INFO:    ----------------------------------------------------------------------
[11:57:10.944] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:57:10.944] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:57:10.958] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:57:10.958] <TB0>     INFO:     run 1 of 1
[11:57:10.958] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:57:11.303] <TB0>     INFO: Expecting 4160000 events.
[11:57:57.239] <TB0>     INFO: 1111290 events read in total (45221ms).
[11:58:41.859] <TB0>     INFO: 2213855 events read in total (89841ms).
[11:59:26.747] <TB0>     INFO: 3303210 events read in total (134729ms).
[12:00:01.062] <TB0>     INFO: 4160000 events read in total (169044ms).
[12:00:01.131] <TB0>     INFO: Test took 170173ms.
[12:00:01.266] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:00:01.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:00:03.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:00:05.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:00:07.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:00:09.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:00:11.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:00:13.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:00:15.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:00:16.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:00:18.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:00:20.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:00:22.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:00:24.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:00:26.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:00:28.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:00:30.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:00:32.348] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351252480
[12:00:32.349] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:00:32.423] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:00:32.423] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[12:00:32.434] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:00:32.434] <TB0>     INFO:     run 1 of 1
[12:00:32.434] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:00:32.785] <TB0>     INFO: Expecting 3868800 events.
[12:01:19.081] <TB0>     INFO: 1103835 events read in total (45581ms).
[12:02:04.148] <TB0>     INFO: 2197840 events read in total (90649ms).
[12:02:48.375] <TB0>     INFO: 3278740 events read in total (134875ms).
[12:03:13.419] <TB0>     INFO: 3868800 events read in total (159920ms).
[12:03:13.491] <TB0>     INFO: Test took 161057ms.
[12:03:13.634] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:13.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:03:15.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:03:17.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:03:19.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:03:21.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:03:23.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:03:25.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:03:26.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:03:28.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:03:30.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:03:32.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:03:34.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:03:36.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:03:38.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:03:40.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:03:42.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:03:44.082] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347144192
[12:03:44.083] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:03:44.156] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:03:44.156] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[12:03:44.167] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:03:44.167] <TB0>     INFO:     run 1 of 1
[12:03:44.167] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:44.510] <TB0>     INFO: Expecting 3577600 events.
[12:04:31.630] <TB0>     INFO: 1146005 events read in total (46405ms).
[12:05:17.862] <TB0>     INFO: 2277195 events read in total (92637ms).
[12:06:03.840] <TB0>     INFO: 3395915 events read in total (138615ms).
[12:06:11.681] <TB0>     INFO: 3577600 events read in total (146456ms).
[12:06:11.736] <TB0>     INFO: Test took 147569ms.
[12:06:11.844] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:06:12.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:06:13.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:06:15.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:06:17.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:06:19.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:06:21.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:06:22.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:06:24.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:06:26.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:28.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:06:29.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:06:31.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:06:33.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:06:35.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:06:37.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:06:39.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:06:41.640] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390709248
[12:06:41.641] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:06:41.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:06:41.728] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[12:06:41.747] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:06:41.747] <TB0>     INFO:     run 1 of 1
[12:06:41.748] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:06:42.108] <TB0>     INFO: Expecting 3556800 events.
[12:07:29.549] <TB0>     INFO: 1148405 events read in total (46726ms).
[12:08:15.971] <TB0>     INFO: 2282310 events read in total (93148ms).
[12:09:02.132] <TB0>     INFO: 3403640 events read in total (139309ms).
[12:09:08.809] <TB0>     INFO: 3556800 events read in total (145986ms).
[12:09:08.859] <TB0>     INFO: Test took 147111ms.
[12:09:08.969] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:09:09.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:09:10.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:09:12.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:09:14.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:09:16.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:09:18.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:09:19.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:09:21.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:09:23.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:09:25.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:09:26.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:09:28.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:09:30.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:09:32.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:09:34.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:09:35.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:09:37.560] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408244224
[12:09:37.561] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:09:37.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:09:37.634] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[12:09:37.646] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:09:37.646] <TB0>     INFO:     run 1 of 1
[12:09:37.646] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:09:37.989] <TB0>     INFO: Expecting 3598400 events.
[12:10:25.057] <TB0>     INFO: 1141515 events read in total (46354ms).
[12:11:13.121] <TB0>     INFO: 2268635 events read in total (94419ms).
[12:11:58.868] <TB0>     INFO: 3383650 events read in total (140165ms).
[12:12:07.935] <TB0>     INFO: 3598400 events read in total (149232ms).
[12:12:07.988] <TB0>     INFO: Test took 150342ms.
[12:12:08.097] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:08.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:12:10.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:12:11.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:12:13.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:12:15.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:12:17.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:12:19.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:12:20.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:12:22.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:12:24.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:12:26.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:12:27.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:12:29.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:12:31.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:12:33.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:12:35.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:12:36.927] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408244224
[12:12:36.928] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.14773, thr difference RMS: 1.63932
[12:12:36.928] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.59493, thr difference RMS: 1.22861
[12:12:36.928] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.3787, thr difference RMS: 1.73527
[12:12:36.928] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.77914, thr difference RMS: 1.1371
[12:12:36.929] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.00522, thr difference RMS: 1.29643
[12:12:36.929] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.7111, thr difference RMS: 1.53069
[12:12:36.929] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.55229, thr difference RMS: 1.71521
[12:12:36.929] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.77, thr difference RMS: 1.28862
[12:12:36.930] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.91876, thr difference RMS: 1.3211
[12:12:36.930] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.52185, thr difference RMS: 1.29915
[12:12:36.930] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.19957, thr difference RMS: 1.77058
[12:12:36.930] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.73021, thr difference RMS: 1.60476
[12:12:36.931] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.58185, thr difference RMS: 1.22431
[12:12:36.931] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.53947, thr difference RMS: 1.13049
[12:12:36.931] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.99445, thr difference RMS: 1.61734
[12:12:36.931] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.25144, thr difference RMS: 1.36887
[12:12:36.931] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.16279, thr difference RMS: 1.64367
[12:12:36.932] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.70255, thr difference RMS: 1.22003
[12:12:36.932] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.47442, thr difference RMS: 1.70645
[12:12:36.932] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.75283, thr difference RMS: 1.12259
[12:12:36.932] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.14218, thr difference RMS: 1.31131
[12:12:36.933] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.8988, thr difference RMS: 1.53208
[12:12:36.933] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.63352, thr difference RMS: 1.72795
[12:12:36.933] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.8279, thr difference RMS: 1.29368
[12:12:36.933] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.90908, thr difference RMS: 1.31344
[12:12:36.934] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.39233, thr difference RMS: 1.32838
[12:12:36.934] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.20106, thr difference RMS: 1.7839
[12:12:36.934] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.73189, thr difference RMS: 1.57537
[12:12:36.934] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.60572, thr difference RMS: 1.23615
[12:12:36.934] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.59972, thr difference RMS: 1.13098
[12:12:36.935] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.98993, thr difference RMS: 1.6149
[12:12:36.935] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.22003, thr difference RMS: 1.3681
[12:12:36.935] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.30341, thr difference RMS: 1.61656
[12:12:36.935] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.90501, thr difference RMS: 1.22286
[12:12:36.936] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.66368, thr difference RMS: 1.70535
[12:12:36.936] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.85212, thr difference RMS: 1.11635
[12:12:36.936] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.34389, thr difference RMS: 1.30099
[12:12:36.936] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.2459, thr difference RMS: 1.54351
[12:12:36.936] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.70178, thr difference RMS: 1.7053
[12:12:36.937] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.0618, thr difference RMS: 1.26849
[12:12:36.937] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.00268, thr difference RMS: 1.29795
[12:12:36.937] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.41968, thr difference RMS: 1.30234
[12:12:36.937] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.24135, thr difference RMS: 1.76198
[12:12:36.938] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.74843, thr difference RMS: 1.57721
[12:12:36.938] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.77387, thr difference RMS: 1.22102
[12:12:36.938] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.81306, thr difference RMS: 1.10958
[12:12:36.938] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.11738, thr difference RMS: 1.59257
[12:12:36.939] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.26879, thr difference RMS: 1.36993
[12:12:36.939] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.38566, thr difference RMS: 1.6189
[12:12:36.939] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0944, thr difference RMS: 1.1886
[12:12:36.939] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.80311, thr difference RMS: 1.69133
[12:12:36.939] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.80719, thr difference RMS: 1.10104
[12:12:36.940] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.45302, thr difference RMS: 1.3176
[12:12:36.940] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.5228, thr difference RMS: 1.55116
[12:12:36.940] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.84736, thr difference RMS: 1.689
[12:12:36.940] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.2255, thr difference RMS: 1.26582
[12:12:36.941] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.06895, thr difference RMS: 1.29408
[12:12:36.941] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.38009, thr difference RMS: 1.31411
[12:12:36.941] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.34616, thr difference RMS: 1.76827
[12:12:36.941] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.78852, thr difference RMS: 1.57433
[12:12:36.941] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.93096, thr difference RMS: 1.21621
[12:12:36.942] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.99998, thr difference RMS: 1.11972
[12:12:36.942] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.21484, thr difference RMS: 1.57121
[12:12:36.942] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.3312, thr difference RMS: 1.37777
[12:12:37.050] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[12:12:37.054] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2115 seconds
[12:12:37.054] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:12:37.764] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:12:37.764] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:12:37.767] <TB0>     INFO: ######################################################################
[12:12:37.767] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[12:12:37.767] <TB0>     INFO: ######################################################################
[12:12:37.767] <TB0>     INFO:    ----------------------------------------------------------------------
[12:12:37.767] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:12:37.767] <TB0>     INFO:    ----------------------------------------------------------------------
[12:12:37.767] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:12:37.780] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:12:37.780] <TB0>     INFO:     run 1 of 1
[12:12:37.780] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:12:38.123] <TB0>     INFO: Expecting 59072000 events.
[12:13:07.168] <TB0>     INFO: 1072200 events read in total (28330ms).
[12:13:35.495] <TB0>     INFO: 2140800 events read in total (56657ms).
[12:14:03.931] <TB0>     INFO: 3210000 events read in total (85093ms).
[12:14:31.515] <TB0>     INFO: 4281800 events read in total (112677ms).
[12:15:00.235] <TB0>     INFO: 5350200 events read in total (141397ms).
[12:15:28.438] <TB0>     INFO: 6418600 events read in total (169600ms).
[12:15:57.117] <TB0>     INFO: 7490400 events read in total (198279ms).
[12:16:25.657] <TB0>     INFO: 8559200 events read in total (226819ms).
[12:16:54.109] <TB0>     INFO: 9628000 events read in total (255271ms).
[12:17:22.829] <TB0>     INFO: 10700400 events read in total (283991ms).
[12:17:51.393] <TB0>     INFO: 11768800 events read in total (312555ms).
[12:18:19.920] <TB0>     INFO: 12837600 events read in total (341082ms).
[12:18:48.722] <TB0>     INFO: 13910200 events read in total (369884ms).
[12:19:17.447] <TB0>     INFO: 14978600 events read in total (398609ms).
[12:19:45.615] <TB0>     INFO: 16047400 events read in total (426777ms).
[12:20:13.940] <TB0>     INFO: 17119000 events read in total (455102ms).
[12:20:42.396] <TB0>     INFO: 18187600 events read in total (483558ms).
[12:21:11.017] <TB0>     INFO: 19257400 events read in total (512179ms).
[12:21:39.625] <TB0>     INFO: 20329200 events read in total (540787ms).
[12:22:08.055] <TB0>     INFO: 21396800 events read in total (569217ms).
[12:22:36.612] <TB0>     INFO: 22466000 events read in total (597774ms).
[12:23:05.356] <TB0>     INFO: 23537800 events read in total (626518ms).
[12:23:33.601] <TB0>     INFO: 24606400 events read in total (654764ms).
[12:24:02.139] <TB0>     INFO: 25676200 events read in total (683301ms).
[12:24:30.295] <TB0>     INFO: 26747200 events read in total (711457ms).
[12:24:58.855] <TB0>     INFO: 27815600 events read in total (740017ms).
[12:25:27.270] <TB0>     INFO: 28885400 events read in total (768432ms).
[12:25:55.790] <TB0>     INFO: 29956800 events read in total (796952ms).
[12:26:24.291] <TB0>     INFO: 31025200 events read in total (825453ms).
[12:26:52.731] <TB0>     INFO: 32095000 events read in total (853893ms).
[12:27:21.283] <TB0>     INFO: 33165400 events read in total (882445ms).
[12:27:49.868] <TB0>     INFO: 34233400 events read in total (911030ms).
[12:28:18.392] <TB0>     INFO: 35302000 events read in total (939554ms).
[12:28:46.950] <TB0>     INFO: 36373400 events read in total (968112ms).
[12:29:15.381] <TB0>     INFO: 37441600 events read in total (996543ms).
[12:29:43.996] <TB0>     INFO: 38509600 events read in total (1025158ms).
[12:30:12.568] <TB0>     INFO: 39580000 events read in total (1053730ms).
[12:30:40.985] <TB0>     INFO: 40648800 events read in total (1082147ms).
[12:31:09.489] <TB0>     INFO: 41716800 events read in total (1110651ms).
[12:31:37.936] <TB0>     INFO: 42784800 events read in total (1139098ms).
[12:32:06.390] <TB0>     INFO: 43856000 events read in total (1167552ms).
[12:32:34.985] <TB0>     INFO: 44924000 events read in total (1196147ms).
[12:33:03.485] <TB0>     INFO: 45991600 events read in total (1224647ms).
[12:33:32.053] <TB0>     INFO: 47059800 events read in total (1253215ms).
[12:34:00.559] <TB0>     INFO: 48130200 events read in total (1281721ms).
[12:34:29.082] <TB0>     INFO: 49198000 events read in total (1310244ms).
[12:34:57.500] <TB0>     INFO: 50265200 events read in total (1338662ms).
[12:35:26.111] <TB0>     INFO: 51332600 events read in total (1367273ms).
[12:35:54.654] <TB0>     INFO: 52403800 events read in total (1395816ms).
[12:36:22.953] <TB0>     INFO: 53472000 events read in total (1424115ms).
[12:36:51.242] <TB0>     INFO: 54539000 events read in total (1452404ms).
[12:37:19.648] <TB0>     INFO: 55606600 events read in total (1480810ms).
[12:37:47.867] <TB0>     INFO: 56676000 events read in total (1509029ms).
[12:38:16.423] <TB0>     INFO: 57745200 events read in total (1537585ms).
[12:38:44.734] <TB0>     INFO: 58813600 events read in total (1565896ms).
[12:38:51.942] <TB0>     INFO: 59072000 events read in total (1573104ms).
[12:38:51.963] <TB0>     INFO: Test took 1574183ms.
[12:38:52.023] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:38:52.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:38:52.171] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:53.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:38:53.356] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:54.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:38:54.553] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:55.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:38:55.737] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:56.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:38:56.927] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:58.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:38:58.067] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:59.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:38:59.253] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:00.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:39:00.422] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:01.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:39:01.597] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:02.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:39:02.736] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:03.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:39:03.905] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:05.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:39:05.088] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:06.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:39:06.276] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:07.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:39:07.448] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:08.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:39:08.637] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:09.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:39:09.805] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:10.997] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499929088
[12:39:11.028] <TB0>     INFO: PixTestScurves::scurves() done 
[12:39:11.028] <TB0>     INFO: Vcal mean:  35.11  35.04  35.08  35.05  35.05  35.01  34.97  35.08  35.09  35.03  35.08  35.07  35.07  35.07  35.08  35.15 
[12:39:11.028] <TB0>     INFO: Vcal RMS:    0.74   0.71   0.69   0.63   0.62   0.73   0.70   0.75   0.63   0.70   0.73   0.70   0.70   0.62   0.70   0.70 
[12:39:11.028] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:39:11.104] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:39:11.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:39:11.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:39:11.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:39:11.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:39:11.104] <TB0>     INFO: ######################################################################
[12:39:11.104] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:39:11.104] <TB0>     INFO: ######################################################################
[12:39:11.109] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:39:11.452] <TB0>     INFO: Expecting 41600 events.
[12:39:15.563] <TB0>     INFO: 41600 events read in total (3383ms).
[12:39:15.564] <TB0>     INFO: Test took 4455ms.
[12:39:15.572] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:15.572] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:39:15.572] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:39:15.581] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[12:39:15.581] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:39:15.581] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:39:15.581] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:39:15.917] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:39:16.261] <TB0>     INFO: Expecting 41600 events.
[12:39:20.446] <TB0>     INFO: 41600 events read in total (3470ms).
[12:39:20.447] <TB0>     INFO: Test took 4530ms.
[12:39:20.455] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:20.455] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:39:20.455] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:39:20.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.222
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.084
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.191
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 171
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.795
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,8] phvalue 181
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.93
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.291
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 174
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.975
[12:39:20.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 175
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.39
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 171
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.996
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.937
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 177
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.12
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.139
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.681
[12:39:20.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.965
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 167
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.202
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 159
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.675
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 180
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:39:20.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:39:20.547] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:39:20.893] <TB0>     INFO: Expecting 41600 events.
[12:39:25.043] <TB0>     INFO: 41600 events read in total (3436ms).
[12:39:25.044] <TB0>     INFO: Test took 4497ms.
[12:39:25.052] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:25.052] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:39:25.052] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:39:25.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:39:25.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 0
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.8206
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,60] phvalue 55
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3904
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 71
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3262
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 71
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9625
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7737
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 82
[12:39:25.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9575
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 70
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5389
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 77
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.475
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 62
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7025
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 73
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5284
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 78
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1098
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 61
[12:39:25.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2474
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 69
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7173
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 68
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9272
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 64
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.4653
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 58
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5018
[12:39:25.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 77
[12:39:25.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 60, 0 0
[12:39:25.463] <TB0>     INFO: Expecting 2560 events.
[12:39:26.421] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:26.422] <TB0>     INFO: Test took 1360ms.
[12:39:26.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:26.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[12:39:26.931] <TB0>     INFO: Expecting 2560 events.
[12:39:27.888] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:27.889] <TB0>     INFO: Test took 1467ms.
[12:39:27.889] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:27.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 2 2
[12:39:28.396] <TB0>     INFO: Expecting 2560 events.
[12:39:29.353] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:29.354] <TB0>     INFO: Test took 1464ms.
[12:39:29.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:29.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[12:39:29.861] <TB0>     INFO: Expecting 2560 events.
[12:39:30.824] <TB0>     INFO: 2560 events read in total (248ms).
[12:39:30.825] <TB0>     INFO: Test took 1470ms.
[12:39:30.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:30.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 4 4
[12:39:31.333] <TB0>     INFO: Expecting 2560 events.
[12:39:32.289] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:32.290] <TB0>     INFO: Test took 1465ms.
[12:39:32.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:32.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 5 5
[12:39:32.797] <TB0>     INFO: Expecting 2560 events.
[12:39:33.758] <TB0>     INFO: 2560 events read in total (245ms).
[12:39:33.758] <TB0>     INFO: Test took 1468ms.
[12:39:33.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:33.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[12:39:34.266] <TB0>     INFO: Expecting 2560 events.
[12:39:35.223] <TB0>     INFO: 2560 events read in total (243ms).
[12:39:35.223] <TB0>     INFO: Test took 1464ms.
[12:39:35.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:35.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 7 7
[12:39:35.731] <TB0>     INFO: Expecting 2560 events.
[12:39:36.689] <TB0>     INFO: 2560 events read in total (243ms).
[12:39:36.690] <TB0>     INFO: Test took 1467ms.
[12:39:36.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:36.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 8 8
[12:39:37.202] <TB0>     INFO: Expecting 2560 events.
[12:39:38.160] <TB0>     INFO: 2560 events read in total (243ms).
[12:39:38.160] <TB0>     INFO: Test took 1470ms.
[12:39:38.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:38.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 9 9
[12:39:38.668] <TB0>     INFO: Expecting 2560 events.
[12:39:39.625] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:39.626] <TB0>     INFO: Test took 1465ms.
[12:39:39.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:39.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 10 10
[12:39:40.133] <TB0>     INFO: Expecting 2560 events.
[12:39:41.091] <TB0>     INFO: 2560 events read in total (243ms).
[12:39:41.091] <TB0>     INFO: Test took 1465ms.
[12:39:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 11 11
[12:39:41.599] <TB0>     INFO: Expecting 2560 events.
[12:39:42.556] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:42.556] <TB0>     INFO: Test took 1464ms.
[12:39:42.557] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:42.557] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[12:39:43.064] <TB0>     INFO: Expecting 2560 events.
[12:39:44.023] <TB0>     INFO: 2560 events read in total (244ms).
[12:39:44.024] <TB0>     INFO: Test took 1467ms.
[12:39:44.024] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:44.024] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 13 13
[12:39:44.532] <TB0>     INFO: Expecting 2560 events.
[12:39:45.489] <TB0>     INFO: 2560 events read in total (243ms).
[12:39:45.489] <TB0>     INFO: Test took 1465ms.
[12:39:45.489] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:45.490] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 14 14
[12:39:45.999] <TB0>     INFO: Expecting 2560 events.
[12:39:46.956] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:46.956] <TB0>     INFO: Test took 1466ms.
[12:39:46.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:46.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 15 15
[12:39:47.464] <TB0>     INFO: Expecting 2560 events.
[12:39:48.421] <TB0>     INFO: 2560 events read in total (242ms).
[12:39:48.421] <TB0>     INFO: Test took 1464ms.
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[12:39:48.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC15
[12:39:48.424] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:48.931] <TB0>     INFO: Expecting 655360 events.
[12:40:00.693] <TB0>     INFO: 655360 events read in total (11047ms).
[12:40:00.706] <TB0>     INFO: Expecting 655360 events.
[12:40:12.347] <TB0>     INFO: 655360 events read in total (11081ms).
[12:40:12.361] <TB0>     INFO: Expecting 655360 events.
[12:40:24.019] <TB0>     INFO: 655360 events read in total (11097ms).
[12:40:24.041] <TB0>     INFO: Expecting 655360 events.
[12:40:35.761] <TB0>     INFO: 655360 events read in total (11171ms).
[12:40:35.784] <TB0>     INFO: Expecting 655360 events.
[12:40:47.415] <TB0>     INFO: 655360 events read in total (11081ms).
[12:40:47.445] <TB0>     INFO: Expecting 655360 events.
[12:40:59.060] <TB0>     INFO: 655360 events read in total (11072ms).
[12:40:59.093] <TB0>     INFO: Expecting 655360 events.
[12:41:10.515] <TB0>     INFO: 655360 events read in total (10878ms).
[12:41:10.552] <TB0>     INFO: Expecting 655360 events.
[12:41:21.946] <TB0>     INFO: 655360 events read in total (10855ms).
[12:41:21.986] <TB0>     INFO: Expecting 655360 events.
[12:41:33.652] <TB0>     INFO: 655360 events read in total (11132ms).
[12:41:33.697] <TB0>     INFO: Expecting 655360 events.
[12:41:45.333] <TB0>     INFO: 655360 events read in total (11106ms).
[12:41:45.383] <TB0>     INFO: Expecting 655360 events.
[12:41:57.035] <TB0>     INFO: 655360 events read in total (11125ms).
[12:41:57.089] <TB0>     INFO: Expecting 655360 events.
[12:42:08.749] <TB0>     INFO: 655360 events read in total (11133ms).
[12:42:08.808] <TB0>     INFO: Expecting 655360 events.
[12:42:20.604] <TB0>     INFO: 655360 events read in total (11270ms).
[12:42:20.665] <TB0>     INFO: Expecting 655360 events.
[12:42:32.338] <TB0>     INFO: 655360 events read in total (11146ms).
[12:42:32.405] <TB0>     INFO: Expecting 655360 events.
[12:42:44.133] <TB0>     INFO: 655360 events read in total (11202ms).
[12:42:44.203] <TB0>     INFO: Expecting 655360 events.
[12:42:55.874] <TB0>     INFO: 655360 events read in total (11144ms).
[12:42:55.948] <TB0>     INFO: Test took 187524ms.
[12:42:56.042] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:42:56.349] <TB0>     INFO: Expecting 655360 events.
[12:43:08.158] <TB0>     INFO: 655360 events read in total (11094ms).
[12:43:08.170] <TB0>     INFO: Expecting 655360 events.
[12:43:19.881] <TB0>     INFO: 655360 events read in total (11149ms).
[12:43:19.897] <TB0>     INFO: Expecting 655360 events.
[12:43:31.533] <TB0>     INFO: 655360 events read in total (11079ms).
[12:43:31.553] <TB0>     INFO: Expecting 655360 events.
[12:43:43.293] <TB0>     INFO: 655360 events read in total (11187ms).
[12:43:43.317] <TB0>     INFO: Expecting 655360 events.
[12:43:54.975] <TB0>     INFO: 655360 events read in total (11106ms).
[12:43:55.004] <TB0>     INFO: Expecting 655360 events.
[12:44:06.634] <TB0>     INFO: 655360 events read in total (11085ms).
[12:44:06.666] <TB0>     INFO: Expecting 655360 events.
[12:44:18.357] <TB0>     INFO: 655360 events read in total (11145ms).
[12:44:18.393] <TB0>     INFO: Expecting 655360 events.
[12:44:29.993] <TB0>     INFO: 655360 events read in total (11062ms).
[12:44:30.033] <TB0>     INFO: Expecting 655360 events.
[12:44:41.819] <TB0>     INFO: 655360 events read in total (11249ms).
[12:44:41.865] <TB0>     INFO: Expecting 655360 events.
[12:44:53.532] <TB0>     INFO: 655360 events read in total (11140ms).
[12:44:53.582] <TB0>     INFO: Expecting 655360 events.
[12:45:05.230] <TB0>     INFO: 655360 events read in total (11122ms).
[12:45:05.285] <TB0>     INFO: Expecting 655360 events.
[12:45:16.938] <TB0>     INFO: 655360 events read in total (11126ms).
[12:45:16.999] <TB0>     INFO: Expecting 655360 events.
[12:45:28.646] <TB0>     INFO: 655360 events read in total (11121ms).
[12:45:28.708] <TB0>     INFO: Expecting 655360 events.
[12:45:40.490] <TB0>     INFO: 655360 events read in total (11255ms).
[12:45:40.560] <TB0>     INFO: Expecting 655360 events.
[12:45:52.226] <TB0>     INFO: 655360 events read in total (11140ms).
[12:45:52.296] <TB0>     INFO: Expecting 655360 events.
[12:46:03.985] <TB0>     INFO: 655360 events read in total (11163ms).
[12:46:04.059] <TB0>     INFO: Test took 188017ms.
[12:46:04.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:46:04.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:46:04.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:46:04.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:46:04.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:46:04.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:46:04.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:46:04.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:46:04.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:46:04.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:46:04.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.241] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:46:04.241] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.241] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:46:04.241] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:46:04.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:46:04.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:46:04.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:04.243] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:46:04.243] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.250] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.257] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:04.264] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:04.271] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:46:04.278] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:46:04.285] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:46:04.292] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.300] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:04.306] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:04.314] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:46:04.321] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.328] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.335] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.342] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:04.349] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:04.356] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:46:04.363] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:46:04.370] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:46:04.377] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.384] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.391] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.398] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.405] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.412] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.420] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.427] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.434] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.441] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:04.448] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:04.455] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:04.462] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:46:04.469] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:46:04.477] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:46:04.505] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[12:46:04.506] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[12:46:04.506] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[12:46:04.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[12:46:04.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[12:46:04.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[12:46:04.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[12:46:04.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[12:46:04.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[12:46:04.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[12:46:04.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[12:46:04.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[12:46:04.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[12:46:04.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[12:46:04.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[12:46:04.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[12:46:04.856] <TB0>     INFO: Expecting 41600 events.
[12:46:08.699] <TB0>     INFO: 41600 events read in total (3128ms).
[12:46:08.700] <TB0>     INFO: Test took 4187ms.
[12:46:09.345] <TB0>     INFO: Expecting 41600 events.
[12:46:13.180] <TB0>     INFO: 41600 events read in total (3120ms).
[12:46:13.181] <TB0>     INFO: Test took 4179ms.
[12:46:13.826] <TB0>     INFO: Expecting 41600 events.
[12:46:17.657] <TB0>     INFO: 41600 events read in total (3116ms).
[12:46:17.658] <TB0>     INFO: Test took 4177ms.
[12:46:17.960] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:18.093] <TB0>     INFO: Expecting 2560 events.
[12:46:19.055] <TB0>     INFO: 2560 events read in total (247ms).
[12:46:19.056] <TB0>     INFO: Test took 1096ms.
[12:46:19.058] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:19.564] <TB0>     INFO: Expecting 2560 events.
[12:46:20.522] <TB0>     INFO: 2560 events read in total (243ms).
[12:46:20.523] <TB0>     INFO: Test took 1465ms.
[12:46:20.525] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:21.031] <TB0>     INFO: Expecting 2560 events.
[12:46:21.989] <TB0>     INFO: 2560 events read in total (243ms).
[12:46:21.990] <TB0>     INFO: Test took 1465ms.
[12:46:21.992] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:22.502] <TB0>     INFO: Expecting 2560 events.
[12:46:23.461] <TB0>     INFO: 2560 events read in total (244ms).
[12:46:23.463] <TB0>     INFO: Test took 1471ms.
[12:46:23.466] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:23.970] <TB0>     INFO: Expecting 2560 events.
[12:46:24.927] <TB0>     INFO: 2560 events read in total (243ms).
[12:46:24.927] <TB0>     INFO: Test took 1461ms.
[12:46:24.929] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:25.442] <TB0>     INFO: Expecting 2560 events.
[12:46:26.399] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:26.399] <TB0>     INFO: Test took 1470ms.
[12:46:26.401] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:26.908] <TB0>     INFO: Expecting 2560 events.
[12:46:27.865] <TB0>     INFO: 2560 events read in total (243ms).
[12:46:27.866] <TB0>     INFO: Test took 1465ms.
[12:46:27.867] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:28.374] <TB0>     INFO: Expecting 2560 events.
[12:46:29.334] <TB0>     INFO: 2560 events read in total (245ms).
[12:46:29.334] <TB0>     INFO: Test took 1467ms.
[12:46:29.336] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:29.845] <TB0>     INFO: Expecting 2560 events.
[12:46:30.804] <TB0>     INFO: 2560 events read in total (244ms).
[12:46:30.804] <TB0>     INFO: Test took 1470ms.
[12:46:30.806] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:31.314] <TB0>     INFO: Expecting 2560 events.
[12:46:32.272] <TB0>     INFO: 2560 events read in total (243ms).
[12:46:32.272] <TB0>     INFO: Test took 1466ms.
[12:46:32.274] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:32.781] <TB0>     INFO: Expecting 2560 events.
[12:46:33.737] <TB0>     INFO: 2560 events read in total (241ms).
[12:46:33.738] <TB0>     INFO: Test took 1464ms.
[12:46:33.742] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:34.246] <TB0>     INFO: Expecting 2560 events.
[12:46:35.203] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:35.203] <TB0>     INFO: Test took 1461ms.
[12:46:35.205] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:35.711] <TB0>     INFO: Expecting 2560 events.
[12:46:36.670] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:36.671] <TB0>     INFO: Test took 1466ms.
[12:46:36.672] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:37.183] <TB0>     INFO: Expecting 2560 events.
[12:46:38.143] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:38.143] <TB0>     INFO: Test took 1471ms.
[12:46:38.147] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:38.652] <TB0>     INFO: Expecting 2560 events.
[12:46:39.611] <TB0>     INFO: 2560 events read in total (245ms).
[12:46:39.611] <TB0>     INFO: Test took 1464ms.
[12:46:39.613] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:40.120] <TB0>     INFO: Expecting 2560 events.
[12:46:41.076] <TB0>     INFO: 2560 events read in total (241ms).
[12:46:41.079] <TB0>     INFO: Test took 1466ms.
[12:46:41.081] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:41.585] <TB0>     INFO: Expecting 2560 events.
[12:46:42.552] <TB0>     INFO: 2560 events read in total (252ms).
[12:46:42.555] <TB0>     INFO: Test took 1474ms.
[12:46:42.557] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:43.063] <TB0>     INFO: Expecting 2560 events.
[12:46:44.020] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:44.020] <TB0>     INFO: Test took 1463ms.
[12:46:44.022] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:44.529] <TB0>     INFO: Expecting 2560 events.
[12:46:45.486] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:45.486] <TB0>     INFO: Test took 1464ms.
[12:46:45.489] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:45.994] <TB0>     INFO: Expecting 2560 events.
[12:46:46.952] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:46.952] <TB0>     INFO: Test took 1463ms.
[12:46:46.954] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:47.460] <TB0>     INFO: Expecting 2560 events.
[12:46:48.419] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:48.419] <TB0>     INFO: Test took 1465ms.
[12:46:48.421] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:48.927] <TB0>     INFO: Expecting 2560 events.
[12:46:49.889] <TB0>     INFO: 2560 events read in total (247ms).
[12:46:49.889] <TB0>     INFO: Test took 1468ms.
[12:46:49.892] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:50.398] <TB0>     INFO: Expecting 2560 events.
[12:46:51.358] <TB0>     INFO: 2560 events read in total (245ms).
[12:46:51.358] <TB0>     INFO: Test took 1467ms.
[12:46:51.360] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:51.867] <TB0>     INFO: Expecting 2560 events.
[12:46:52.824] <TB0>     INFO: 2560 events read in total (242ms).
[12:46:52.825] <TB0>     INFO: Test took 1465ms.
[12:46:52.829] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:53.335] <TB0>     INFO: Expecting 2560 events.
[12:46:54.293] <TB0>     INFO: 2560 events read in total (243ms).
[12:46:54.293] <TB0>     INFO: Test took 1464ms.
[12:46:54.297] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:54.805] <TB0>     INFO: Expecting 2560 events.
[12:46:55.763] <TB0>     INFO: 2560 events read in total (243ms).
[12:46:55.765] <TB0>     INFO: Test took 1468ms.
[12:46:55.768] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:56.273] <TB0>     INFO: Expecting 2560 events.
[12:46:57.229] <TB0>     INFO: 2560 events read in total (241ms).
[12:46:57.230] <TB0>     INFO: Test took 1462ms.
[12:46:57.232] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:57.739] <TB0>     INFO: Expecting 2560 events.
[12:46:58.695] <TB0>     INFO: 2560 events read in total (241ms).
[12:46:58.695] <TB0>     INFO: Test took 1463ms.
[12:46:58.699] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:59.205] <TB0>     INFO: Expecting 2560 events.
[12:47:00.164] <TB0>     INFO: 2560 events read in total (244ms).
[12:47:00.165] <TB0>     INFO: Test took 1466ms.
[12:47:00.166] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:47:00.673] <TB0>     INFO: Expecting 2560 events.
[12:47:01.630] <TB0>     INFO: 2560 events read in total (242ms).
[12:47:01.630] <TB0>     INFO: Test took 1464ms.
[12:47:01.632] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:47:02.139] <TB0>     INFO: Expecting 2560 events.
[12:47:03.107] <TB0>     INFO: 2560 events read in total (254ms).
[12:47:03.108] <TB0>     INFO: Test took 1476ms.
[12:47:03.110] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:47:03.615] <TB0>     INFO: Expecting 2560 events.
[12:47:04.573] <TB0>     INFO: 2560 events read in total (243ms).
[12:47:04.574] <TB0>     INFO: Test took 1464ms.
[12:47:05.594] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[12:47:05.594] <TB0>     INFO: PH scale (per ROC):    81  80  81  85  80  80  79  74  77  75  77  71  71  77  71  80
[12:47:05.594] <TB0>     INFO: PH offset (per ROC):  187 176 176 165 165 176 174 188 175 173 187 179 182 184 192 173
[12:47:05.766] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:47:05.769] <TB0>     INFO: ######################################################################
[12:47:05.769] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:47:05.769] <TB0>     INFO: ######################################################################
[12:47:05.769] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:47:05.783] <TB0>     INFO: scanning low vcal = 10
[12:47:06.127] <TB0>     INFO: Expecting 41600 events.
[12:47:09.851] <TB0>     INFO: 41600 events read in total (3008ms).
[12:47:09.851] <TB0>     INFO: Test took 4068ms.
[12:47:09.853] <TB0>     INFO: scanning low vcal = 20
[12:47:10.359] <TB0>     INFO: Expecting 41600 events.
[12:47:14.070] <TB0>     INFO: 41600 events read in total (2996ms).
[12:47:14.070] <TB0>     INFO: Test took 4217ms.
[12:47:14.073] <TB0>     INFO: scanning low vcal = 30
[12:47:14.578] <TB0>     INFO: Expecting 41600 events.
[12:47:18.308] <TB0>     INFO: 41600 events read in total (3015ms).
[12:47:18.309] <TB0>     INFO: Test took 4236ms.
[12:47:18.311] <TB0>     INFO: scanning low vcal = 40
[12:47:18.813] <TB0>     INFO: Expecting 41600 events.
[12:47:23.064] <TB0>     INFO: 41600 events read in total (3537ms).
[12:47:23.065] <TB0>     INFO: Test took 4754ms.
[12:47:23.068] <TB0>     INFO: scanning low vcal = 50
[12:47:23.482] <TB0>     INFO: Expecting 41600 events.
[12:47:27.768] <TB0>     INFO: 41600 events read in total (3571ms).
[12:47:27.769] <TB0>     INFO: Test took 4701ms.
[12:47:27.773] <TB0>     INFO: scanning low vcal = 60
[12:47:28.190] <TB0>     INFO: Expecting 41600 events.
[12:47:32.482] <TB0>     INFO: 41600 events read in total (3577ms).
[12:47:32.483] <TB0>     INFO: Test took 4710ms.
[12:47:32.486] <TB0>     INFO: scanning low vcal = 70
[12:47:32.903] <TB0>     INFO: Expecting 41600 events.
[12:47:37.143] <TB0>     INFO: 41600 events read in total (3525ms).
[12:47:37.143] <TB0>     INFO: Test took 4657ms.
[12:47:37.147] <TB0>     INFO: scanning low vcal = 80
[12:47:37.564] <TB0>     INFO: Expecting 41600 events.
[12:47:41.853] <TB0>     INFO: 41600 events read in total (3574ms).
[12:47:41.858] <TB0>     INFO: Test took 4710ms.
[12:47:41.864] <TB0>     INFO: scanning low vcal = 90
[12:47:42.265] <TB0>     INFO: Expecting 41600 events.
[12:47:46.524] <TB0>     INFO: 41600 events read in total (3545ms).
[12:47:46.524] <TB0>     INFO: Test took 4660ms.
[12:47:46.528] <TB0>     INFO: scanning low vcal = 100
[12:47:46.946] <TB0>     INFO: Expecting 41600 events.
[12:47:51.330] <TB0>     INFO: 41600 events read in total (3669ms).
[12:47:51.331] <TB0>     INFO: Test took 4803ms.
[12:47:51.336] <TB0>     INFO: scanning low vcal = 110
[12:47:51.757] <TB0>     INFO: Expecting 41600 events.
[12:47:56.042] <TB0>     INFO: 41600 events read in total (3570ms).
[12:47:56.043] <TB0>     INFO: Test took 4707ms.
[12:47:56.046] <TB0>     INFO: scanning low vcal = 120
[12:47:56.462] <TB0>     INFO: Expecting 41600 events.
[12:48:00.761] <TB0>     INFO: 41600 events read in total (3584ms).
[12:48:00.762] <TB0>     INFO: Test took 4716ms.
[12:48:00.766] <TB0>     INFO: scanning low vcal = 130
[12:48:01.181] <TB0>     INFO: Expecting 41600 events.
[12:48:05.442] <TB0>     INFO: 41600 events read in total (3546ms).
[12:48:05.442] <TB0>     INFO: Test took 4676ms.
[12:48:05.445] <TB0>     INFO: scanning low vcal = 140
[12:48:05.859] <TB0>     INFO: Expecting 41600 events.
[12:48:10.127] <TB0>     INFO: 41600 events read in total (3554ms).
[12:48:10.127] <TB0>     INFO: Test took 4682ms.
[12:48:10.130] <TB0>     INFO: scanning low vcal = 150
[12:48:10.548] <TB0>     INFO: Expecting 41600 events.
[12:48:14.811] <TB0>     INFO: 41600 events read in total (3548ms).
[12:48:14.812] <TB0>     INFO: Test took 4682ms.
[12:48:14.817] <TB0>     INFO: scanning low vcal = 160
[12:48:15.233] <TB0>     INFO: Expecting 41600 events.
[12:48:19.503] <TB0>     INFO: 41600 events read in total (3555ms).
[12:48:19.503] <TB0>     INFO: Test took 4686ms.
[12:48:19.506] <TB0>     INFO: scanning low vcal = 170
[12:48:19.923] <TB0>     INFO: Expecting 41600 events.
[12:48:24.182] <TB0>     INFO: 41600 events read in total (3544ms).
[12:48:24.183] <TB0>     INFO: Test took 4676ms.
[12:48:24.188] <TB0>     INFO: scanning low vcal = 180
[12:48:24.602] <TB0>     INFO: Expecting 41600 events.
[12:48:28.881] <TB0>     INFO: 41600 events read in total (3564ms).
[12:48:28.882] <TB0>     INFO: Test took 4694ms.
[12:48:28.885] <TB0>     INFO: scanning low vcal = 190
[12:48:29.304] <TB0>     INFO: Expecting 41600 events.
[12:48:33.558] <TB0>     INFO: 41600 events read in total (3539ms).
[12:48:33.559] <TB0>     INFO: Test took 4674ms.
[12:48:33.562] <TB0>     INFO: scanning low vcal = 200
[12:48:33.978] <TB0>     INFO: Expecting 41600 events.
[12:48:38.241] <TB0>     INFO: 41600 events read in total (3548ms).
[12:48:38.241] <TB0>     INFO: Test took 4679ms.
[12:48:38.244] <TB0>     INFO: scanning low vcal = 210
[12:48:38.661] <TB0>     INFO: Expecting 41600 events.
[12:48:42.933] <TB0>     INFO: 41600 events read in total (3557ms).
[12:48:42.933] <TB0>     INFO: Test took 4689ms.
[12:48:42.936] <TB0>     INFO: scanning low vcal = 220
[12:48:43.354] <TB0>     INFO: Expecting 41600 events.
[12:48:47.620] <TB0>     INFO: 41600 events read in total (3551ms).
[12:48:47.621] <TB0>     INFO: Test took 4685ms.
[12:48:47.624] <TB0>     INFO: scanning low vcal = 230
[12:48:48.040] <TB0>     INFO: Expecting 41600 events.
[12:48:52.326] <TB0>     INFO: 41600 events read in total (3570ms).
[12:48:52.327] <TB0>     INFO: Test took 4703ms.
[12:48:52.330] <TB0>     INFO: scanning low vcal = 240
[12:48:52.747] <TB0>     INFO: Expecting 41600 events.
[12:48:57.017] <TB0>     INFO: 41600 events read in total (3555ms).
[12:48:57.018] <TB0>     INFO: Test took 4688ms.
[12:48:57.021] <TB0>     INFO: scanning low vcal = 250
[12:48:57.437] <TB0>     INFO: Expecting 41600 events.
[12:49:01.686] <TB0>     INFO: 41600 events read in total (3534ms).
[12:49:01.686] <TB0>     INFO: Test took 4665ms.
[12:49:01.691] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:49:02.103] <TB0>     INFO: Expecting 41600 events.
[12:49:06.370] <TB0>     INFO: 41600 events read in total (3552ms).
[12:49:06.371] <TB0>     INFO: Test took 4680ms.
[12:49:06.376] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:49:06.799] <TB0>     INFO: Expecting 41600 events.
[12:49:11.031] <TB0>     INFO: 41600 events read in total (3517ms).
[12:49:11.032] <TB0>     INFO: Test took 4656ms.
[12:49:11.036] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:49:11.456] <TB0>     INFO: Expecting 41600 events.
[12:49:15.704] <TB0>     INFO: 41600 events read in total (3534ms).
[12:49:15.705] <TB0>     INFO: Test took 4669ms.
[12:49:15.710] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:49:16.127] <TB0>     INFO: Expecting 41600 events.
[12:49:20.383] <TB0>     INFO: 41600 events read in total (3541ms).
[12:49:20.384] <TB0>     INFO: Test took 4674ms.
[12:49:20.388] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:49:20.792] <TB0>     INFO: Expecting 41600 events.
[12:49:25.052] <TB0>     INFO: 41600 events read in total (3546ms).
[12:49:25.052] <TB0>     INFO: Test took 4664ms.
[12:49:25.623] <TB0>     INFO: PixTestGainPedestal::measure() done 
[12:49:25.626] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:49:25.628] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:49:25.628] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:49:25.629] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:49:25.629] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:49:25.629] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:49:25.630] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:49:25.630] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:49:25.630] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:49:25.630] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:49:25.631] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:49:25.631] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:49:25.631] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:49:25.631] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:49:25.631] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:49:25.631] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:50:05.447] <TB0>     INFO: PixTestGainPedestal::fit() done
[12:50:05.447] <TB0>     INFO: non-linearity mean:  0.955 0.965 0.962 0.959 0.957 0.963 0.965 0.955 0.958 0.961 0.958 0.958 0.959 0.955 0.958 0.965
[12:50:05.447] <TB0>     INFO: non-linearity RMS:   0.007 0.004 0.004 0.006 0.006 0.004 0.005 0.007 0.005 0.005 0.006 0.007 0.005 0.007 0.006 0.005
[12:50:05.447] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:50:05.470] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:50:05.493] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:50:05.516] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:50:05.540] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:50:05.563] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:50:05.586] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:50:05.609] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:50:05.632] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:50:05.655] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:50:05.678] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:50:05.702] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:50:05.725] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:50:05.748] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:50:05.771] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:50:05.794] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-46_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:50:05.818] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[12:50:05.818] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:50:05.826] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:50:05.826] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:50:05.831] <TB0>     INFO: ######################################################################
[12:50:05.831] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:50:05.831] <TB0>     INFO: ######################################################################
[12:50:05.833] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:50:05.844] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:50:05.844] <TB0>     INFO:     run 1 of 1
[12:50:05.844] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:50:06.189] <TB0>     INFO: Expecting 3120000 events.
[12:50:55.806] <TB0>     INFO: 1277065 events read in total (48903ms).
[12:51:45.414] <TB0>     INFO: 2556615 events read in total (98512ms).
[12:52:06.702] <TB0>     INFO: 3120000 events read in total (119800ms).
[12:52:06.748] <TB0>     INFO: Test took 120905ms.
[12:52:06.829] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:06.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:52:08.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:52:09.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:52:11.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:52:12.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:52:14.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:52:15.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:52:17.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:52:18.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:52:20.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:52:21.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:52:23.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:52:24.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:52:25.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:52:27.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:52:28.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:52:30.013] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397971456
[12:52:30.049] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:52:30.049] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0002, RMS = 1.47602
[12:52:30.049] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:52:30.049] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:52:30.049] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3524, RMS = 1.38534
[12:52:30.049] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:52:30.050] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:52:30.050] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.4096, RMS = 2.01013
[12:52:30.050] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[12:52:30.050] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:52:30.050] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.7643, RMS = 1.978
[12:52:30.050] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[12:52:30.051] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:52:30.051] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9178, RMS = 1.41277
[12:52:30.051] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:52:30.051] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:52:30.051] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8679, RMS = 1.64885
[12:52:30.051] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:52:30.052] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:52:30.053] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.7532, RMS = 2.23816
[12:52:30.053] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:52:30.053] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:52:30.053] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5824, RMS = 2.357
[12:52:30.053] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:52:30.054] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:52:30.054] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.61, RMS = 0.97759
[12:52:30.054] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:52:30.054] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:52:30.054] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4702, RMS = 1.10537
[12:52:30.054] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:52:30.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:52:30.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6518, RMS = 1.67862
[12:52:30.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[12:52:30.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:52:30.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6624, RMS = 1.83765
[12:52:30.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[12:52:30.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:52:30.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3019, RMS = 1.37285
[12:52:30.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:52:30.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:52:30.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0025, RMS = 1.17038
[12:52:30.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:52:30.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:52:30.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8605, RMS = 1.77347
[12:52:30.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:52:30.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:52:30.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8946, RMS = 2.10465
[12:52:30.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[12:52:30.058] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:52:30.058] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.4173, RMS = 1.74977
[12:52:30.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[12:52:30.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:52:30.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.5117, RMS = 1.94503
[12:52:30.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[12:52:30.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:52:30.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8045, RMS = 1.84713
[12:52:30.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[12:52:30.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:52:30.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8797, RMS = 1.92693
[12:52:30.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:52:30.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:52:30.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0656, RMS = 1.9531
[12:52:30.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:52:30.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:52:30.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5692, RMS = 1.79487
[12:52:30.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:52:30.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:52:30.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4672, RMS = 2.56624
[12:52:30.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:52:30.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:52:30.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9789, RMS = 2.0745
[12:52:30.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:52:30.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:52:30.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.4432, RMS = 1.95395
[12:52:30.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[12:52:30.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:52:30.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3004, RMS = 1.96245
[12:52:30.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:52:30.064] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:52:30.064] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.1173, RMS = 1.47886
[12:52:30.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[12:52:30.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:52:30.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.575, RMS = 1.59267
[12:52:30.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[12:52:30.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:52:30.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4901, RMS = 1.28963
[12:52:30.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:52:30.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:52:30.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1342, RMS = 1.25806
[12:52:30.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:52:30.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:52:30.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.375, RMS = 1.70054
[12:52:30.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[12:52:30.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:52:30.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1514, RMS = 1.89288
[12:52:30.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:52:30.070] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[12:52:30.070] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    2    0    0    2    1    2    0    2    0    0    0    0    0
[12:52:30.070] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:52:30.169] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:52:30.169] <TB0>     INFO: enter test to run
[12:52:30.169] <TB0>     INFO:   test:  no parameter change
[12:52:30.170] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[12:52:30.171] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[12:52:30.171] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[12:52:30.171] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:52:30.644] <TB0>    QUIET: Connection to board 133 closed.
[12:52:30.658] <TB0>     INFO: pXar: this is the end, my friend
[12:52:30.658] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
