{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493646412604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493646412627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 08:46:52 2017 " "Processing started: Mon May 01 08:46:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493646412627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646412627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646412627 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493646414873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646464026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 follower " "Found entity 1: follower" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646464033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646464033 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART_rcv.sv " "Can't analyze file -- file UART_rcv.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493646464079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646464139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646464139 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "motor_cntrl.sv " "Can't analyze file -- file motor_cntrl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493646464177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX uart_tx.v(6) " "Verilog HDL Declaration information at uart_tx.v(6): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646464208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646464212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646464212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "follower " "Elaborating entity \"follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493646464355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a2d_SS_n follower.v(14) " "Output port \"a2d_SS_n\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK follower.v(14) " "Output port \"SCLK\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MOSI follower.v(14) " "Output port \"MOSI\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_in_en follower.v(17) " "Output port \"IR_in_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_mid_en follower.v(17) " "Output port \"IR_mid_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_out_en follower.v(17) " "Output port \"IR_out_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "in_transit follower.v(19) " "Output port \"in_transit\" at follower.v(19) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz follower.v(18) " "Output port \"buzz\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz_n follower.v(18) " "Output port \"buzz_n\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646464360 "|follower"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rcv.v 1 1 " "Using design file uart_rcv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_rcv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646464451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493646464451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646464456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rcv.v(43) " "Verilog HDL assignment warning at uart_rcv.v(43): truncated value with size 32 to match size of target (12)" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_rcv.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464469 "|follower|uart_rcv:iCMD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rcv.v(55) " "Verilog HDL assignment warning at uart_rcv.v(55): truncated value with size 32 to match size of target (4)" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_rcv.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464469 "|follower|uart_rcv:iCMD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:iUART_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:iUART_tx\"" {  } { { "follower.v" "iUART_tx" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646464472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(40) " "Verilog HDL assignment warning at uart_tx.v(40): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464477 "|follower|uart_tx:iUART_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464477 "|follower|uart_tx:iUART_tx"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm_lft PWM_lft motor_cntrl.v(7) " "Verilog HDL Declaration information at motor_cntrl.v(7): object \"pwm_lft\" differs only in case from object \"PWM_lft\" in the same scope" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646464563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm_rht PWM_rht motor_cntrl.v(7) " "Verilog HDL Declaration information at motor_cntrl.v(7): object \"pwm_rht\" differs only in case from object \"PWM_rht\" in the same scope" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646464566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motor_cntrl.v 1 1 " "Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646464567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493646464567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646464568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_cntrl.v(15) " "Verilog HDL assignment warning at motor_cntrl.v(15): truncated value with size 32 to match size of target (10)" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464578 "|follower|motor_cntrl:iMTR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_cntrl.v(16) " "Verilog HDL assignment warning at motor_cntrl.v(16): truncated value with size 32 to match size of target (10)" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464578 "|follower|motor_cntrl:iMTR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm motor_cntrl:iMTR\|pwm:PWM_lft " "Elaborating entity \"pwm\" for hierarchy \"motor_cntrl:iMTR\|pwm:PWM_lft\"" {  } { { "motor_cntrl.v" "PWM_lft" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646464580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pwm.sv(15) " "Verilog HDL assignment warning at pwm.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "pwm.sv" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/pwm.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464581 "|follower|motor_cntrl:iMTR|pwm:PWM_lft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.sv(26) " "Verilog HDL assignment warning at pwm.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "pwm.sv" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/pwm.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646464581 "|follower|motor_cntrl:iMTR|pwm:PWM_lft"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493646465752 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493646465754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a2d_SS_n GND " "Pin \"a2d_SS_n\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|a2d_SS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK GND " "Pin \"SCLK\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MOSI GND " "Pin \"MOSI\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_in_en GND " "Pin \"IR_in_en\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|IR_in_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_mid_en GND " "Pin \"IR_mid_en\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|IR_mid_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_en GND " "Pin \"IR_out_en\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|IR_out_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_transit GND " "Pin \"in_transit\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|in_transit"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzz GND " "Pin \"buzz\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|buzz"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzz_n GND " "Pin \"buzz_n\" is stuck at GND" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493646465806 "|follower|buzz_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493646465806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493646465931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/GitHub/ECE551-Project/Module Test 1/Follower.map.smsg " "Generated suppressed messages file I:/GitHub/ECE551-Project/Module Test 1/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646466844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493646467342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646467342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MISO " "No output dependent on input pin \"MISO\"" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493646467725 "|follower|MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OK2Move " "No output dependent on input pin \"OK2Move\"" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493646467725 "|follower|OK2Move"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BC " "No output dependent on input pin \"BC\"" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493646467725 "|follower|BC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493646467725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493646467730 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493646467730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493646467730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493646467730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493646467863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 08:47:47 2017 " "Processing ended: Mon May 01 08:47:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493646467863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493646467863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493646467863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646467863 ""}
