<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p806" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_806{left:546px;bottom:68px;letter-spacing:0.12px;}
#t2_806{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_806{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_806{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_806{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:-0.03px;}
#t6_806{left:359px;bottom:849px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_806{left:69px;bottom:764px;letter-spacing:0.13px;}
#t8_806{left:69px;bottom:741px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_806{left:69px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#ta_806{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tb_806{left:69px;bottom:690px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#tc_806{left:69px;bottom:674px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#td_806{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_806{left:69px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_806{left:69px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_806{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_806{left:69px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_806{left:69px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_806{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-1px;}
#tk_806{left:69px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tl_806{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_806{left:69px;bottom:490px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_806{left:242px;bottom:491px;}
#to_806{left:69px;bottom:454px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tp_806{left:69px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_806{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tr_806{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#ts_806{left:305px;bottom:1065px;letter-spacing:-0.09px;}
#tt_806{left:305px;bottom:1050px;letter-spacing:-0.18px;}
#tu_806{left:343px;bottom:1065px;letter-spacing:-0.11px;}
#tv_806{left:343px;bottom:1050px;letter-spacing:-0.18px;}
#tw_806{left:416px;bottom:1065px;letter-spacing:-0.15px;}
#tx_806{left:416px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#ty_806{left:488px;bottom:1065px;letter-spacing:-0.13px;}
#tz_806{left:74px;bottom:1027px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t10_806{left:74px;bottom:1005px;letter-spacing:-0.15px;}
#t11_806{left:305px;bottom:1027px;}
#t12_806{left:343px;bottom:1027px;letter-spacing:-0.11px;}
#t13_806{left:416px;bottom:1027px;letter-spacing:-0.12px;}
#t14_806{left:488px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_806{left:488px;bottom:1010px;letter-spacing:-0.12px;}
#t16_806{left:74px;bottom:982px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_806{left:74px;bottom:961px;letter-spacing:-0.15px;}
#t18_806{left:305px;bottom:982px;}
#t19_806{left:343px;bottom:982px;letter-spacing:-0.12px;}
#t1a_806{left:416px;bottom:982px;letter-spacing:-0.09px;}
#t1b_806{left:488px;bottom:982px;letter-spacing:-0.12px;}
#t1c_806{left:488px;bottom:965px;letter-spacing:-0.12px;}
#t1d_806{left:488px;bottom:949px;letter-spacing:-0.14px;}
#t1e_806{left:74px;bottom:926px;letter-spacing:-0.16px;}
#t1f_806{left:74px;bottom:909px;letter-spacing:-0.11px;}
#t1g_806{left:82px;bottom:828px;letter-spacing:-0.15px;}
#t1h_806{left:194px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1i_806{left:373px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1j_806{left:546px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1k_806{left:724px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1l_806{left:96px;bottom:804px;}
#t1m_806{left:177px;bottom:804px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_806{left:394px;bottom:804px;letter-spacing:-0.16px;}
#t1o_806{left:567px;bottom:804px;letter-spacing:-0.12px;}
#t1p_806{left:745px;bottom:804px;letter-spacing:-0.11px;}

.s1_806{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_806{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_806{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_806{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_806{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_806{font-size:12px;font-family:Arial_b5v;color:#000;}
.s7_806{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_806{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_806{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts806" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg806Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg806" style="-webkit-user-select: none;"><object width="935" height="1210" data="806/806.svg" type="image/svg+xml" id="pdf806" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_806" class="t s1_806">CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes </span>
<span id="t2_806" class="t s2_806">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_806" class="t s1_806">3-210 </span><span id="t4_806" class="t s1_806">Vol. 2A </span>
<span id="t5_806" class="t s3_806">CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes </span>
<span id="t6_806" class="t s4_806">Instruction Operand Encoding </span>
<span id="t7_806" class="t s4_806">Description </span>
<span id="t8_806" class="t s5_806">Compares the 64-bit value in EDX:EAX (or 128-bit value in RDX:RAX if operand size is 128 bits) with the operand </span>
<span id="t9_806" class="t s5_806">(destination operand). If the values are equal, the 64-bit value in ECX:EBX (or 128-bit value in RCX:RBX) is stored </span>
<span id="ta_806" class="t s5_806">in the destination operand. Otherwise, the value in the destination operand is loaded into EDX:EAX (or RDX:RAX). </span>
<span id="tb_806" class="t s5_806">The destination operand is an 8-byte memory location (or 16-byte memory location if operand size is 128 bits). For </span>
<span id="tc_806" class="t s5_806">the EDX:EAX and ECX:EBX register pairs, EDX and ECX contain the high-order 32 bits and EAX and EBX contain the </span>
<span id="td_806" class="t s5_806">low-order 32 bits of a 64-bit value. For the RDX:RAX and RCX:RBX register pairs, RDX and RCX contain the high- </span>
<span id="te_806" class="t s5_806">order 64 bits and RAX and RBX contain the low-order 64bits of a 128-bit value. </span>
<span id="tf_806" class="t s5_806">This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically. To simplify the </span>
<span id="tg_806" class="t s5_806">interface to the processor’s bus, the destination operand receives a write cycle without regard to the result of the </span>
<span id="th_806" class="t s5_806">comparison. The destination operand is written back if the comparison fails; otherwise, the source operand is </span>
<span id="ti_806" class="t s5_806">written into the destination. (The processor never produces a locked read without also producing a locked write.) </span>
<span id="tj_806" class="t s5_806">In 64-bit mode, default operation size is 64 bits. Use of the REX.W prefix promotes operation to 128 bits. Note that </span>
<span id="tk_806" class="t s5_806">CMPXCHG16B requires that the destination (memory) operand be 16-byte aligned. See the summary chart at the </span>
<span id="tl_806" class="t s5_806">beginning of this section for encoding data and limits. For information on the CPUID flag that indicates CMPX- </span>
<span id="tm_806" class="t s5_806">CHG16B, see page 3-242</span><span id="tn_806" class="t s6_806">. </span>
<span id="to_806" class="t s4_806">IA-32 Architecture Compatibility </span>
<span id="tp_806" class="t s5_806">This instruction encoding is not supported on Intel processors earlier than the Pentium processors. </span>
<span id="tq_806" class="t s7_806">Opcode/ </span>
<span id="tr_806" class="t s7_806">Instruction </span>
<span id="ts_806" class="t s7_806">Op/ </span>
<span id="tt_806" class="t s7_806">En </span>
<span id="tu_806" class="t s7_806">64-Bit </span>
<span id="tv_806" class="t s7_806">Mode </span>
<span id="tw_806" class="t s7_806">Compat/ </span>
<span id="tx_806" class="t s7_806">Leg Mode </span>
<span id="ty_806" class="t s7_806">Description </span>
<span id="tz_806" class="t s8_806">0F C7 /1 </span>
<span id="t10_806" class="t s8_806">CMPXCHG8B m64 </span>
<span id="t11_806" class="t s8_806">M </span><span id="t12_806" class="t s8_806">Valid </span><span id="t13_806" class="t s8_806">Valid* </span><span id="t14_806" class="t s8_806">Compare EDX:EAX with m64. If equal, set ZF and load </span>
<span id="t15_806" class="t s8_806">ECX:EBX into m64. Else, clear ZF and load m64 into EDX:EAX. </span>
<span id="t16_806" class="t s8_806">REX.W + 0F C7 /1 </span>
<span id="t17_806" class="t s8_806">CMPXCHG16B m128 </span>
<span id="t18_806" class="t s8_806">M </span><span id="t19_806" class="t s8_806">Valid </span><span id="t1a_806" class="t s8_806">N.E. </span><span id="t1b_806" class="t s8_806">Compare RDX:RAX with m128. If equal, set ZF and load </span>
<span id="t1c_806" class="t s8_806">RCX:RBX into m128. Else, clear ZF and load m128 into </span>
<span id="t1d_806" class="t s8_806">RDX:RAX. </span>
<span id="t1e_806" class="t s9_806">NOTES: </span>
<span id="t1f_806" class="t s8_806">*See IA-32 Architecture Compatibility section below. </span>
<span id="t1g_806" class="t s7_806">Op/En </span><span id="t1h_806" class="t s7_806">Operand 1 </span><span id="t1i_806" class="t s7_806">Operand 2 </span><span id="t1j_806" class="t s7_806">Operand 3 </span><span id="t1k_806" class="t s7_806">Operand 4 </span>
<span id="t1l_806" class="t s8_806">M </span><span id="t1m_806" class="t s8_806">ModRM:r/m (r, w) </span><span id="t1n_806" class="t s8_806">N/A </span><span id="t1o_806" class="t s8_806">N/A </span><span id="t1p_806" class="t s8_806">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
