.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001110000000010
000100001000010000
000000000000000000
000000000000000001
000000000000011110
000000000000111100
001000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000011110000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000100100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000011111000000100
000001010000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
110100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101110110000110000000000
000000000000000000000000000101011101110100110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000001111000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010100000100000110011000000000000
010000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 15 1
000000000000000000000110110011111110000001010000000000
000000000000000000000010100000110000000001010000000000
011000000000001101100110111001101001100000000000000000
000000000000000101000010101111111101000000000000000000
000000000000000000000000011000000000001100110100000000
000000000000000000000010001011001101110011000000000000
000000000000000000000000010011111001000000000000000000
000000000000001111000010101101101000001000000000000000
000000000000000000000000011000011000000010100000000000
000000000000000000000010001001010000000001010000000000
000000000000000101000010110001011100000010000010000000
000000000000000000100110101101111001000000000000000001
000000000000000000000111000101111010010000000000000000
000000000000000000000000001001101111000000000000000000
010000000000000000000000001011011100000000000000000000
000000000000000000000010110011111001000001000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000011111011000111010000000000
000000000000000000000000000101001001000110000001000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111100000010110100110000000
000000000000000000000000000000100000010110100000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000011000000010000100000000000
000000000000000000000000001111001010000000000000000000
000000000000000101000000001011111010000010000000000000
000000000000000000100000000101101010000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001100011110000000000000000000000000000
000000000000000101000000001001100000101001010000000000
000000000000000000000000000111000000000000000000000000
000000000000001000000000010111111101100000000010000100
000000000000000001000010100111101011000000000011000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000101001000001100111110000000
000000000000000000000000000000000000110011000001010000
011000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010000010
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000010000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 15 2
000000000000000101100000011011111001100000000000000000
000000000000000101000010101101001000000000000000000000
000000000000001101000110101001011111000000010000000000
000000000000100101100010010111001101000000000000000000
000001000000001101100110110001101101011111110000000000
000010100000000101000010101111001001111111110000000000
000000000000000101100010101111001011000000000000000000
000000000000000101000010110101001011000000100000000000
000000000000000001100110000101001101100000000000000000
000000000000000000000100001101111111000000000000000000
000000000000000001100110111111111110010000000000000000
000000000000000000000010000111101110000000000000000000
000000000000000101000110001001001011000010000000000000
000000000000001101100000000001001010000000000000000000
000000000000001001100110001011101001000000000010000000
000000000000001001100100001001111010000000010000000000

.logic_tile 16 2
000000000000001111000111110111001001000000000000000000
000000000000000101000010101011111001001000000000000000
000000000000001001100110010101011010100000100000000000
000000000000000101000011101111101000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000001001000000001011101111100000000000000000
000000000000000101000000001001011010000000000000000000
000000000000001000000110010111001100011111100000000000
000000000000000111000011100111111000101011110000000000
000000000000001000000000010011111000100000000000000000
000000000000000011000010010111101010000000000000000000
000000000000101001100110000001111110010000110000000000
000000000000011001000111111111001001110000110000000000
000000000000001000000000000011001100101000000000000000
000000000000000011000000000000100000101000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000011111111101000010000000000000
000000000000000000000010100011111110000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 14 3
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000001000010
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000010000000000000000000100000110011000000000000
010000000000001000000000010101101000001100111100000000
000000000000000001000010000000100000110011000000000000

.logic_tile 15 3
000000000000001000000110100001001010000010100010000001
000000000000000101000000000001110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000101001100000100000000000000
000000000000000000000000001101111101000000000000000000
000000000000001000000000000111000000000000000000000000
000000000000001001000000000101001000100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000111001000001100110100100000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000110000000000000
000000000000000000000000001111001101001001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000010100000011110001100111000000000
000000000000001101000110110000011011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000011100000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000100000000000000000000111101000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000111100011100000001000001100111000000100
000000000000000000000000000000001101110011000000000000

.logic_tile 5 17
000000000000000000000000001101111100101001010000000000
000000000000000000000000000111010000010100000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010001011111110011000000000000
000000000000000000000011110000101111001100110000000000

.logic_tile 2 18
000000000100100111000011100101000000000000001000000000
000000000000000000100111110000001011000000000000001000
000000000000001111000110100001100001000000001000000000
000000000000001011100011110000101001000000000000000000
000001000000100000000111100001000000000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000100000000000101001000000000000000000
000001000000000000000000010001100001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000001101100110100001000001000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000100000000110100111100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000100000000000010001100001000000001000000000
000000000001000000000010100000001101000000000000000000

.logic_tile 3 18
000000000000000001100110000000000001000000001000000000
000000000000000111100100000000001000000000000000001000
000000000000001001100000000111001100000011111000000000
000000000000001111100000000000011010000011110001000000
000000000000000000000000010001001000110011001000000000
000000000000000111000010010000001000001100110000000000
000000000000001000000111010001001000110011001000000000
000000000000001001000110010000001011001100110000000000
000000000000000000000000000001001000110011001000000000
000000000000000000000010010000101000001100110000000000
000000000000000000000000000001001001110011001000000000
000000000000000000000000000000001010001100110000000000
000000000000000001100000000001101000110011001000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000101101001110011001000000000
000000000000000000000000000000101011001100110000000000

.logic_tile 4 18
000000000000001000000110000000001000001100111000000000
000000000000001001000000000000001101110011000000010000
011000000000000001100000000000001000111100001000000000
000000000000001101000000000000000000111100000000000000
010000000000000000000010100111011000111101010100000000
000000000000000001000110111111100000111100000000000100
000000000000000000000010100111101010001101000000000000
000000000000000000000100000000111010001101000000000000
000000000000000001100110100011000001101001010100000000
000000000000000000100011100001001000110110111000000100
000000000000000000000110100111100000010000100000000000
000000000000000000000000000101101011101001010000000000
000000000000000000000010110011101101111001010100000100
000000000000000000000010101111101011110000000000000000
110000000000000000000010100000001110111001010100000100
100000000000000000000100001001011101110110100000000000

.logic_tile 5 18
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000001000
000000000000001000000000010111000000000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000000000010010101001000001100111000000000
000000000000000000000010100000101110110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000000000111000111001001001100111000000000
000000000000000000000100000000001000110011000000000000
000000000000000011100000000111101000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000001000000000011101000001100111000000000
000000000000000001000010000000001110110011000000000000
000000000000000011100000000001101000001100111000000000
000000000000000000000000000000101111110011000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000101000000000000111000001000000001000000000
000000000000000111000000000000001001000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101101000000000000000000
000001000000000000000011100111100001000000001000000000
000000000000010111000011100000001110000000000000000000
000000000000000101100011100011000001000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000101000000110110111100000000000001000000000
000000000000000111000010100000101000000000000000000000
000000000000001011100110110111100000000000001000000000
000000000000000101100010100000101011000000000000000000

.logic_tile 10 18
000000000000000001000000000001000000000000001000000000
000000000000000000100011100000000000000000000000001000
000000000000000001000000000001000001000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000111000000000001101000110011001000000000
000000000000000000000000000000001010001100110000000000
000000000000000011100111000101001000110011001000000000
000000000000000111100100000000001110001100110000000000
000100000000000000000000000101101001110011001000000000
000000000000000000000000000000001010001100110000000000
000000000000000001000000000011101001110011001000000000
000000000000000000000010000000101010001100110000000000
000000000000000000000000000011101000110011001000000000
000000000000001111000000000000001010001100110000000000
000000000001000000000000000101101001110011001000000000
000000000000100000000000000000101010001100110000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000001000
000001000000000111000000000011000001000000001000000000
000010100000000000100000000000101111000000000000000000
000000000000001000000010000001100001000000001000000000
000000000000010111000010000000001101000000000000000000
000000000000000011100011100101000001000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000100000000111100101000001000000001000000000
000000000000000000000111100000001110000000000000000000
000000000000000111100000010111000000000000001000000000
000000000000000000100011110000001011000000000000000000
000000000000000111000000000011100001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000111000111100111100000000000001000000000
000000000000000111000010000000101110000000000000000000

.logic_tile 13 18
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000101100000010110100100000000
000000000000000000000100000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000010001000000111100001011110000011111000000000
000000000000000001000000000000111000000011110000001000
000000000000001000000000010011000001000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000001000000000000111001110000011111000000000
000000000000000111000011100000101101000011110000000000
000000000000000011100110000111101110000011111000000000
000000000000000000100011110000101101000011110000000000
000000000000000111100110000011101101000011111000000000
000010000000010111000011100000001000000011110000000000
000000000000000111000010000111111011000011111000000000
000000000000000001000000000000001110000011110000000000
000000000000100111000000010101101011000011111000000000
000000000000001111100010000000111001000011110000000000
000000000000001001100111000101111100000011111000000000
000000000000001011000110010000101010000011110000000000

.logic_tile 2 19
000010000001010000000111100111000001000000001000000000
000000001010000000000000000000001000000000000000010000
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000100010000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001000001000000000110100011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000101101100000010011000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 3 19
000000000001001111100111110111101001110011001000000000
000000000000001001100010010000101001001100110000010000
000001001100001000000111110001001001110011001000000000
000010100000000001000111100000001001001100110000000000
000000000001000001100010110101001000110011001000000000
000000000000100000100111110000101010001100110000000000
000000000000001001100110010000001000111100001000000000
000000000000001001000110010000000000111100000000000100
000000000000000101000000001101101110001000000000000000
000000000000000000000000001011011111000000000000000000
000000000000000101000000000101101001000000000000000000
000000000000000000000010100011111100000010000000000000
000000000000000000000010101001001000100010000000000100
000000000000010000000010100111011011001000100000000000
000001000000001011100000001001111011000000000000000000
000010100000001011100010000111001011001000000000100110

.logic_tile 4 19
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001010000000000000001000
000000000000000101000010100000011011001100111000000000
000000000000000101100010110000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001001110011000000000000
000000000000000011000000000000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 5 19
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000101011110011000000010000
000000000000000001100000010111101000100000110000000000
000000000000000000000010000011101110110000010000000000
000000000000000000000000001101101110101000000000000000
000000000000000000000000001111100000111100000000000000
000000000000000101000010000000011110000001010000000000
000000000000000000000010100111010000000010100010000000
000000000000000101000010101111000001101001010000000000
000000000000000000100110110101001111100000010000000000
000000000000001000000110010011101101000010000000000000
000000000000001001000110011011011111000000000000000000
000000000000000101000000011011101110001000000000000000
000000000000001001100010010111111110000000000000000000
000000000000000101000110001001111101000000000000000000
000000000000001001100010110111111000000000010000000011

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000010000000001000000001000000000
000000000000000000000011000000001100000000000000000000
000000000000001000000011110000000001000000001000000000
000000000000000011000011010000001111000000000000000000
000000000000000111000000010011000000000000001000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000111010011100000000000001000000000
000000000000001111000011000000100000000000000000000000

.logic_tile 9 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001111000000000111000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101100000010111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 10 19
000010000001010000000000000101101000110011001000000000
000000000001010000000000000000101010001100110000010000
000000000110000000000000000111001001110011001000000000
000000000000000000000000000000001011001100110000000000
000000000000000111000000010000001000111100001000000000
000000001010000000000011100000000000111100000000000100
000000001000000000000011100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000001101000001110011000000000000
000010001000000000000000001101101110001100110000000000
000100001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000010100000000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111100000000101100000000000001000000000
000000001010001011100011010000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 13 19
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011000000000000000000000011101100001001100110000000000
000000000000000000000011101101101100110011000000000000
110000000000010001100000001011100000010110100000000000
010000000110000000000000001001101111010000100000000000
000000000000000000000111001101100000001100110000000000
000000000000000000000110000011100000110011000000000000
000000000000000000000110010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000001100111100011001010101100000110000000
000000001110000000000000001011001000111100100001000001
000000000001010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001001100010111110010000010
100000000000000000000000000001100000010110100000000011

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000000001000000000001001000100000000
000000000001010000000010101101001011000110000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100111000000010000100100000000
000000000000000000000000000000101011010000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110001000000000111100000000000000000000000000000000000
110010100000000000100000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000011111010000011111000000000
000001000000000000000000000000011100000011110000010000
000000000000001000000011100101011001000011111000000000
000000000000001011000000000000001101000011110000000000
000000000000000001100000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000001000000000000001100000000000001000000000
000000000010000001000000000000100000000000000000000000
000000000000000111000111000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000001000000000
000000001000100000000000000000001011000000000000010000
000000000000010000000000000101000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 20
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000010011100001000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000001000000000000101001110011000000000100
000000000000000000000000010001101000001100111000000000
000000000000000000000011100000101010110011000000000100
000000000000000000000000000111001001001100111010000000
000000000000000000000000000000101110110011000000000000
000000000000000101100111010011101001001100111010000000
000000000000000001000110100000101011110011000000000000
000000000000000000000110110111101001001100111000000100
000000000000000000000010100000001001110011000010000000
000000000000000011100000000111001001001100111000000000
000000000000000001100010000000101011110011000001000000

.logic_tile 4 20
000000000000000001100011100011001000001100111000000000
000000000000000000100010010000100000110011000000010000
011000000000001101000110000111001000110001110100000000
000000000000001001000010101001001000110100111000100000
010000000000001101000110010001011001111000110100100000
000000000000001001000110010000101000111000111000000010
000000000000001001100000000101001100101000010100100000
000000000000001111000000001001101010110100010000000000
000000000000101000000110000011100000010000100000000000
000000000001010001000000001001101010101001010000000000
000000000000000000000110001000001011111001010110000000
000000000000000000000100000111011001110110100000100010
000000000000000001100011100001001011111100010100000000
000000000000000000000100000000111001111100011000000010
110000000000001000000000001111011010001100110000000000
100000000000000001000000000101100000110011000000000000

.logic_tile 5 20
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100111000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000001110000000000000000000
000000000000001001000110010011000001000000001000000000
000000000000000011100011000000101110000000000000000000
000000000000001001000000010011100000000000001000000000
000000000000001011100011000000001110000000000000000000
000000000000000000000000000111001011000011111000000100
000000000000001001000000000000001101000011110000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001111000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001111000000000000000000
000000000000000000000010000011100001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000010000000001011000000000000000000
000001000000000000000010000000000000000000001000000000
000010000000000000000000000000001001000000000000000000

.logic_tile 8 20
000100000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000001000111100001000000000
000000000010000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000010101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001100000000000000001000
000000000000001000000000010000000000000000001000000000
000000000000000001000011010000001111000000000000000000
000000000000000000000000010101001101000011111000000000
000000001010000000000010000000101100000011110000000010
000000000000000000000000000111011110000011111000000000
000000000000000000000011100000110000000011110000000000
000000000000000011100000000111111101000011111000000000
000000000000000101100000000000001000000011110000000000
000000000000001001000110010111101000000011111000000000
000000000000001011000010000000010000000011110000000000
000000000000000000000110010000011011000011111000000000
000000000000000000000011000000011101000011110000000000
000000000000001001100010000000011001000011111000000000
000000000000001011000000000000011101000011110000000000

.logic_tile 11 20
000000000000000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001000000000000000110000000
000000100000000000000000000000000000000001000010100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000001000000000000000111100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 13 20
000000000000010101000000000111000000000000001000000000
000000000000100000100000000000100000000000000000001000
000000000000000101000010100101100000000000001000000000
000000000000001101100100000000000000000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001100110011000000000001
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001011000000000000001000110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000011100000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 14 20
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000011100000101100110011000000000100
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000111000000000000001100110011000000000000
000000000010000001100111100111101000001100111000000000
000000000000000000100100000000001110110011000000000000
000000000010000101000010100111001001001100111000000000
000000000000000111100100000000001111110011000000000100
000000000000000101000010100111001000001100111000000000
000000000000001101100100000000101110110011000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000010000000000000000001000000000
000000000010000000000011100000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 21
000000000000100000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 21
000000000000000001100111100001001000001100111000000000
000000000000000000100111100000001100110011000001010000
000000000000000001100111100000001000111100001000000001
000000000000000111100011100000001111111100000001000000
000000000000001001000000000101101001100000000000000000
000000000000000001000010101111001001000100000000000000
000000000000000101000010111001011010100010000000000000
000000000000000101000011101101101011001000100000000000
000000000000001000000000011101011001100010000000000000
000000000000000011000010001101011100001000100000000000
000010000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110010000011111100000000000000000
000000000000000000000011001011001000010000000000000000
000000000000001000000000000101000001001100110000000000
000000000000000001000000001001001000110011000000000100

.logic_tile 4 21
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000000000100010100000101101000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000000011110000100000000000000000000000

.logic_tile 5 21
000000000000001111100111100101111000000011111000000000
000000000000010001000100000000001000000011110000010100
000000000000001011100111110101101000111100000000000010
000000000000000001100111011001101101101100000000000001
000000000000000111100011101101011001000000010000000000
000000000100000000100111110111101101000000000000000000
000000000000000111100111100111111000100000000000000000
000000000000001001100100000000001000100000000010000000
000100000000000000000110001001101010100000000000000000
000000000000000000000000000101011010000000000000000000
000000000000000000000000010101011000000001010000000000
000000000000000000000010000000110000000001010000000000
000000000000000000000000001001011000000100000000000000
000010000000000000000000000101111010000000000000000000
000000000000000001100000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000111101001111100000000000000
000000000000000000000000000111101011011100000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000011001010000001010100000000
000000000000000000000000000000000000000001010001000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 8 21
000000000001010000000010000011100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000111100000000011000001000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000000000000000111001001001100111000000000
000000000110000000000000000000101100110011000000000000
000000001110000000000000000011101000001100111000000000
000000000000000000000000000000001110110011000000000000
000010100010100000000000000111101001001100111000000000
000000001010000000000011110000001110110011000000000000
000001000000100011100000000011101000001100111000000000
000000101001001111100000000000001001110011000000000000
000000000100000000000000000111101001001100111000000000
000000000110001001000010010000001111110011000000000000
000000001110000011100010000011101001001100111000000100
000000000000001111000100000000001000110011000000000000

.logic_tile 9 21
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001100000000000000010000
000000001110000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000000000000000011100000000000001000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000110000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000011000000011111000000000
000000000000000000000000000000001100000011110000010000
000000000000100111100000000000001000111100001000000000
000000000001000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000001000000000101011001000011111000000000
000001000000000000100000000000001111000011110000001001
000000000000000101000110000111000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001111000110000011100000000000001000000000
000000000000000001000000000000101010000000000000000000
000000000000001001100000000101001111000011111000000000
000000000000000001000000000000111100000011110000000000
000000000000000101000111010101111111000011111000000000
000000000000000111100011000000011110000011110000000000
000000000000101111000011110101111100000011111000000000
000000000001011011000010000000001101000011110000000000
000000000000001001000010100001001111000011111000000000
000000001000000011100000000000001101000011110000000000
000000000000000111000010000011001101000011111000000000
000000000000000000100111100000011001000011110000000000

.logic_tile 12 21
000000000000000000000010000001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000001110000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000010000000000000001000000000000001000000000
000000001100100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001001000000000000000000
000000100000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 13 21
000000000000000000000010110000001000001100110000000000
000000000000000000000010001001000000110011000000010000
011000000000001101000010101111101010111100000110000010
000010100000001001000010101101111001110100010011000100
110000000000000000000110001101101110110000110110000000
010000000000000000000100001111101100110100010010000101
000000000000100001100110011111111011111100000100000000
000000001111010101100111111101111001110100011011000101
000000000000001000000000001101111011111001010110000100
000000000000000101000011000001101111010110001010000001
000010100000000000000111001101111111111001010100000100
000000000000000000000000001101011000100001011011000001
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000111001111011001111001010100000100
100000000110000000000000001101011101101001001011000001

.logic_tile 14 21
000000000000000000000000000101001000001100110000000000
000000000000000000000000000000101101110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001000000111010000000001000000001000000000
000000000000000111000111100000001101000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000001000011100000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000001111000011110000000000111100000001000110

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000001010000000000000000000000000000001000000000
000000001010000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000111100000000000000000001000000000
000000000000100000000100000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 22
000000000001000000000011101111001000000001010100000000
000000000110100111000100001001001110000001110010010000
011000000000000000000000011000001100001000010000000000
000000000000000000000010010011011001000100100000000000
000011100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000001100000001001011011100010000000000000
000000000000000111000000000111011010000100010000000000
000000000001000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 3 22
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000001000000011100000000000000000001000000000
000000000000001001000100000000001000000000000000010000
011000000000000000000000000111001000010100000100000000
000000000000000000000000001101001001010000000000000001
110000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000100000100001100000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000001000000010110000011000000011111000100000
000000000000000111000011110000001000000011110000000000
000000000000000000000110000011011010000011111000100000
000001000000000000000000000000001001000011110000000000
000000000000001000000000000101011000000011111000100000
000000000000001111000011100000110000000011110000000000
000000000000000001000000000011011101000011111000000000
000000000000000000100011100000011100000011110000100000
000000000000001001100011100000001101000011111000000000
000000000000000001000000000000011100000011110000100000
000000100000000000000000000111111110000011111000000000
000000000000000000000000000000100000000011110000000010
000000000000000000000000010000000001000000001000000000
000000000000000111000010000000001011000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 7 22
000000000000000000000110010111001100000011111000000000
000000000000000001000110010000001101000011110000001000
000000001110001001100110010001000001000000001000000000
000000001100001001100010010000001101000000000000000000
000000000000000000000010000111011010000011111000000000
000000000000000000000000000000111110000011110000000000
000000000000010000000000010111001000000011111000000000
000000000000100001000011100000111101000011110000000000
000000000000000001000110000111101001000011111000000000
000000000000000000100010000000011110000011110000000000
000000000000000001100010010111111001000011111000000000
000000000000000000000110000000101100000011110000000000
000000000000001001000010010101111001000011111000000000
000000000000000001100110000000001101000011110000000000
000000000000001001000010000101011001000011111000000000
000000000000000001100100000000111001000011110000000000

.logic_tile 8 22
000000000100100111000110000000001001111100001010000000
000010000000000000100010100000001101111100000000010100
000000001110000101000110001111101001110111110000000000
000000000000000101000010100111101100101111110000000000
000010000010001000000010101001011000100010000000000000
000000001010000111000011110111001011001000100000000000
000001000000010001100010101001111000100010000000000000
000000100000100000000000001011101010000100010000000000
000000000101010111000110110001011001100000000000000000
000000000000010011000010001011111010000000000000000000
000000000000001001000011100011011010100010000000000000
000000000000000011000010001011011100001000100000000000
000000000000000001100011110000000001001001000000000000
000000000110000000000011010111001100000110000010000000
000001000000101111000111000001001110100010000000000000
000000100001000001000100001101111111001000100000000000

.logic_tile 9 22
000000000000110000000000000001101001000001010110000000
000000000000000000000011101101101101000010110000010000
011000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001100000000000000010000000000000000000000000000000
010001001010010000000011110000000000000000000000000000
000001001100000000000000001000011101001100110000000000
000000100000000000000000000001001101110011000001000000
000000100000101000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000010000001000110000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000000000000000011000000100000010000000000
000000000000000000000000000111001011001001000000000000

.logic_tile 10 22
000000000000001000000110000101100000000000001000000000
000000000000001001000011100000101000000000000000001000
000000000001000111100111110011001000000011111000100000
000000000000101001100010000000011100000011110000000000
000000100000001111100000000001100000000000001000000000
000001000000001111000010010000001010000000000000000000
000000001110101000000110010011101100000011111000000000
000000000001000111000011100000011001000011110000000000
000000000000000001100000010111101010000011111000000000
000000000000001111000011100000011111000011110000000000
000010000000000111000000000111111001000011111000000000
000001000000001111000000000000001100000011110000000000
000000000000000000000011100101011011000011111000000000
000001000000000000000000000000001001000011110000000000
000010001100001001100111000101111111000011111000000000
000001000000000001000000000000111001000011110000000000

.logic_tile 11 22
000000000000000001100000000101001101000011111000000000
000000000000000000000000000000011111000011110000010000
000000000000000000000000010000011100000011111000000000
000000000000000000000010000000011000000011110000000000
000000000000001000000000000111101001011100000000000000
000000001000000001000000000111101001111100000000000001
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000101111000110100000001110101010100000000000
000000000000001011000000001111000000010101010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000

.logic_tile 12 22
000010100000000001100111100001001001000001010110000000
000000000000000000100100000011101110000010110000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000001100110000100000
000000000000000000000000000001100000110011000000000000
000000000000010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000001000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
011000001100000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000011111001110001110110000101
000000000000000000000000001001011100110000010011100100
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000111100000000101100001000000001000000000
000000000000000000000000000000101101000000000000001000
000001000000000111000111110111001010000011111000000000
000000100000000111000110000000001111000011110000100001
000000000000001111000011100001000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000111100111010111011001000011111000000000
000000000000000000100111100000101110000011110000000000
000000000000000000000000000111111101000011111000000000
000000000000000000000000000000111100000011110000000000
000001000000001001100011010111111011000011111000000000
000000000000000001000011110000011100000011110000000000
000000000000000001100110010101011001000011111000000000
000010000000000000000011100000001001000011110000000000
000000000000000111000110010111101011000011111000000000
000000000000001111000011010000111001000011110000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000010000000000000000001000111100001000000000
000000000100000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000011000000000000000111100000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000101010111100111100000000000000000001000000000
000010000110001111000000000000001100000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000000000100000000101111000000000000000000
000010100010000000000000000111100000000000001000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000100000000000000000000000
000001000001010000000000000101000000000000001000000000
000000000110000000000011100000000000000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000111000011010000101001000000000000000000

.logic_tile 3 23
000000100101001000000000000101000000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000000111000000010111100000000000001000000000
000000000000000000100011110000100000000000000000000000
000000000000001111000000000000000000000000001000000000
000000000110011011100000000000001010000000000000000000
000000000000000111100000010001000001000000001000000000
000000000000000000100011110000001011000000000000000000
000000000001000000000000000001100001000000001000000000
000000000000110000000000000000001001000000000000000000
000000000000000000000010001101101001011100000000000100
000000000000000000000100001011001111111100000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000011100000000000000000000000000000

.logic_tile 4 23
000001000000100000000000000011100000000000001000000000
000000000000001111000000000000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000111100011000001000000001000000000
000000000000000000000011100000101100000000000000000000
000000000000000000000111010000000001000000001000000000
000000000000001111000011010000001111000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000101011000000000000000000

.logic_tile 5 23
000000000000000000000000010101000000000000001000000000
000000000000000000000011100000000000000000000000010000
011000000000000000000110001101101001111100000000000000
000000000000001101000000001101101010011100000000000000
010000000000001111100111100111011111000010000000000001
110000000000001011100100000000111000000010000010100000
000000000000001000000010100000000000000000000000000000
000000000000000001000111110000000000000000000000000000
000000000000000011100010000011001110000000000000000000
000000000000000000000000000101001001000001000000000000
000000000000000000000000011000011100101000010010000000
000000000000000000000011101001011101010100100000000000
000000000000001000000000010011000000000000000100000100
000000000000001011000011100000100000000001001000000000
110000000000000000000000010000011001110100110000000000
100000000000000000000011101111001111111000110010000000

.ramb_tile 6 23
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 23
000000000000011000000000000011111110000011111000000000
000000000000100001000000000000011000000011110000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001010000001000000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000010000000000000000010000000001010000000000000000000

.logic_tile 8 23
000000000000000000000000000111000001000000001000000000
000000000000001001000000000000001111000000000000001000
000000000000000001000010000101000000000000001000000000
000000000000000000100100000000101010000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000100001000100000000001110000000000000000000
000000001110000000000000000011000001000000001000000000
000000000000000000000000000000101001000000000000000000
000001000000001000000110110011000000000000001000000000
000010000000001011000010100000101100000000000000000000
000000000000001101100000010001000001000000001000000000
000000100000001011000011010000001110000000000000000000
000000000000001101100000000011100001000000001000000000
000000000000011001000000000000001100000000000000000000
000000000000011000000111010011100001000000001000000000
000000000000100101000110100000101111000000000000000000

.logic_tile 9 23
000000100000000111100000000001000000000000001000000000
000011100000000000000010000000000000000000000000001000
000000000000000000000111100001001010101010101000000000
000000000000000000000100000000100000101010100000000000
000010000100000111100000000101001000101010101000000000
000000000100000000000011100000100000101010100000000000
000000000000000000000011100000001001110011001000000000
000000000000001001000000000000001111110011000000000000
000000000111010000000000000111001000101010101000000000
000000001000000000000000000000100000101010100000000000
000001000000000000000000000000001001110011001000000000
000000100000000000000000000000001001110011000000000000
000001000000000000000000010000001001110011001000000000
000000000000000000000011100000001011110011000000000000
000000001110010000000000000000001001110011001000000000
000000000000000000000010000000001010110011000000000000

.logic_tile 10 23
000010100000001111100000000001011010000011111000000000
000000000010000001100000000000001000000011110000010000
000010000000000000000000000101000000000000001000000000
000001000000000000000000000000100000000000000000000000
000010000000000000000011100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000001010000000000000000101000000000000001000000000
000000000000000111000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000000101000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000100000000000000101000000000000001000000000
000000000000010000000000000000100000000000000000000000

.logic_tile 11 23
000000100001000000000000000011000000000000001000000000
000001000000100111000000000000001111000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000100000000000000000010111000001000000001000000000
000000000000000000000011100000101101000000000000000000
000010100000000111000000000101100000000000001000000000
000001000000001001000000000000001101000000000000000000
000000000000000001000110000011100001000000001000000000
000000000100000000000110000000001100000000000000000000
000001000000011001000110000111100000000000001000000000
000010000000001001000111110000001011000000000000000000
000010000000000001100010010111100000000000001000000000
000000000000000000100011010000101101000000000000000000
000000001000000001100000010001000001000000001000000000
000000000001010000100010010000001101000000000000000000

.logic_tile 12 23
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001010000000000000001000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000111100111001000001100111010000000
000010001010000000000100000000101100110011000000100100
000000000000000111100000000101001000001100111000000000
000000000001000000100000000000100000110011000000100100
000000000000001000000111100011001000001100111000000100
000000000110000111000000000000100000110011000010000000
000010000000000000000000000000001001001100111010000000
000000000000000000000000000000001111110011000000000101
000000000001010000000000000000001000001100111000000110
000000000100000000000011100000001001110011000000000000
000000001100000000000011100000001000111100001000000011
000000000000000000000111100000000000111100000000100000

.logic_tile 13 23
000000000000000000000110000111100001000000001000000000
000000000000000000000100000000101100000000000000001000
000000000000000000000111010101000000000000001000000000
000000001010000000000110010000001100000000000000000000
000000100001000001100011100001100000000000001000000000
000000000000100000100000000000101110000000000000000000
000000000000001001100110010111100000000000001000000000
000000000000001001100111100000001001000000000000000000
000010100111000011100000000101100000000000001000000000
000001000000100000000000000000001011000000000000000000
000000000000000000000111000101100000000000001000000000
000010000000000001000100000000001111000000000000000000
000000000000000001000000010101100001000000001000000000
000000000000000000100011100000101001000000000000000000
000000000000000011100000010101100001000000001000000000
000000000000000000100011010000101101000000000000000000

.logic_tile 14 23
000000000001010000000000010101011010000011111000000000
000000000000000000000011110000001001000011110000010000
000000000000000000000000000001100000000000001000000000
000010000000000000000011100000100000000000000000000000
000000000011001000000000000000000001000000001000000000
000000000100100001000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000100000000000000000000000
000010100010010000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000001110100000000000000001100000000000001000000000
000000000001010000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000000000110000000000000000000001001000000000000000000
000000000000100000000000000001100000000000001000000000
000000000001000000000000000000100000000000000000000000

.logic_tile 15 23
000001000010000111100011110000000001000000001000000000
000000000000001111100111110000001000000000000000001000
000000000000000000000010000001011001110011001000000000
000000000000001111000100000000101001001100110001000000
000001000100000111000111100001001000001100111000000000
000000000000000000100010000000101010110011000000000100
000001000000000000000000000001001000001100111000000000
000000100000000000000000000000001001110011000000000100
000000000000000000000000000001001001001100111000000100
000000000000000000000000000000101101110011000000000000
000001000000100000000000000101001000001100111000000100
000000100001000000000011100000101001110011000000000000
000000000001010000000000000001001000001100111000000100
000000000000010000000000000000001001110011000000000000
000000001100000000000000000001001000001100111000000000
000000000000000000000000000000101011110011000000000001

.logic_tile 16 23
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000001111000111110000000000000000001000000000
000000000000001011000111000000001111000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000001011000011010000001100000000000000000000
000000000000001000000111110111100001000000001000000000
000000000000000011000111010000101111000000000000000000

.logic_tile 2 24
000000000000000111100000000001000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000000000110001111001000000001010010000000
000000000000000000000000000001101011000001110010000000
000000000000000000000011101011101111000000000000000000
000000000000000000000100001011011100000000010000000000
000000000000000000000000001111100001000000000000000000
000000000000000000000000001111001110001001000000000000
000000000000000011100111000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000000110001011100111010000000000000000000000000000
000000000000001011000011010000000000000000000000000000

.logic_tile 3 24
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001011000000000000001000
000000000000000000000010000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000010110101000001000000001000000000
000000000000000000000111110000101010000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000111000011000000001100000000000000000000
000000000000001000000000010001000000000000001000000000
000000000000001011000011010000101111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 4 24
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 5 24
000000000000000111000000000101000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000000001000000000000001000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000011001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000011000000001000001000010100000000000001
000000000000000000000000000011000000101000000010000100
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000001011000000000000000000000
000001000000000000000000000001001011000001000010000000

.ramt_tile 6 24
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 8 24
000000100000000101000010100111000001000000001000000000
000000000000000000100110110000001011000000000000010000
011000000000100000000000000000001100000011111000000000
000000000101010000000011110000001100000011110000000000
110000000000000000000010100000001000111100001000100000
010000000000000000000110110000000000111100000000000000
000000000000000000000110000111111000100000000100000001
000000000000000000000100001101011001000000000000100100
000001000000001001100000000111101110000000000100000100
000010000000000101000011111001111011100000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000111101000001001000000000000
000000100000001000000010011001011110000000000100000010
000000001000000011000110100111111001000100000010000100
000000000000000001100000010001101000000000000100000000
000000000000000000000010101001111111000000010000100100

.logic_tile 9 24
000000100000000000000110010000001000111100001000000000
000000000000000000000010000000000000111100000000010000
011000000000000000000000001011001110000000000100000000
000000000000000000000000000111111001000000010001000100
010000000001000000000111100011001100000000000000000000
110000000000000000000000000111010000101000000000000000
000000100000000000000000001001011101000001000000000000
000000000010000000000000000011111101000000000000000000
000000000001010101000111000000000000000000000000000000
000000000010000000100010110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000001110000000100110110000000000000000000000000000
000010000000000011100010101011111111000000000000000000
000000001001010000000100001011001111001000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000101100000000000001000000000
000000000100000000000000000000100000000000000000010000
000010000001010000000000000000000001000000001000000000
000001000000100000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000111010000000000000000000001000000001000000000
000000000000100000000011110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000001000010000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001011000000000000000000
000000100001010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000001010000000000000000000001000000001000000000
000001001100100000000000000000001011000000000000000000

.logic_tile 11 24
000000000001000000000000000001100000000000001000000000
000000001010000000000000000000101100000000000000010000
000000000000000000000111000000000001000000001000000000
000000001110000000000100000000001101000000000000000000
000000100001000000000000000011100000000000001000000000
000001000010100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001101000000000000000000
000000100001001000000000000011100000000000001000000000
000001000000101001000000000000100000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001000000000000000011100000000000001000000000
000000001010100000000000000000100000000000000000000000
000010000000010000000000000000000001000000001000000000
000001000000100000000000000000001101000000000000000000

.logic_tile 12 24
000010100000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000010000000000000111011110001100111010000000
000001000000000000000000000000001011110011000010000100
000000000000000001000010000000001001001100111010000000
000000001010000000000011100000001010110011000001000000
000010001110000001000010000101101000001100111010000000
000000000000000001000000000000101100110011000000000000
000010100000000111000010000011001000001100111000000001
000000000000000000100000000000101110110011000000000000
000000001111010000000000000101001000001100111010000000
000000000110100000000000000000101100110011000001000000
000000000000000111000000000011001000001100111010000001
000000000100000000100000000000001010110011000000000000
000000001100000111000000000000001000111100001010000000
000000000000000000100000000000001100111100000000000111

.logic_tile 13 24
000000000001001000000000000111100000000000001000000000
000000000000101001000000000000101000000000000000010000
000011100001100000000000000000000000000000001000000000
000010100001110000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100000000000000000000000000000000001000000000
000000000000000000000010000000001101000000000000000000

.logic_tile 14 24
000000000000001000000000000000000000000000001000000000
000000000110000111000000000000001000000000000000010000
000011101110000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001000000000000000000000
000000000010100000000000000001000000000000001000000000
000000000001010000000000000000000000000000000000000000
000010100001010000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000100000000000000000001000000000000001000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000001000001001001100110000000000
000000000000000000000000001011001100110011000000010001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000001000111000000000011000000000000001000000000
000000000000100000100000000000100000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000010000111000000000111000000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000110000000000000000111000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000010000101000110100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000011000000000000000000000000000000000000
000010000000000000000010100111100000000000001000000000
000000000110000000000010100000100000000000000000000000
000000000000000101000010100111100000000000001000000000
000000000000000000000010100000101000000000000000000000

.logic_tile 3 25
000000000000000111000000010000000000000000001000000000
000000000000000000000011110000001100000000000000010000
000000000001010011100000000111101000010100000000000000
000000000000000000100000001011000000111100000000000100
000000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001111000000000000011100000011110010000000
000000000000000001000000000000000000000011110000000010
000000000000001000000110000001111111000001000000000000
000000000000000011000100001001001010000000000000000000
000000000000000000000000001000001010000000010000000000
000000000000000001000000000101001110000000100000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000001101011010000000000000000000
000000000000000001000000000001101000000010000000000011

.logic_tile 4 25
000000000000000000000010000000000000000000001000000000
000000000000010000000000000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000110100101100000000000001000000000
000010000000000000000000000000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000101000010100001000000000000001000000000
000000000000000000100110110000100000000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100110110000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 5 25
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001100000000000000001000
000000000000000111000111100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000010100000000000000000100000000000000000000000
000000000000000000000000010111000000000000001000000000
000000001110000000000011100000100000000000000000000000
000000000001001000000000000001100000000000001000000000
000000001000001011000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000000000111000101100000000000001000000000
000001000010000000000010000000101100000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100001000010000000001001000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000101000000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
011000000001000000000000000000001010000100101110100001
000000000000100000000000001111001100001000011000100110
110000000000000101000110001000001000000100101100100001
110000000000000000100000001011001101001000011001100010
000010000000000000000000010101001000010100001110100000
000000000000000000000010001111100000000001011011100010
000000000000000001100000011111101000010100001110000000
000000000000000000000010001011000000000001011011100010
000000000000000000000000000111101000010100001110000000
000000000000000000000010011111000000000001011001100010
000000000000000000000111001101101000010100001110000000
000000000000000000000110001011100000000001011001100010
110000000000011001100110000111101000010100001110000000
100000001010000001000000001111100000000001011001100010

.logic_tile 9 25
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001111000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111001000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000111000000000000001010110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000001000000
000000000000000000000000000011101000001100111000000000
000000000000000001000010000000100000110011000001000000
000000000000000001000000000111101000001100111000000000
000010100000000000000010000000100000110011000000000001
000000000100000000000111000111001000001100111010000000
000000001100000000000010000000000000110011000000000000

.logic_tile 10 25
000000001011000000000000000101000000000000001000000000
000010100001100000000000000000100000000000000000010000
000000000110000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000010000000000000010101000000000000001000000000
000010000100000000000011110000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000010101001010000000000000101000000000000001000000000
000001100000100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001011000000000000000000
000000100000000000000000000101000000000000001000000000
000001001000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 25
000000000011010000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000010100000000000000000000001100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000110000000000000000001100000000000001000000000
000000000101000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 12 25
000000000000001000000010101001101001110000000000000001
000010000000000111000010011011101110000000000000010000
000010000000001101000111000001111111110011000000000000
000000000000000111000110100101111000000000000000000001
000000000000000111100000000011101111100010000000000000
000000000100001111000010101001001011001000100000000000
000000000000000011100111101011011011100110000000000000
000000000000000101100110011101001111100100010000000000
000010000000001001000111110111001101100000000000000000
000001000001000111000011011111111000000000000000100000
000000100000001011100000010001011100111100110000000000
000001000000001111000011001101001100101000010000000000
000000000000000000000110010101101000100010000000000000
000000000000001111000010000101011101000100010000000100
000000000000000001100010000000000000000000000000000000
000000000110000000000111110000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001101000000000000010000
000010100001010000000000000011100000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000010100000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001101000000000000000000
000000000010000000000000000011100000000000001000000000
000000000100000000000010010000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000100000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 14 25
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000100000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010001000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000100001100000000000000000000001000000001000000000
000000000011010000000000000000001111000000000000000000
000000000000010000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100100000000000010000000001000000001000000000
000000000001010000000011010000001111000000000000000000

.logic_tile 15 25
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000111111110001100111000000000
000000000000000000000000000000011101110011000010000000
000000000000000111100000000011001000001100111000000000
000000000000000000100000000000101010110011000000000000
000000000000000000000000000111001001001100111000000000
000000000010000000000000000000101100110011000000000001
000000000000000000000111000011001001001100111000000100
000000000000000000000000000000101100110011000000000000
000000000001010011100111000111001000001100111000000000
000001000000101111100100000000101111110011000000000000
000000000000001000000111010111001000001100111000000000
000000000000000111000011010000001111110011000000000000
000000000000000111000010000111001001001100111000000010
000000000000000000100100000000101101110011000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000100000111000000000000000001000000001000000000
000000000000000000100000000000001000000000000000001000
011000000000000000000000000000011000000100101110100001
000000000000001101000000000001001100001000011000000010
000000000000000111000000010101001000010100001110100001
000000000000000000100010000101100000000001011010000011
000000000000000000000110010111001000010100001110100000
000000000000000000000010000001100000000001011010000011
000000010000000001100000000000001001000100101110000001
000000010000000000000000000101001100001000011010100010
000000010000001001100000000000001001000100101110000001
000000010000000001000000000001001100001000011010100010
000000010000000000000110000101101000010100001110000000
000000010000000000000000000101100000000001011010100011
110000010000000000000000000101101000010100001110000001
100000010000000000000000000001100000000001011000100011

.logic_tile 2 26
000000000000000101100000010111000000000000001000000000
000010000000000000000010000000000000000000000000010000
000000000000001101100000001001001001011100000000000000
000000000000000101000000001011101110111100000000000001
000000000000000000000110111001011011010000000000000000
000000000000000000000010100101001100000000000000000000
000000000000001101100110110111011100000100000000000000
000000000000000101000010100001001011000000000010000000
000000010000000101000000000101000000101001010000000000
000000010000001101100000001101100000000000000000000000
000000010000000000000110000011011101100000000000000000
000000010000001101000000000001001110000000000000000011
000000010000000101000000001001101100001000000000000000
000000010000000101100000000001001100000000000000100000
000000010000001000000000000011011011000000000000000001
000000010000000001000000000011011011000001000000000000

.logic_tile 3 26
000110000000000111000000000000000000000000001000000000
000101000000000000000000000000001011000000000000001000
000000000000000000000110010101011100000011111010100001
000000000000100111000010000000001100000011110000000011
000000000000000111000010100001011110000011111010000001
000000001100000000000000000000011101000011110000000110
000000000001000111000011100111001100000011111010000001
000000000000000000000111110000100000000011110000000111
000010010111011001100000010111000001000000001000000000
000001110000100111000010000000101000000000000000000000
000000010000000000000000000111111010000011111010000100
000000010100001111000000000000011000000011110000100011
000000010000000000000110000000011011000011111000000000
000000010000000000000010110000011001000011110010100111
000000010001000001100000000101011011000011111000000100
000000010000000000000011110000001001000011110000100011

.logic_tile 4 26
000000000100000001100111110111000000000000001000000000
000000001110010111000111110000000000000000000000010000
011000000000000000000110001011001000011100000000000000
000000000000000000000000001111001011111100000000000000
000000000000000111000000010000001000000000100000000000
000000000000000000100010001001011111000000010000000000
000000000000000000000000000101000000001001000110000000
000000000010000000000000000000001000001001000000000000
000001010000001000000000000001000001110000110000000001
000000110000001011000000000101001110110110110000000000
000000110000000111100111100001011101000000000000000000
000000010000000000100111111001011001100000000000000001
000010010100000000000111100000000000000000000000000000
000001010000001101000100000000000000000000000000000000
110000010000000001000000001111001001000000000000000000
110000010000000000100011110011111101000000100000000000

.logic_tile 5 26
000000000000000000000000000000001001000100000000000000
000000000000000000000000001101001101001000000000010001
011000000000001000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010001010011100000000011000000000000000100000000
000000010000100000100000000000000000000001000010000000
000000010000000111100000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010001000000000000001000001010000010100000000010
010000010000000000000000000011000000000001010010000010

.ramt_tile 6 26
000001000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000011011100010000000000000000000000000000
000011110000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000100000000000000000001001100000000000000000
000000000000010000000000000101001010010000000000010001
011000000000001000000000000000000001110110110000000001
000000000000000001000000001011001101111001110000000001
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000010000000000000111111000011010000010000000000000
000000011000000000000111011011011101000001000000000000
000000010000001000000111100000000000000000000000000000
000000010000000011000010000000000000000000000000000000
000000010000000000000000000101101111111111010000000100
000000010000000001000000000000001000111111010010000000
110000010000000000000111100111100000000000000100000000
010000010000000000000100000000100000000001000000000100

.logic_tile 8 26
000000001100000000000011100011001000010100000100100101
000000000000000000000100000011000000000010101010010110
011000000001010011100000000101000000110110110100100001
000000000000000000000000000000001100110110111010000010
110000000010001001100000000000000000000000000000000000
110000100000001111000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010000001111100000001101011001000110100000000000
000000010000000001000000001101001110001111110000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000111000000000000000000000000000000
000000010001000000000100000000000000000000000000000000
110000010000000111100000000000000001110110110000000000
100000011100000000100000001001001010111001110001000000

.logic_tile 9 26
000000000000101111000111110000001001001100110000000000
000000000001010101100110000000001000110011000010010000
011000000000001000000000000101000000101001010000000001
000000000000001111000000001101000000111111110000000000
110000000000000111100000000101101000111101110101100000
110010000000000000100010001011111001111101011000000111
000000000000000111000000001001011010100010110000000000
000000000010000000100011101111001000101001110000000000
000001010000100000000110011000001101110100000000000000
000000110001000000000011010011011111111000000000000100
000010110000001000000111100000000000000000000000000000
000000010000001001000100000000000000000000000000000000
000000110000100000000010010000000000000000000000000000
000000010001000000000010000000000000000000000000000000
110000010000000000000111010000000001100000010000000000
100000010000000000000010011111001101010000100000000110

.logic_tile 10 26
000000000000000011100111100000001000111100001000100000
000000001000001001100110010000000000111100000000010000
011010000000011000000000010001001110101010100000000000
000001000000001111000011000000110000101010100000000000
010000100000001001000110011001001010111111000000000000
000000000010001111100010001001101100000000000000000000
000000000000001001100111100111011011000111010000000000
000000000000000111000000000001011010101011010000000000
000000010000100000000111100101001110100000000000000000
000000011001001111000011110001111011000000010000000000
000000010000000101000010001000011010000001010100000011
000000010000000000000000001111000000000010100001100000
000000010001000111000111000011111100110011000000000000
000000010000000000100011100011101101100001000000000001
110000010000001000000000010001101011100000000000000000
100000010000000001000011001011001110000000010000100000

.logic_tile 11 26
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000011110000000000000000000001011000000000000000000
000000010001000000000000000101100000000000001000000000
000000010000100000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000

.logic_tile 12 26
000010000000010000000111000011100000000000001000000000
000001000000100000000000000000000000000000000000001000
000000100000000000000000000101000000000000001000000000
000001000000000000000000000000101111000000000000000000
000000001000000011100011100111001000110011001000100000
000000000000000000000100000000101110001100110000000000
000000000000000011100000000011101000110011001000000000
000000000000000000000010000000001111001100110000000010
000000010000000000000000000111001000110011001000000000
000000010010000000000000000000101010001100110000100000
000001010001000101000000000011101000110011001000000000
000000110000100111100010000000101001001100110000000010
000000010000000001000000000111001001110011001000000000
000000010000100000000010000000101010001100110000100000
000000011010000000000000000011101001110011001000000000
000010110000000000000000000000101011001100110000000010

.logic_tile 13 26
000010000000110000000000000011100000000000001000000000
000000000000010000000000000000100000000000000000010000
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000011000000000000000000000011100000000000001000000000
000010000000000000000000000000100000000000000000000000
000000000110100000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001010000000000000000000011100000000000001000000000
000010010000000000000000000000100000000000000000000000
000000010000000000000010100000000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000100000000000000011100000000000001000000000
000000010000010000000000000000100000000000000000000000
000010010000000000000000000000000001000000001000000000
000011010000000000000000000000001101000000000000000000

.logic_tile 14 26
000000000000000000000010100000001000111100001000100000
000000000000001111000110110000000000111100000000010000
011001000110000000000111111001011010111101000100000001
000010000000000000000011110011011110110100001010000000
110000000000001001000010010101001110110001110110100001
010000000000010111000010000001001010110000010011000100
000000000000000001000010000001001100110000110100000000
000000000000000000000000000111001100111000101010100000
000000010000001001000011110001001111100010000000000100
000000010001001011000011101001111110001000100000000000
000000010110000011100000000001011010111100000110000000
000000110000000000100000000111001101110100011010000110
000000010000000001000000000111011000111001010100000000
000000010000000001100011101101011000010110000010100110
110000011010000111000000000001101111000000000000000000
100000010001011101000000001101101110110011000000000100

.logic_tile 15 26
000000100000101000000000001101001001010010000000000000
000001000001011111000011110011001110000000000010010000
011010000000000101000000001001011100000000000000000000
000001000000000000000011101101000000000010100000000000
010000000000001000000110001111101100111100000110100001
010000000000001111000010101001001111110100010001100000
000000000000000000000000001111000001000110000000000000
000000000000000000000010101111001101010110100000000000
000000010000000001000011101111100000001111000000000001
000000010000000000000010001001001011101111010001100000
000010110000001000000110100001011100000000000000000000
000000010000001011000000001101000000000010100000000001
000000010000000111100011101001100000000000000000000000
000000010000000000100100000011001000001001000000000000
110000010000001011100000000001101101101100000100000000
100000010000000101100011111011111110111100101011000010

.logic_tile 16 26
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000010000000111000000000101100000000000000110000000
000000010000000000100000000111100000010110100000000000
000000010000001000000000000000000000000000000000000000
000000011110000101000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010010000001000000000000011100001100000100000000
110000010000000000000000000000001100001100000000000000

.logic_tile 17 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000001110000011110100000000
000000000000000000000000000000010000000011110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011100000011110100000000
000000010000000000000000000000000000000011110000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000101000010101101001000010100001110100001
000000000000000000000000000011000000000001011011010100
011000000000001000000000000011101000010100000100100000
000000000000000001000000000011000000000010101011000011
000000000000001101000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000001100000000000000010000000
000000000000000000000000000011001000100000010000000000
000000011110000001100000001000000001110110110100000000
000000010000000000000000000001001100111001111010100010
000000010000001000000000000001101010000000000000000000
000000010000001011000000001001001011100000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000111110000000000000000001000000000
000000000000000000000110010000001001000000000000001000
000000000000000001100010100101000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000000000000110000001011100000011111010100000
000000000000000000000100000000101101000011110010000010
000000000000000101100110010000000001000000001000000000
000000000000000000000110010000001000000000000000000000
000001010000100000000000010101100000000000001000000000
000000110001010000000010000000100000000000000000000000
000000010000000001100000000101100000000000001000000000
000000010000000000100000000000101001000000000000000000
000000010000001000000000000111000000000000001000000000
000000010110000101000010000000000000000000000000000000
000000010000000000000000000101101001011100000000000000
000000010000000000000000001111001001111100000000000010

.logic_tile 3 27
000000001100000000000000000101001110000011111000100001
000000000000000000000000000000010000000011110000010011
011000000000000111100110001101001000010100000100000001
000000000001010111100000000011000000000000000000000000
000000000000101001000111111000011000000000010000000000
000000000010010001100111011111001100000000100000000000
000000000000000111000000011000011001111101110000000000
000000000000000000100010001001001110111110110010000000
000000010000010000000000010000001010000000110000000000
000000010000101111000010000000011010000000110010000000
000000010000001001100011101011101101100000000000000000
000000010000101001000110111101011101000000000000000000
000000010000001000000000000111001110000001000000000000
000000010000000111000011110000011011000001000000000000
010000010000011000000010100000011100000001010000000000
110000011000100001000100001101010000000010100010000001

.logic_tile 4 27
000000000000100000000000000011000000000000001000000000
000000000001010000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110011000000000000011000000000000001000000000
000000000000100101000000000000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000000000000000000000000000
000001010000100001100110000011100000000000001000000000
000000110001010001100100000000000000000000000000000000
000000010000000001100000010011100000000000001000000000
000000010000001111100010010000100000000000000000000000
000000010000000000000000010101100001000000001000000000
000000010000000000000010010000101111000000000000000000
000000010000000000000110000000000000000000001000000000
000000010000100000000100000000001010000000000000000000

.logic_tile 5 27
000000000000000000000011100011000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000011110000100000000000000000000000
000010100000000111100111100000000001000000001000000000
000001000000000000100100000000001011000000000000000000
000000000000000111100111100101000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000010001000111100010000011000001000000001000000000
000001010000000000100100000000001001000000000000000000
000001010000000000000111000000000001000000001000000000
000010010000000000000100000000001101000000000000000000
000000010000000111000000000000000000000000001000000000
000000010000000000100000000000001110000000000000000000
000000010000000000000000000101100000000000001000000000
000001010000000000000000000000001001000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000111001110000000000
000000000000000000000000000000101111111001110000000010
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000111100000000000000000000000000000000000
110000010001000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001010000000000000001000
000000000000001000000000000001100000000000001000000000
000010000000000111000000000000000000000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000000000100011110000001111000000000000000000
000000000000000000000111110101100001000000001000000000
000000000000000000000011110000101011000000000000000000
000000010000000000000111100011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000110000000111000000000000000000000000001000000000
000001010000000000100000000000001011000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000011100000001000111100001000000000
000000010000000000000000000000000000111100000010000000

.logic_tile 9 27
000000100000000000000110000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001001100110000000000000000000001000000000
000000000000001011000000000000001010000000000000000000
000000100000000000000000010101011110000011111000000000
000000000000000001000011100000101101000011110010000000
000000000000000000000111110000001110000011111000000000
000000100000000000000010000000001001000011110000000000
000000010000000000000010010101011101000011111000000000
000000010010000000000010000000111100000011110000000000
000001010000001000000010000000011101000011111000000000
000010010000000001000011110000011000000011110000000000
000000010000000001000000000101101100000011111000000000
000001010000000000000000000000110000000011110000000000
000000010000000000000000000000011011000011111000000000
000000010000001111000000000000011001000011110000000000

.logic_tile 10 27
000000000000100000000000000101100000000000001000000000
000000000001000111000011100000100000000000000000001000
000000000000000111000011100101000000000000001000000000
000000000000000111100000000000100000000000000000000000
000000000000000000000111100001101001001100111000100001
000000000000000000000100000000001000110011000000000000
000000000000000011100000000001001000001100111000000001
000000000001000000100011100000000000110011000000000010
000000010000100000000000000001101000001100111000000000
000000010001010000000000000000100000110011000000000010
000000010000010000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000100010
000000110000000000000000000000001001001100111000000000
000000010000100000000000000000001010110011000000100010
000000010000000000000000000000001000111100001000000001
000000010001000000000000000000000000111100000000000100

.logic_tile 11 27
000000000001001111100000001011001000000011100000000000
000000000000001011100011111111101110000011110000010000
011000001010001111100000000111111001100000100000000000
000000000001010101100010010000001101100000100000000010
110000000000000000000111000101011111100010000000000000
110000000000001101000010001101111110000100010000000000
000000000110100001100111101001011010100010110000000000
000000000000010000000010000111011000101001110000000000
000000010000000000000110101001111110110011110000000001
000000010000000000000000001001001001010010100000000000
000000010000000101000110010000000000000000100110000000
000000110000000000000010100000001010000000000010000010
000000010000000001100010001011101111110011000000000000
000000010001011111100000000101001101000000000010000000
110000010000000101100110001001011101100010000000000000
100000010001010001000010000011011011001000100000000000

.logic_tile 12 27
000000000000000000000000000111101001110011001000000100
000000000000000000000000000000001011001100110000010000
011000000000001000000110010001101000110011001000000100
000000001111000011000011010000101010001100110000000000
010000000001000111000110100000001000111100001000000000
000000000000000001100000000000000000111100000000000010
000000000000001111000010001001101100100000000000000000
000000000000000001000000001001011101000000000000000000
000000010000000000000010000111011100110110100000000000
000000010000000000000010000111011111111000100000000000
000000010000000000000010000000001011000000110100000001
000000011100000101000010100000001010000000111011100101
000000010000001001000111101000000000010000100100000001
000000010000000111000010001011001011100000010001100100
110000010000001000000000001101111100001000100000000000
100000010000001101000010001111001111100010000000000000

.logic_tile 13 27
000000100000000001100000011011101000000011100000000000
000000000000001001100011111101101111000011110000110000
000001000000001101100111110101011110100010110000000000
000010000000000001000010010111011000010110110010000000
000010000000000111000010111111111100100010000000000000
000001001100001101000110010101101000000100010000000000
000000000000000101000110010101011001110011000000000000
000010100000001101100011011111101010000000000000000000
000000110000000000000110111000001010001100110000000000
000000011000000000000010001001011110110011000000000010
000000010000001101100110100001011101110011000000000000
000010010000000101000000001011101000000000000000000000
000000010000001101100110010001111011111111000000000000
000001010000000011000010100101111111101001000000000000
000000010110001001100111110011011111000000000000000000
000000010000000111000010100101101110100000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000101000110000111000001000010101010100000
000000000000000000000100000000001011000001010010100110
000000000000100101000010110001101000001100111000000100
000000001000000000000010010000000000110011000000000000
000000001000100000000000000101001000001100111000100000
000000000000010000000010100000001100110011000000000000
000000010000000001100000000011001000001100111010000000
000000010000000000000000000000001011110011000000100000
000000010001010000000000000111001001001100111000000000
000000010000100000000000000000001001110011000000100100
000000010000000001100000000101001000001100111000000000
000000010000000000000000000000101110110011000011100000
000000010000100000000000000111001000111100001000000000
000000010000000000000000000000000000111100000000100000

.logic_tile 15 27
000000000000100001100110001111111100101001010000000000
000000000000010000000000000001101011010000000000000000
011000000010000001100000001001101011101000010000000000
000000000000010111000010101101001100101000000000000000
010000000001011101000010101001001101010000100000000000
000000001110101111000100001111011101010000000001000000
000001000000000101000000001101111001101000010000000000
000000000000010111100010110101011100010100000000000000
000000010000000000000111001001101000000000010000000000
000010110000000000000111111011011111000010100000000000
000001010000001011100010000011011100000001010100000001
000000010000000001000010000000100000000001011001100110
000000010000010011100111000011101010000001000000000000
000000010000100000000100000000101110000001000000000000
110000010000000000000111110000000000000000000000000000
100000010000000000000110000000000000000000000000000000

.logic_tile 16 27
000000000000000000000111100000001001001100110000000000
000000000000000000000100000000011001110011000000000000
011000000000100000000111110000000000000000000000000000
000000000000000101000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000001000000000000001001111001100110000000000
000000010000000001000011100000111001110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001001111010111100000110000100
000000010000000000000011110001101100111000100001000100
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
011000000000000000000000000101000001000000001000000000
000000000000000000000000000000101110000000000000000000
110000000000000001000010000111100001000000001000000000
110000000000000101000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000111100000001001111100001000000000
000000000000000000000100000000001100111100000000000000
110000000000001001000010000000001000000011110100000001
100000000000001111000000000000000000000011111000000000

.logic_tile 2 28
000000001110001000000000000000000001000000001000000000
000000000000001001000000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000001111000011110000001011000000000000000000
000001000000000011100111000111000001000000001000000000
000000100000000000000010100000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001010000000000000000000
000000001110000001100000000111100001000000001000000000
000000000000000000100000000000101001000000000000000000
000001000000000000000000000001000000000000001000000000
000000100000000000000010000000000000000000000000000000
000000001110000000000010001011001000111100000000000000
000000000000000000000010000001001111101100000000000000
000001000000000000000000000101001010010100000000000000
000010000000000000000010000000010000010100000000000000

.logic_tile 3 28
000000000000100000000111100011000000000000001000000000
000000000001000101000100000000100000000000000000001000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001010000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000111100000001001000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000001011000000000000101001000000000000000000
000000000000000000000010010101000000000000001000000000
000000000000000000000010010000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000001000001000000001000000000
000000000001000000000000000000101111000000000000000000
000000000000000001000010000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000001000000000000000000010000001000111100001000000000
000010100000000000000011010000000000111100000000010000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000111100001101000100000000000000000
000000000000000000000000000101111111101001010010000000
000000000000000000000000010011100000000110000000000000
000000000000000000000011101011101111000000000000100000
000000000000000000000011100001111010010100000000000000
000000000000000000000100000000110000010100000010000000
000000000000000111000011100111111100000000000010000000
000000000000000000100110111111111110000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 5 28
000000000000000111100011100001000000000000001000000000
000000000000000000100000000000000000000000000000010000
011010000000000101100000010011001000000100000000000000
000001000000000000000010100000101001000100000000000000
000000000000001011100110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000110000000001110000100000100000000
000000000000000001000000000000000000000000000010000000
000000000000000001000000000000011010111101010000000000
000000000000000000000011110101000000111110100011000000
000000000000000000000000000000011000001001010000000000
000000000000000000000000000011011010000110100010000000
000000000000000001100000000000000001111001110010000000
000000000000000000000000000111001011110110110010000000
010000000000000000000000001101001011111101110000000000
110000000000000000000000000001101010111111110001000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000001000000000000000001000000100100000000
000000000000000111000000000000001111000000000000000000
011000000000000000000000010101011111100000010000000000
000000000000000000000011000101001010111000100000000000
000000000000000101000010110000000000000000000000000000
000000001100000101100111010000000000000000000000000000
000000000000001001100111000101011101110110010000000000
000000000000001111000000000001111101010001100000000000
000000000000001001100111101101000001101111010010000000
000000000000000111000100000101101011101001010000000000
000000000000000000000110001000001110100101000000000000
000000000000001111000011111111011111011010000000000000
000000000000000000000010100000001100111100110010000000
000000000000000001000010000000011100111100110000000000
110000000000000111100111100001011000010000000000000000
010000000100000000000110100011011110010010100000000000

.logic_tile 8 28
000000000000001011100110110000001100110000000000000000
000000000001010101100010000000001011110000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
000000000000001000000010100111111100000001010000000000
000000000000000011000100000001011111000111010000000000
000000000000000000000110001001011100110110010000000000
000000000000000001000000001111001001111001110000000000
000000001110001101000110001001001011111011110100000111
000000001110000001000000001101001111111111110010000011
000000000000001000000111000011011000101000000000000000
000000000000000101000100000000010000101000000010000000
000000000000000001000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111101001001110100000000000000000
010000000000000101000110000101101101010000100000000000

.logic_tile 9 28
000001000000000000000000010111001010000011111000000000
000010100010000000000011100000000000000011110000010000
011000000000000000000111100000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000010101011100000001010010000000
000000000000001001000011110000100000000001010010000000
000000000000000001100011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000011000000100000100000000
000000100000000000000000000000010000000000000000000000
000000000000000001000010001000001000000010100000000000
000000000000000000000000001011010000000001010000100000
000000000000001000000000001000011011010000000000000000
000000000000000001000000000101011011100000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 10 28
000000000000000111100011101001111110010000000000000001
000000000000000000100110100011111110000000000000000000
011000000000010101000010111001001110100010000000000000
000000001110100000000010011101111001000100010000000000
010000000000001001000010110001001011111111000000000000
000001001000001111100010010101001010010110000000000000
000011000000000111100011100011101100010100000110000001
000011000000000000000110100000110000010100000010100010
000000100000100111000110010101001100101010100000000000
000000000001000000100010000000010000101010100000000000
000000000000001111000010001101100000111111110000000000
000000000000000001000010000011100000000000000000000000
000000000000000001100010101001111100110011000000000000
000000000000000000000000001101011011000000000000000000
110000000000000001100000010001111110001000000000000000
100000000000000000000010001101101100000000000000000000

.logic_tile 11 28
000000000000000000000010000011111000000011111010000000
000000000000101111000111110000001100000011110001001100
000010000000001101000110010001100001000000001000000000
000001000000000011000011100000001011000000000000000000
000000000001000000000110100011100000000000001000000000
000000000000000001000000000000101011000000000000000000
000000000000000001100010010001001100000011111000000000
000000000000000000100010010000011101000011110000000000
000000000000001000000110010111101011000011111000000000
000000000000000001000010100000001001000011110000000000
000000000000000101100111000111111010000011111000000000
000000000000000000000000000000011111000011110000000000
000000000000000000000000000111101001000011111000000000
000000000000000000000010010000111010000011110000000000
000000000000001001100010010001011111000011111000000000
000000000000000001000010000000111001000011110000000000

.logic_tile 12 28
000000000110001111000000001011101010010111100000000000
000000000000001001100000000111011110001011100000000000
011000001010000011100000001101101110110011000000000000
000000000000000000100000000111111101000000000000000000
010000001010000000000000011000001100001100110000000000
000000000010000000000011000011000000110011000000100000
000000000000000000000111000111101111101000000000000000
000000000000000000000000000111101000100000000000000000
000000001110001001000110101011101110101000010000000000
000001000000000001100110100111111000101001010000000000
000000000000000001100010000011001100111110100110000001
000000000000001111100000000000010000111110100010100000
000010000000001111100010101001001110101000010000000000
000001000000101001100110110111011000000000000000000000
110000000000001111100010001000001110000100000000000000
100000000000001011000000000001001110001000000000100100

.logic_tile 13 28
000000000000000001100000001000000000100110010010000000
000000000000000000000000000011001111011001100000000000
011000000000000000000000000101011010100010110000000000
000000000000000000000010101101011010010110110000000000
010000000000000111100000001000000000000110000010000000
000000001100000001000010001101001010001001000001000100
000000000000000000000011100000000000001001000110100000
000000000000010001000100000001001100000110001001100000
000000000110000101100000000011111110000001010110000000
000000000000000000000000000000100000000001010010100100
000000000000000101100110000111011000010100000110000000
000000000000000001100000000000010000010100001011100100
000001000000010101000111111111101111010100000000000000
000010000000100000000110001111111110100000000000000000
110000000010001101000110111101011011100010110000000000
100000000000000101000010010101011100010110110000000000

.logic_tile 14 28
000000000000000000000000010101101000101000000000000000
000000000001011101000010100000100000101000000000010001
000000000000001101000000011001001010001001000000000000
000010000000000101100010000001111111000001000000000000
000000000000011000000110101111101011101000010000000000
000000000000101001000010111011011001010000100000000000
000000000100000001000000010001011111000100000000000000
000000000000000000000011000000001111000100000000000000
000000000000010000000000010101011001000000000000000000
000000000000100000000011101001001000010110000000000000
000000000000000001100000000111101100001100110000000000
000001000000000000000010010000110000110011000000000000
000000000000000000000110010111100001010000100000000000
000000000000000000000010000001101010000000000000000000
000000000000001001000011101111011100101000000000000000
000000000000000101000110110011111011111000000000000000

.logic_tile 15 28
000010000000010000000000000011100000000000001000000000
000001000000100000000000000000100000000000000000001000
000000000000000101000111100011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000010111101000001100111000000000
000000000000000111000011110000100000110011000000000000
000000000000000000000111100000001001001100111000000000
000000000000000000000100000000001000110011000000000000
000000100000000000000000010000001001001100111000000000
000001000000000000000011100000001110110011000000000000
000000000000000001000000010000001000001100111000000000
000000000000000000000011110000001111110011000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000010100011100000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000001000000110000011000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000000000010100000001001111100001000000000
000000000000000000000110100000001111111100000000000000
000000000000000000000010000000001001111100110000000000
000000000000000000000010000000001011111100110010000010
000000000000000000000000011111101011101101010000000000
000000000000000000000011111001011011111110100000000001
000000000000000000000000001101100000100000010000000000
000000000000000000000000000111101011000000000000100000
000000000000000001000000010101101011101111110000000000
000000000000000000000011110000111011101111110010000000

.logic_tile 2 29
000000000000100000000011100000000000000000001000000000
000000000001010000000100000000001111000000000000001000
011000000000000000000011100011101111110011001100000000
000000000000001101000110110000111001001100110000000000
010000001110000000000011100011001001110011001100000000
110000000000000000000000000000101011001100110000000000
000000000000000000000011100001101000110011001100000000
000000000000000000000100000000001001001100110000000000
000001000000000000000110100001001000110011001100000000
000010100000000000000000000000101110001100110000000000
000000000000000101100000000101101001110011001100000000
000000000000000000000010110000101100001100110000000000
000000001100000101100010100001001001110011001100000000
000000000000000000000100000000101001001100110000000000
000010100000000000000000010101101001110011001100000000
000001000001010000000010100000101111001100110000000000

.logic_tile 3 29
000000000000000000000111101000001000011100000000000000
000000000000000000000100000011001101101100000000010010
000000000000000000000111100000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000111100110110001001100010000000000000000
000000000000000000100010100111111100000000000000000001
000000000000001101100110100000000000001111000000000000
000000000000000101000000000000001011001111000000000000
000000000000101000000010010011111000001000000000000000
000000000001011011000110000000111010001000000000000000
000000000000001000000110000000011010000011110000000000
000000000000000001000100000000000000000011110000000000
000000000000000001000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000001101011010100000000000000000
000000000000000000000000000101101011000000000000000000

.logic_tile 4 29
000000000000001011100000010000000000000000001000000000
000000000000001011100011000000001001000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000101000011000000001100000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000101000000000000001000000000
000000000000000000100111110000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000011011001001011100000000000000
000000000000000000000011101111101000111100000000100000
000000000000000000000110000011001111010000000000000000
000000000000000000000010001111101111000000000000000000

.logic_tile 5 29
000000000000000111100111111001011100001011000000000000
000000000000000000100011110001101001001111000000000000
011000000000001001100111100000001011000011000000000000
000000000000000011000100000000011001000011000000000000
110000000000000111100011101011101000000001010000000000
010000000000000000000100001101011011000011010000000000
000000000000000111100111101101101001000111010110000000
000000000000000000100100001111011000000001010000000000
000000000000010001100000000011001111010011100100000000
000000000000100000000011110101001010110011110000000001
000000000000000011100000001101001010100000010000000000
000000000000000000100000001001101000000000110000000000
000000000000001000000000011111001100010010100000000000
000000000000000001000010000001101010000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000010000011100000000100000000000
000000000000000000000011100111001100000000010000000000
011000000000001000000000010101111001011101100100000000
000000000000010001000010001111011101011110100000000000
010001001010001000000011101101011111000110000000000000
110010100000100001000110000111111010000100000000000000
000000000000000001100000000000011110000011000100000000
000000000000000000000000000000011010000011000000000000
000000000000000000000110101000001010001110110000000000
000000000000000101000000000111011110001101110000000000
000000000000000101000010010001011100000000000000000000
000000000000000000000010101011110000000010100001000000
000000000000000001000000010101001101101011100000000000
000000000000000000000010001001111101010101010000000000
000000000000000101100110011011011001000000000000000000
000000000000000000000010100011001101000011000000000000

.logic_tile 8 29
000000000000000000000110000001000000000000001000000000
000000000000000101000000000000100000000000000000001000
011000000000000000000000010111000000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000001010000000000000111101000110101010000000000
000000000000100000000000000011101000010101000000000000
000000000010000101000000000101111000110100010100000000
000000000000000000000000001001011110101000100001000000
000000000000000000000110100000000000000000000000000000
000000001000001111000100000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000010000000000001011100000010110100000000000
000000001100000101100010011111011110111001010100000000
000000000000001111000010001001111100100000000001000000
110000000110000000000000011111001110100000000000000000
100000000000000000000010001111101001000001010001000000

.logic_tile 9 29
000000000000000000000010100001111101010000000000000000
000000000000000000000100000101011100000000000000000000
011000000000000111100111101001111110000001010110000000
000000000000000000100110101111111100010001110001000000
000000000000000011100110101001000000100000010000000000
000000000010000000000000000111101100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011000000011110000000100
000000000000001101000000000000010000000011110000000000
000000000000000001100010010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000000000000000001100000000000000000001100110000000000
000000000000100000000000001101001110110011000000000000
110000000000000101000110001011100001010110100000000000
100000000000000000100010001111101100100110010000000000

.logic_tile 10 29
000000000001000000000000010000000001000000001000000000
000000000000000000000011100000001111000000000000001000
000000000000000000000111100000000001000000001000000000
000000100000000000000100000000001001000000000000000000
000000000000000000000010100000000000000000001000000000
000000000010000000000010000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000100000000000000011100000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001001000000000001000000000000001000000000
000000000000001011100000000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111010011100000000000001000000000
000000000001010000000111010000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000101011100000011111000000000
000000000000100000000000000000001011000011110000010000
011000000000000111000000000000001100000011111000000000
000000000000000000100000000000001100000011110000000000
010000000000001001000110001000001001011100000010000000
000001000000000001000000001111001110101100000000000000
000000000000000000000000000101000001001001000110100000
000000000001010000000000000000001000001001000010000010
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 12 29
000000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000001000000010001001010101000010110000000
000000000000000000000010000011111010110100010000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001011111000010110000000000000000000000000000
000000000000000000000110001011001000000000100000000000
000000000000010000000000000101111000010000000000000000
000000000000000000000000001001011001000000100000000000
000000000000001111000000001001111000000000000000000000
110000000000000000000000001001101010101000010100000000
100000000000000000000000001011101110111000100001100000

.logic_tile 13 29
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010101111111100010000010000000000
000000000000000000000000000111101001000000100000000000
000001000000000011100000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000010101111010000010000000000000
000000000000000000000011101101101101000000000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001111111101000000000000000001
000000001110000000000000000111011010001000000010000010
000000000010001001100000010011100001000110000000000000
000000000000000001100010101001101000000000000000000000

.logic_tile 14 29
000000000000001000000010100001101000000100100100000000
000000000000000001000100001011111000011110111000000010
011000000000000001100110011011011111000000010000000000
000000100000000000000010100011111000000001010000000000
010000000000001000000000000000000001001001000000000000
000000000000000001000000000001001010000110000000000010
000000000000000111000000011111001100000100000000000000
000010000000000000000010100001011101010100000001000000
000000000000000000000011110111111000000000000000000000
000000000000000000000010011011101111010110000001000000
000000000000000001100010100001011011010000110000000000
000000000000000000100000000000001101010000110000000010
000000000000010101100111100101100000001001000000000000
000000000000100000000100000000101000001001000000000000
110000000100000000000110110001111011110110100000000000
100000000000000000000010100101101101011001000000000000

.logic_tile 15 29
000010100000000111100000000001001000001100110000000000
000001000000000000000010100000000000110011000000010000
011000000000101000000010101001011010101000000000000000
000000000000000001000000001101111011110100000000000000
110000000000001000000010110000000000000110000100000001
110000000000000101000110101011001011001001000000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000000000000011111101010000000000000000000
000000000000000000000010000011100000000001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000001000000011001111001011101000010000000000
000010000000000001000000001101011010010000100000000000
110000000000000000000000010001111011101000000000000000
100000000000000000000010111101011001111000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000011100110000000000000000
000000000000000000000000000000001110110000000000000010
011000000000000000000000000000001110111100000000000000
000000000000000000000000000000000000111100000010000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000010110100000000000
000000000000000000100000000101000000101001010000000000
000000000000000000000000000000000001000000100101000000
000000000000000000000000000000001100000000000010000010

.logic_tile 2 30
000000001100000001100010100111101001110011001100000000
000000000001010000000011110000001111001100110000010000
011000000000000000000110000000001001001100110100000000
000000000000000000000100000001001110110011000000000000
010000000000000101000110100000000000000000000100000000
010000000000000000000000001101000000000010000000000000
000000000000000000000010100101101101100000000000000000
000000000000000000000010100001101011000000000000000000
000000100001001000000000000001000000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000000000000001101001110011111110000000000
000010000000000000000000001001011111111111110000000000
000000000000000000000110010000011010000011110000000000
000000000000000000000010000000010000000011110000000000
000000000000000000000110000011000000010110100000000000
000000000000000111000000000000000000010110100000000000

.logic_tile 3 30
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000111000111000000000000000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000011100011100000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001001111100000000000000
000000000000000000000000001000001000010100000000000000
000000000000000000000000001001000000101000000010000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
110000000000000111000000000001100000010110100010000000
110000000000000000000000000000000000010110100000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000110010111101000010100100000000000
000000000000000101000011111111011110101000000000000000
011000000000000000000000000011011010010001110100000000
000000000000000000000000001101101010101011110000000010
010000000000000000000000000000011110000000100000000000
010000000000000101000010001111001110000000010000000000
000000000000000001100000011111101100000011110000000000
000000000000000000000011101101000000000001010000000000
000000000000001000000000010111011011100001000000000000
000000000000000101000010000011111110000001000000000000
000000000000000101100000010111101101000000100000000000
000000000000000000000010000000001011000000100000000000
000000000000001101100010010011111010001000000000000000
000000000000000001000011011111011100010110000000000000
000000000000001101100000000001011100010100100100000000
000000000000000001000000001101011110111110110000000010

.logic_tile 8 30
000000000000101000000000010111001110100001010100000000
000000000010011001000010010001101001101010100000000000
011000000000001000000110000101111000000010100000000000
000000000000000001000000000000000000000010100000000000
000000000000000000000000010001100000011111100000000000
000000000010000000000010001001101101000110000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000011111010000000110000000000
000000000000000001000011110011011111000010000000000000
000000000000000001100000000001001101010000000100000000
000000000000000000000000001101011100111001010000000000
000000000000011000000110100000000000000000000000000000
000000000000100001000011110000000000000000000000000000
110000000000000000000000000011000001001100110000000000
100000000000000000000000000000001100110011000000000000

.logic_tile 9 30
000000001100000000000000000101000000000000001000000000
000000000000000101000010100000000000000000000000001000
011000000000000101100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000010011001000010010000000000000
000000000000000101000010001001101111110111100000000000
000000000000000000000000000001001110001001000110000000
000000000000000000000000001011011011011101000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000100000000000000000001000111100001000000000
000000000000010000000000000000000000111100000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000

.logic_tile 13 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111000101001010000000000
000000000000000000000000001001100000010111110000000000
000000000000000000000000000001100001111001110000000000
000000000000000000000000000000101101111001110000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000001100000010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000000000000000101111100001100111100000000
000000000000000000000000000000011000110011000000000000
010000000000000000000110100000001000001100111100000000
110000000000000000000000000000001001110011000000000001
000000000000000111000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000010000000011111000000000
110000000000000000000000010000000000000000000000000000
100000000001000000000010000000000000000000000000000000

.logic_tile 15 30
000000000000100001100000000101000000000000001000000000
000000000001010000000011110000100000000000000000001000
011000000000000000000000010000001100000100101100000000
000000000000000000000010101011001000001000010000000000
010000000000000101100000000011001000010100000100000000
010000000000000000000010101011100000000010100000000000
000000000000000000000000010011101010101000000000000000
000001000000000000000011000001100000000001010000000000
000000000000000001000110011011000001111001110000000010
000000000000000001100010000111001111110000110000100000
000000000000000011100000011001101011101001010000000000
000000000000000000100010001101101100010100100000000000
000000000000000000000000001011101010100010000000000000
000000000000000000000000001001011101000100010000000000
110000000000000001100111100101011001101001010000000000
100000000000000000000100001011011100010100100000100100

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001000000000000100
000000000000000000
000000000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000010000000000100
000010010000000001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000

.io_tile 16 31
000001110000000010
000100000000000000
000000000000000000
000000000000000001
000001011000110110
000000000000010100
001000000000000100
000000000001000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000001111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000001100000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
010000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
101100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 5 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 6 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 9 P1B9$SB_IO_OUT_$glb_clk
.sym 11 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 3671 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3761 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 3766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 3873 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 3875 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 3876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 3877 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 3878 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 3879 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 3880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 3950 vga.ball_pos_h[0]
.sym 3969 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 3980 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 4085 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 4086 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 4129 vga.ball_pos_h[0]
.sym 4152 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 4153 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 4161 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 4196 vga.count_h[5]
.sym 4199 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4200 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 4202 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 4205 vga.count_h[4]
.sym 4378 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 4423 vga.count_h[6]
.sym 4425 vga.count_h[7]
.sym 4426 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 4432 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4433 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 4766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 4873 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 5090 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5092 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5094 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 5096 vga.count_h[4]
.sym 5098 vga.count_h[5]
.sym 5199 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5273 $PACKER_VCC_NET
.sym 5293 vga.count_h[6]
.sym 5294 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5295 vga.count_h[7]
.sym 5296 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5302 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 5406 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5407 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5408 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 5409 vga.count_h[4]
.sym 5410 vga.count_h[5]
.sym 5411 vga.count_h[6]
.sym 5412 vga.count_h[7]
.sym 5474 $PACKER_VCC_NET
.sym 5614 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5615 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5617 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 5618 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 5619 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5663 vga.count_h[6]
.sym 5665 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 5667 vga.count_h[4]
.sym 5669 vga.count_h[5]
.sym 5671 vga.count_h[6]
.sym 5673 vga.count_h[7]
.sym 5707 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5709 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5719 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5832 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 5833 vga.blank_h
.sym 5892 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 5896 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 5903 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5905 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5932 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5937 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 6056 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 6057 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 6058 vga.blank_h_SB_DFFESS_Q_E
.sym 6059 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 6060 vga.hs_out_SB_DFFSR_Q_R
.sym 6140 vga.blank_h_SB_DFFESS_Q_E
.sym 6143 $PACKER_VCC_NET
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6283 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 6286 rst_counter[8]
.sym 6287 P2_10_SB_LUT4_I3_O[3]
.sym 6366 vga.hs_out_SB_DFFSR_Q_R
.sym 6372 $PACKER_VCC_NET
.sym 6551 P2_10_SB_LUT4_I3_O[3]
.sym 6593 P2_10_SB_LUT4_I3_O[3]
.sym 6594 locked_SB_LUT4_I3_O
.sym 7326 P2_10_SB_LUT4_I3_O[3]
.sym 7914 P2_10_SB_LUT4_I3_O[3]
.sym 8513 P2_10_SB_LUT4_I3_O[3]
.sym 9090 vga.count_h[7]
.sym 9091 vga.count_h[6]
.sym 9093 P2_10_SB_LUT4_I3_O[3]
.sym 9094 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 9099 $PACKER_VCC_NET
.sym 9225 vga.ball_pos_h[6]
.sym 9237 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 9240 vga.ball_pos_h[1]
.sym 9256 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9283 $PACKER_VCC_NET
.sym 9284 vga.ball_pos_h[0]
.sym 9330 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9331 vga.ball_pos_h[0]
.sym 9332 $PACKER_VCC_NET
.sym 9374 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9401 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9404 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 9405 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9407 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9409 vga.count_h[7]
.sym 9411 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 9414 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 9415 vga.count_h[6]
.sym 9416 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9417 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9418 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 9419 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9420 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9421 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 9422 vga.count_h[4]
.sym 9424 vga.ball_pos_h[1]
.sym 9425 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9426 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 9427 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9429 vga.count_h[5]
.sym 9430 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9431 vga.ball_pos_h[0]
.sym 9432 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9433 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[1]
.sym 9435 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 9436 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9437 vga.ball_pos_h[0]
.sym 9439 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[2]
.sym 9441 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9442 vga.ball_pos_h[1]
.sym 9445 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[3]
.sym 9447 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9448 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9449 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9451 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[4]
.sym 9453 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9454 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9455 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 9457 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[5]
.sym 9459 vga.count_h[4]
.sym 9460 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9461 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 9463 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[6]
.sym 9465 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9466 vga.count_h[5]
.sym 9467 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 9469 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[7]
.sym 9471 vga.count_h[6]
.sym 9472 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9473 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 9475 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 9477 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9478 vga.count_h[7]
.sym 9479 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 9520 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9522 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 9527 vga.count_h[6]
.sym 9529 vga.count_h[7]
.sym 9531 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9533 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9534 vga.count_h[5]
.sym 9535 vga.count_h[4]
.sym 9538 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9541 vga.ball_pos_h[0]
.sym 9543 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 9552 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 9555 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9557 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9562 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 9564 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9569 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9571 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9580 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[9]
.sym 9582 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9583 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9584 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 9586 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[10]
.sym 9588 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9589 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9590 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 9592 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[11]
.sym 9594 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9598 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[12]
.sym 9601 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9604 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[13]
.sym 9606 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9610 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[14]
.sym 9613 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9616 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[15]
.sym 9618 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9622 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 9625 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9666 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 9670 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 9679 vga.count_h[6]
.sym 9682 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 9683 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9685 P2_10_SB_LUT4_I3_O[3]
.sym 9688 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9689 vga.count_h[7]
.sym 9690 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 9697 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9727 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[17]
.sym 9730 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9733 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[18]
.sym 9735 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9739 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[19]
.sym 9742 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9745 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[20]
.sym 9747 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9751 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[21]
.sym 9754 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9757 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[22]
.sym 9759 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9763 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[23]
.sym 9766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9769 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 9771 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9801 vga.count_h_ball
.sym 9802 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9806 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9815 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9823 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 9828 vga.ball_pos_h[1]
.sym 9837 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 9853 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[25]
.sym 9877 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[26]
.sym 9882 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9886 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[27]
.sym 9889 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[28]
.sym 9894 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9898 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[29]
.sym 9901 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[30]
.sym 9906 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9910 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[31]
.sym 9913 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9916 $nextpnr_ICESTORM_LC_57$I3
.sym 9918 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9975 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9980 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 9983 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9984 $nextpnr_ICESTORM_LC_57$I3
.sym 10025 $nextpnr_ICESTORM_LC_57$I3
.sym 10097 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 10098 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 10099 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10123 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10125 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10127 vga.count_h[4]
.sym 10129 vga.count_h[5]
.sym 10154 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10156 vga.count_h[6]
.sym 10157 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10158 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10159 $PACKER_VCC_NET
.sym 10160 vga.count_h[4]
.sym 10162 vga.count_h[5]
.sym 10164 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10166 vga.count_h[7]
.sym 10167 $PACKER_VCC_NET
.sym 10168 $nextpnr_ICESTORM_LC_35$O
.sym 10170 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10174 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 10176 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10177 $PACKER_VCC_NET
.sym 10180 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 10182 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10183 $PACKER_VCC_NET
.sym 10186 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 10188 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10189 $PACKER_VCC_NET
.sym 10192 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 10194 vga.count_h[4]
.sym 10198 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 10201 vga.count_h[5]
.sym 10204 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 10207 vga.count_h[6]
.sym 10210 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 10212 $PACKER_VCC_NET
.sym 10213 vga.count_h[7]
.sym 10265 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 10266 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10267 vga.count_h[6]
.sym 10268 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10269 vga.count_h[7]
.sym 10271 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10273 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10274 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10275 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10277 P2_10_SB_LUT4_I3_O[3]
.sym 10278 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 10299 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10300 $PACKER_VCC_NET
.sym 10309 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10315 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 10317 $PACKER_VCC_NET
.sym 10318 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10321 $nextpnr_ICESTORM_LC_36$I3
.sym 10324 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10331 $nextpnr_ICESTORM_LC_36$I3
.sym 10390 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 10391 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10392 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 10393 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 10394 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10395 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10396 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 10413 vga.count_h[4]
.sym 10415 vga.count_h[5]
.sym 10418 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10419 vga.count_h[7]
.sym 10431 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10434 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10439 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10440 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10444 vga.count_h[6]
.sym 10445 vga.count_h[7]
.sym 10447 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10450 vga.count_h[4]
.sym 10451 vga.count_h[5]
.sym 10457 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10462 $nextpnr_ICESTORM_LC_75$O
.sym 10465 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10468 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10469 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10471 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10472 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10474 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10475 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10476 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10478 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10480 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10481 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10482 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10484 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10486 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10487 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10489 vga.count_h[4]
.sym 10490 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10492 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10493 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10495 vga.count_h[5]
.sym 10496 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10498 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10499 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10500 vga.count_h[6]
.sym 10502 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10504 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10505 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10506 vga.count_h[7]
.sym 10508 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10510 P1B9$SB_IO_OUT_$glb_clk
.sym 10511 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 10538 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10543 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 10549 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10550 vga.count_h[5]
.sym 10552 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10554 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10556 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10558 vga.count_h[4]
.sym 10561 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10563 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10568 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 10569 vga.count_h[6]
.sym 10570 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10571 vga.count_h[7]
.sym 10572 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10578 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10580 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10581 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10585 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10586 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10587 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10594 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10597 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10609 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 10610 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10611 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10613 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10616 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10619 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 10628 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10629 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10630 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10634 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10636 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10640 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10641 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10642 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10643 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10657 P1B9$SB_IO_OUT_$glb_clk
.sym 10658 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 10689 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10690 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 10695 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10699 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10703 $PACKER_VCC_NET
.sym 10704 vga.count_h[6]
.sym 10705 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10706 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10707 locked_SB_LUT4_I3_O
.sym 10713 vga.blank_h
.sym 10714 locked_SB_LUT4_I3_O
.sym 10716 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10725 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10732 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10733 vga.count_h[4]
.sym 10735 vga.count_h[5]
.sym 10744 $PACKER_VCC_NET
.sym 10751 vga.blank_h_SB_DFFESS_Q_E
.sym 10752 $PACKER_VCC_NET
.sym 10753 vga.count_h[6]
.sym 10755 vga.count_h[7]
.sym 10756 $nextpnr_ICESTORM_LC_37$O
.sym 10759 vga.count_h[4]
.sym 10762 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 10764 vga.count_h[5]
.sym 10765 $PACKER_VCC_NET
.sym 10768 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 10770 $PACKER_VCC_NET
.sym 10771 vga.count_h[6]
.sym 10774 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 10776 vga.count_h[7]
.sym 10780 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 10782 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10783 $PACKER_VCC_NET
.sym 10786 $nextpnr_ICESTORM_LC_38$I3
.sym 10789 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10792 $nextpnr_ICESTORM_LC_38$COUT
.sym 10795 $PACKER_VCC_NET
.sym 10796 $nextpnr_ICESTORM_LC_38$I3
.sym 10802 $nextpnr_ICESTORM_LC_38$COUT
.sym 10803 vga.blank_h_SB_DFFESS_Q_E
.sym 10804 P1B9$SB_IO_OUT_$glb_clk
.sym 10805 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 10831 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10832 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10833 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10834 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10835 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10836 rst_counter_SB_LUT4_O_I3[0]
.sym 10837 rst_counter_SB_LUT4_O_I3[1]
.sym 10857 P2_10_SB_LUT4_I3_O[3]
.sym 10878 P2_10_SB_LUT4_I3_O[3]
.sym 10879 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10882 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10885 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10886 P2_10_SB_LUT4_I3_O[3]
.sym 10889 vga.count_h[7]
.sym 10890 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10893 $PACKER_VCC_NET
.sym 10900 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10901 $PACKER_VCC_NET
.sym 10903 $nextpnr_ICESTORM_LC_33$O
.sym 10906 vga.count_h[7]
.sym 10909 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 10911 $PACKER_VCC_NET
.sym 10912 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 10915 $nextpnr_ICESTORM_LC_34$I3
.sym 10917 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10921 $nextpnr_ICESTORM_LC_34$COUT
.sym 10924 $PACKER_VCC_NET
.sym 10925 $nextpnr_ICESTORM_LC_34$I3
.sym 10930 P2_10_SB_LUT4_I3_O[3]
.sym 10931 $nextpnr_ICESTORM_LC_34$COUT
.sym 10934 P2_10_SB_LUT4_I3_O[3]
.sym 10935 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10936 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10937 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10940 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10941 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10942 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10947 P2_10_SB_LUT4_I3_O[3]
.sym 10948 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10949 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10977 rst_counter_SB_LUT4_O_I3[2]
.sym 10978 rst_counter_SB_LUT4_O_I3[3]
.sym 10979 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 10980 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 10981 rst_counter[6]
.sym 10982 rst_SB_DFF_Q_D[0]
.sym 10983 rst_counter[3]
.sym 10984 rst_counter[1]
.sym 10999 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 11008 vga.blank_h_SB_DFFESS_Q_E
.sym 11027 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11036 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11039 rst_SB_DFF_Q_D[0]
.sym 11043 P1B10$SB_IO_OUT
.sym 11053 P1B10$SB_IO_OUT
.sym 11054 rst_SB_DFF_Q_D[0]
.sym 11060 P1B10$SB_IO_OUT
.sym 11070 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11087 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11095 rst_SB_DFF_Q_D[0]
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11156 $PACKER_VCC_NET
.sym 11659 P2_10_SB_LUT4_I3_O[3]
.sym 13239 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13265 $PACKER_VCC_NET
.sym 13266 $PACKER_VCC_NET
.sym 13362 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13363 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13364 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13365 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 13366 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 13367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 13368 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 13387 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 13403 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13404 vga.count_h[5]
.sym 13405 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13406 vga.count_h[7]
.sym 13407 vga.count_h[4]
.sym 13408 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13409 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13410 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 13413 vga.ball_pos_h[0]
.sym 13415 vga.count_h[6]
.sym 13420 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13422 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 13423 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 13425 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 13429 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13432 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 13434 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[1]
.sym 13436 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 13437 vga.ball_pos_h[0]
.sym 13440 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[2]
.sym 13442 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13443 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13446 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[3]
.sym 13448 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13449 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13452 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[4]
.sym 13454 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13455 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13458 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[5]
.sym 13460 vga.count_h[4]
.sym 13461 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 13464 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[6]
.sym 13466 vga.count_h[5]
.sym 13467 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 13470 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[7]
.sym 13472 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 13473 vga.count_h[6]
.sym 13476 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 13478 vga.count_h[7]
.sym 13479 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 13484 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 13485 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 13486 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 13487 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13488 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 13489 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 13490 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13491 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 13497 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13499 vga.ball_pos_h[0]
.sym 13500 vga.count_h[5]
.sym 13501 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13503 vga.count_h[4]
.sym 13504 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13507 vga.ball_pos_h[0]
.sym 13515 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 13520 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 13528 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13529 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13544 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13549 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 13550 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 13551 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 13557 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[9]
.sym 13559 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 13560 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13563 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[10]
.sym 13565 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 13566 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13569 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[11]
.sym 13571 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 13575 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[12]
.sym 13578 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13581 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[13]
.sym 13583 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13587 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[14]
.sym 13590 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13593 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[15]
.sym 13595 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13599 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 13602 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13609 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13610 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 13611 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 13612 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 13613 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 13614 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 13621 $PACKER_VCC_NET
.sym 13622 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13624 $PACKER_VCC_NET
.sym 13625 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13627 P2_10_SB_LUT4_I3_O[3]
.sym 13628 $PACKER_VCC_NET
.sym 13631 vga.ball_pos_h[0]
.sym 13632 vga.count_h[4]
.sym 13633 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13637 vga.count_h[6]
.sym 13639 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13641 vga.count_h[5]
.sym 13643 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 13659 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13680 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[17]
.sym 13683 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13686 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[18]
.sym 13688 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13692 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[19]
.sym 13695 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13698 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[20]
.sym 13700 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13704 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[21]
.sym 13707 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13710 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[22]
.sym 13712 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13716 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[23]
.sym 13719 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13722 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 13724 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13730 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 13731 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13732 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 13733 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 13734 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13736 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13737 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13743 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 13746 vga.ball_pos_h[1]
.sym 13747 $PACKER_VCC_NET
.sym 13754 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13755 $PACKER_VCC_NET
.sym 13756 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 13757 $PACKER_VCC_NET
.sym 13759 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13761 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13762 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 13763 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 13793 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13803 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[25]
.sym 13806 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13809 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[26]
.sym 13811 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13815 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[27]
.sym 13818 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13821 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[28]
.sym 13823 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13827 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[29]
.sym 13830 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13833 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[30]
.sym 13835 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13839 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[31]
.sym 13842 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13845 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13847 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 13866 $PACKER_VCC_NET
.sym 13869 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13870 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13873 $PACKER_VCC_NET
.sym 13889 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13894 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 13897 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13900 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13906 vga.ball_pos_h[0]
.sym 13909 vga.count_h[7]
.sym 13912 vga.ball_pos_h[1]
.sym 13914 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 13915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13918 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 13919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13922 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 13927 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 13929 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13930 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13933 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13935 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13936 vga.ball_pos_h[1]
.sym 13957 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 13958 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 13959 vga.ball_pos_h[0]
.sym 13960 vga.count_h[7]
.sym 13974 P1B9$SB_IO_OUT_$glb_clk
.sym 13975 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 13981 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 13988 vga.count_h_ball
.sym 13993 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13994 vga.ball_pos_h[0]
.sym 13996 vga.ball_pos_h[0]
.sym 14007 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 14020 $PACKER_VCC_NET
.sym 14025 vga.count_h[6]
.sym 14026 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14028 $PACKER_VCC_NET
.sym 14032 vga.count_h[7]
.sym 14033 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14039 vga.count_h[5]
.sym 14043 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14045 vga.count_h[4]
.sym 14047 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14049 $nextpnr_ICESTORM_LC_32$O
.sym 14052 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14055 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 14058 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14061 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14064 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14067 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14069 $PACKER_VCC_NET
.sym 14070 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14073 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14075 vga.count_h[4]
.sym 14079 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14081 vga.count_h[5]
.sym 14085 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 14087 vga.count_h[6]
.sym 14091 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14093 vga.count_h[7]
.sym 14094 $PACKER_VCC_NET
.sym 14111 vga.count_h[6]
.sym 14114 $PACKER_VCC_NET
.sym 14116 P2_10_SB_LUT4_I3_O[3]
.sym 14117 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14120 vga.count_h[7]
.sym 14121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14122 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14124 vga.count_h[4]
.sym 14126 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14128 vga.count_h[6]
.sym 14129 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14130 vga.count_h[7]
.sym 14132 vga.count_h[5]
.sym 14133 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14134 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14135 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14141 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14144 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14151 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14155 $PACKER_VCC_NET
.sym 14160 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14161 vga.count_h[6]
.sym 14163 vga.count_h[7]
.sym 14166 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14167 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14168 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 14169 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14170 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14172 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14174 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14175 $PACKER_VCC_NET
.sym 14178 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 14181 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14185 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14186 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14187 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14188 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 14191 vga.count_h[7]
.sym 14192 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14193 vga.count_h[6]
.sym 14194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14197 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14198 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 14199 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14223 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14225 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14226 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 14227 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 14229 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14240 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 14243 $PACKER_VCC_NET
.sym 14245 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14246 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14247 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14248 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14250 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14251 $PACKER_VCC_NET
.sym 14254 $PACKER_VCC_NET
.sym 14255 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14257 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14264 $PACKER_VCC_NET
.sym 14272 $PACKER_VCC_NET
.sym 14280 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14282 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14283 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14289 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14290 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14292 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14293 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14294 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14295 $nextpnr_ICESTORM_LC_23$O
.sym 14297 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14301 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14303 $PACKER_VCC_NET
.sym 14304 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14307 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 14309 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14310 $PACKER_VCC_NET
.sym 14313 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 14315 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14316 $PACKER_VCC_NET
.sym 14319 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 14322 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14325 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 14327 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14331 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 14333 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14337 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 14339 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14340 $PACKER_VCC_NET
.sym 14346 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14347 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14348 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14350 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14351 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14352 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14358 $PACKER_VCC_NET
.sym 14360 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14363 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14366 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14372 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 14374 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14375 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14377 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 14379 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 14381 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 14387 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14388 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 14390 vga.count_h[4]
.sym 14391 vga.count_h[5]
.sym 14396 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14397 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14398 vga.count_h[4]
.sym 14399 vga.count_h[5]
.sym 14400 vga.count_h[6]
.sym 14401 vga.count_h[7]
.sym 14402 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14403 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14406 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14409 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14410 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14411 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14414 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 14418 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 14420 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14425 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14426 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 14427 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 14428 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 14431 vga.count_h[5]
.sym 14432 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14433 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14434 vga.count_h[4]
.sym 14437 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14438 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14439 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14440 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14443 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14444 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14449 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14450 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14451 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 14452 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14455 vga.count_h[4]
.sym 14456 vga.count_h[5]
.sym 14457 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14458 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14461 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14462 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14463 vga.count_h[6]
.sym 14464 vga.count_h[7]
.sym 14468 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14469 vga.count_h_score_r_2
.sym 14470 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 14471 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 14472 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14473 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 14474 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14475 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14480 vga.blank_h
.sym 14481 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14483 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14488 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14489 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14491 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14492 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14494 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14495 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 14498 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14499 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14502 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14511 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14512 $PACKER_VCC_NET
.sym 14514 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14516 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 14520 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14522 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14523 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14524 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14527 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14530 vga.count_h[5]
.sym 14533 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14535 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14541 $nextpnr_ICESTORM_LC_9$O
.sym 14544 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14547 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14549 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14553 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14555 $PACKER_VCC_NET
.sym 14556 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14557 vga.count_h[5]
.sym 14559 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 14562 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14565 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 14567 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14571 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 14573 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14574 $PACKER_VCC_NET
.sym 14577 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 14579 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14584 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14585 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14586 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 14587 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 14608 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14609 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14611 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14613 vga.count_h[7]
.sym 14618 vga.count_h[5]
.sym 14619 vga.count_h[4]
.sym 14621 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14625 vga.count_h[7]
.sym 14632 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14636 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14638 $PACKER_VCC_NET
.sym 14641 vga.count_h[4]
.sym 14642 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14643 vga.count_h[5]
.sym 14644 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14649 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14654 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14658 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14659 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14662 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14664 $nextpnr_ICESTORM_LC_49$O
.sym 14667 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 14670 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 14673 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14676 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 14678 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14679 $PACKER_VCC_NET
.sym 14682 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 14685 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14688 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[4]
.sym 14690 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14691 $PACKER_VCC_NET
.sym 14694 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[5]
.sym 14696 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14701 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14702 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14703 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14704 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[5]
.sym 14708 vga.count_h[4]
.sym 14710 vga.count_h[5]
.sym 14714 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 14715 rst_counter[5]
.sym 14716 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14717 rst_counter[7]
.sym 14718 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]
.sym 14719 rst_counter[4]
.sym 14720 rst_counter[2]
.sym 14721 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 14727 vga.count_h[7]
.sym 14728 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14729 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 14731 vga.count_h[5]
.sym 14732 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14733 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 14734 $PACKER_VCC_NET
.sym 14735 vga.count_h[4]
.sym 14747 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14748 $PACKER_VCC_NET
.sym 14749 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14758 $PACKER_VCC_NET
.sym 14759 rst_counter[6]
.sym 14761 rst_counter[3]
.sym 14762 $PACKER_VCC_NET
.sym 14766 locked_SB_LUT4_I3_O
.sym 14770 $PACKER_VCC_NET
.sym 14774 rst_counter[7]
.sym 14776 rst_counter[4]
.sym 14777 rst_counter[8]
.sym 14780 rst_counter[5]
.sym 14782 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14785 rst_counter[2]
.sym 14787 $nextpnr_ICESTORM_LC_82$O
.sym 14790 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14793 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14795 rst_counter[8]
.sym 14796 $PACKER_VCC_NET
.sym 14797 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14799 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14801 rst_counter[7]
.sym 14802 $PACKER_VCC_NET
.sym 14803 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14805 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14807 rst_counter[6]
.sym 14808 $PACKER_VCC_NET
.sym 14809 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14811 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14813 $PACKER_VCC_NET
.sym 14814 rst_counter[5]
.sym 14815 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14817 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14819 $PACKER_VCC_NET
.sym 14820 rst_counter[4]
.sym 14821 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14823 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14825 $PACKER_VCC_NET
.sym 14826 rst_counter[3]
.sym 14827 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14829 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14831 $PACKER_VCC_NET
.sym 14832 rst_counter[2]
.sym 14833 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 P1B9$SB_IO_OUT_$glb_clk
.sym 14843 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14844 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14851 vga.count_h[7]
.sym 14853 vga.count_h[6]
.sym 14854 $PACKER_VCC_NET
.sym 14855 vga.count_h[7]
.sym 14857 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14858 $PACKER_VCC_NET
.sym 14873 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14879 rst_counter_SB_LUT4_O_I3[3]
.sym 14880 locked_SB_LUT4_I3_O
.sym 14881 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14885 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 14887 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14889 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14892 rst_counter_SB_LUT4_O_I3[0]
.sym 14893 rst_counter_SB_LUT4_O_I3[1]
.sym 14894 rst_counter_SB_LUT4_O_I3[2]
.sym 14904 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14905 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 14906 $PACKER_VCC_NET
.sym 14909 rst_counter[1]
.sym 14910 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14912 $PACKER_VCC_NET
.sym 14913 rst_counter[1]
.sym 14914 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14917 rst_counter_SB_LUT4_O_I3[3]
.sym 14919 $PACKER_VCC_NET
.sym 14920 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14923 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14929 rst_counter_SB_LUT4_O_I3[3]
.sym 14930 rst_counter_SB_LUT4_O_I3[1]
.sym 14931 rst_counter_SB_LUT4_O_I3[0]
.sym 14932 rst_counter_SB_LUT4_O_I3[2]
.sym 14936 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14941 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 14942 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14943 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14944 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 14950 rst_counter_SB_LUT4_O_I3[0]
.sym 14954 rst_counter_SB_LUT4_O_I3[2]
.sym 14957 locked_SB_LUT4_I3_O
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14969 locked_SB_LUT4_I3_O
.sym 14972 locked_SB_LUT4_I3_O
.sym 14973 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14976 P1B7$SB_IO_OUT
.sym 16834 vga.ball_motion_l
.sym 16849 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17070 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17072 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 17073 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 17074 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 17075 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 17076 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 17129 vga.ball_motion_l
.sym 17140 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 17149 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 17151 vga.ball_motion_l
.sym 17192 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 17193 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 17194 vga.ball_pos_h[2]
.sym 17195 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17196 vga.ball_pos_h[4]
.sym 17197 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17198 vga.ball_pos_h[7]
.sym 17199 vga.ball_pos_h[3]
.sym 17217 vga.ball_pos_h[4]
.sym 17219 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 17221 vga.ball_pos_h[5]
.sym 17223 vga.ball_pos_h[8]
.sym 17226 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 17227 vga.ball_pos_h[1]
.sym 17233 $PACKER_VCC_NET
.sym 17234 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17236 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 17237 vga.ball_pos_h[0]
.sym 17238 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 17241 $PACKER_VCC_NET
.sym 17243 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17245 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 17247 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 17248 $PACKER_VCC_NET
.sym 17251 vga.ball_pos_h[1]
.sym 17258 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17265 $nextpnr_ICESTORM_LC_60$O
.sym 17268 vga.ball_pos_h[0]
.sym 17271 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 17273 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17274 $PACKER_VCC_NET
.sym 17275 vga.ball_pos_h[1]
.sym 17277 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 17279 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17280 $PACKER_VCC_NET
.sym 17281 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 17283 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 17285 $PACKER_VCC_NET
.sym 17286 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17287 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 17289 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 17291 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 17292 $PACKER_VCC_NET
.sym 17293 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 17295 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 17297 $PACKER_VCC_NET
.sym 17298 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 17299 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 17301 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 17303 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 17304 $PACKER_VCC_NET
.sym 17305 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 17307 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 17309 $PACKER_VCC_NET
.sym 17310 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 17311 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 17316 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17317 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17318 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 17319 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 17320 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17321 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 17322 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 17339 vga.ball_pos_h[2]
.sym 17345 vga.ball_pos_h[9]
.sym 17346 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17347 vga.ball_pos_h[7]
.sym 17349 vga.ball_pos_h[3]
.sym 17351 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 17356 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 17357 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17358 vga.ball_pos_h[2]
.sym 17359 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 17360 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 17362 $PACKER_VCC_NET
.sym 17363 $PACKER_VCC_NET
.sym 17365 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 17366 $PACKER_VCC_NET
.sym 17367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 17368 vga.ball_pos_h[4]
.sym 17369 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17370 vga.ball_pos_h[7]
.sym 17371 vga.ball_pos_h[3]
.sym 17373 vga.ball_pos_h[9]
.sym 17377 vga.ball_pos_h[1]
.sym 17378 vga.ball_pos_h[6]
.sym 17382 vga.ball_pos_h[5]
.sym 17383 vga.ball_pos_h[8]
.sym 17384 vga.ball_pos_h[0]
.sym 17385 vga.count_h[4]
.sym 17386 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 17388 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 17390 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 17391 $PACKER_VCC_NET
.sym 17392 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 17394 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 17396 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 17397 $PACKER_VCC_NET
.sym 17398 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 17400 $nextpnr_ICESTORM_LC_61$I3
.sym 17402 $PACKER_VCC_NET
.sym 17403 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 17404 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 17410 $nextpnr_ICESTORM_LC_61$I3
.sym 17413 vga.ball_pos_h[6]
.sym 17414 vga.ball_pos_h[4]
.sym 17415 vga.ball_pos_h[8]
.sym 17416 vga.ball_pos_h[5]
.sym 17419 vga.ball_pos_h[9]
.sym 17420 vga.ball_pos_h[3]
.sym 17421 vga.ball_pos_h[1]
.sym 17422 vga.ball_pos_h[2]
.sym 17425 vga.count_h[4]
.sym 17426 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17427 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 17428 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 17431 vga.ball_pos_h[0]
.sym 17432 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 17433 vga.ball_pos_h[7]
.sym 17434 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17438 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 17439 vga.ball_pos_h[9]
.sym 17440 vga.ball_pos_h[5]
.sym 17441 vga.ball_pos_h[8]
.sym 17442 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17443 vga.ball_pos_h[1]
.sym 17444 vga.ball_pos_h[6]
.sym 17445 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17453 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 17461 $PACKER_VCC_NET
.sym 17469 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17485 $PACKER_VCC_NET
.sym 17487 vga.ball_pos_h[4]
.sym 17493 $PACKER_VCC_NET
.sym 17499 vga.ball_pos_h[2]
.sym 17500 vga.ball_pos_h[1]
.sym 17501 vga.ball_pos_h[6]
.sym 17502 $PACKER_VCC_NET
.sym 17505 vga.ball_pos_h[5]
.sym 17506 vga.ball_pos_h[8]
.sym 17507 vga.ball_pos_h[7]
.sym 17508 $PACKER_VCC_NET
.sym 17509 vga.ball_pos_h[3]
.sym 17511 $nextpnr_ICESTORM_LC_64$O
.sym 17513 vga.ball_pos_h[1]
.sym 17517 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17519 vga.ball_pos_h[2]
.sym 17520 $PACKER_VCC_NET
.sym 17523 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17525 vga.ball_pos_h[3]
.sym 17526 $PACKER_VCC_NET
.sym 17527 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17529 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17531 $PACKER_VCC_NET
.sym 17532 vga.ball_pos_h[4]
.sym 17533 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17535 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17537 vga.ball_pos_h[5]
.sym 17538 $PACKER_VCC_NET
.sym 17539 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17541 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17543 vga.ball_pos_h[6]
.sym 17544 $PACKER_VCC_NET
.sym 17545 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17547 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17549 vga.ball_pos_h[7]
.sym 17550 $PACKER_VCC_NET
.sym 17551 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17553 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17555 vga.ball_pos_h[8]
.sym 17556 $PACKER_VCC_NET
.sym 17557 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17584 vga.ball_pos_h[0]
.sym 17597 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17603 vga.ball_pos_h[9]
.sym 17604 vga.count_h[6]
.sym 17605 $PACKER_VCC_NET
.sym 17606 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17607 vga.ball_pos_h[1]
.sym 17608 vga.count_h[5]
.sym 17609 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17610 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 17611 vga.ball_pos_h[2]
.sym 17612 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 17614 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 17615 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 17616 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17617 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 17618 $PACKER_VCC_NET
.sym 17620 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17622 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17628 $PACKER_VCC_NET
.sym 17629 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17630 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17634 $nextpnr_ICESTORM_LC_65$I3
.sym 17636 vga.ball_pos_h[9]
.sym 17637 $PACKER_VCC_NET
.sym 17638 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17640 $nextpnr_ICESTORM_LC_65$COUT
.sym 17643 $PACKER_VCC_NET
.sym 17644 $nextpnr_ICESTORM_LC_65$I3
.sym 17647 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17648 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 17649 vga.count_h[5]
.sym 17650 $nextpnr_ICESTORM_LC_65$COUT
.sym 17653 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17654 vga.count_h[6]
.sym 17655 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 17656 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 17659 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 17660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 17661 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17662 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17671 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17673 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17674 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17677 $PACKER_VCC_NET
.sym 17678 vga.ball_pos_h[2]
.sym 17679 vga.ball_pos_h[1]
.sym 17685 vga.count_v_score
.sym 17820 vga.ball_pos_h[0]
.sym 17837 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17848 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17853 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17854 $PACKER_VCC_NET
.sym 17856 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17857 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17861 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17862 $PACKER_VCC_NET
.sym 17871 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17878 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17879 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17880 $nextpnr_ICESTORM_LC_53$O
.sym 17882 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17886 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17888 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17892 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17895 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17898 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17900 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17901 $PACKER_VCC_NET
.sym 17904 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17906 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17907 $PACKER_VCC_NET
.sym 17911 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17912 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17913 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17914 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17931 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 17943 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17944 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17946 vga.vs_out_SB_DFFESR_Q_E
.sym 17949 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17951 $PACKER_VCC_NET
.sym 17952 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17953 $PACKER_VCC_NET
.sym 17954 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17956 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17957 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17958 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17960 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 17961 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17962 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17964 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17973 $PACKER_VCC_NET
.sym 17978 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 17981 $PACKER_VCC_NET
.sym 17982 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17984 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17987 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17989 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17991 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17993 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17997 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18003 $nextpnr_ICESTORM_LC_50$O
.sym 18006 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18009 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 18011 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18015 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 18017 $PACKER_VCC_NET
.sym 18018 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18021 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 18023 $PACKER_VCC_NET
.sym 18024 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 18027 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 18030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18033 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 18035 $PACKER_VCC_NET
.sym 18036 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18039 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 18042 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18045 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 18047 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18048 $PACKER_VCC_NET
.sym 18077 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18078 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18080 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18081 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18084 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18086 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18088 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 18089 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 18095 vga.count_h[6]
.sym 18096 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18099 vga.count_h[4]
.sym 18103 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18105 vga.count_h[7]
.sym 18106 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 18107 vga.count_h[5]
.sym 18110 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18113 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18114 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18118 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18122 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18123 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 18126 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 18129 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18133 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18134 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 18136 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 18148 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18151 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18152 vga.count_h[4]
.sym 18153 vga.count_h[5]
.sym 18154 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18157 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 18159 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18160 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18169 vga.count_h[4]
.sym 18170 vga.count_h[7]
.sym 18171 vga.count_h[6]
.sym 18172 vga.count_h[5]
.sym 18177 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 18178 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18179 vga.count_h_paddle_l
.sym 18180 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 18181 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 18183 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 18205 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18207 vga.count_h_score_r_2
.sym 18209 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18210 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18211 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18218 $PACKER_VCC_NET
.sym 18221 $PACKER_VCC_NET
.sym 18223 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18224 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18226 $PACKER_VCC_NET
.sym 18228 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18230 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18231 vga.count_h[7]
.sym 18232 vga.count_h[6]
.sym 18233 vga.count_h[4]
.sym 18234 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18235 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18237 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18244 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 18246 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18247 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18249 $nextpnr_ICESTORM_LC_0$O
.sym 18252 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18255 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18257 $PACKER_VCC_NET
.sym 18258 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18259 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18261 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18263 $PACKER_VCC_NET
.sym 18264 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18265 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18267 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18269 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 18271 vga.count_h[4]
.sym 18273 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18275 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18276 $PACKER_VCC_NET
.sym 18279 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18281 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18282 $PACKER_VCC_NET
.sym 18283 vga.count_h[6]
.sym 18285 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18288 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18289 vga.count_h[7]
.sym 18291 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18293 $PACKER_VCC_NET
.sym 18294 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18295 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18307 vga.ball_motion_l
.sym 18314 vga.count_h_paddle_l
.sym 18319 vga.count_h[7]
.sym 18320 vga.count_h[6]
.sym 18323 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 18326 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 18330 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18331 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18332 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18334 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18335 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18344 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 18345 vga.count_h[7]
.sym 18347 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18348 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18349 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 18350 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18351 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18353 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18354 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18356 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18358 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 18360 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 18361 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 18362 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 18363 vga.count_h[6]
.sym 18364 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 18366 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18368 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18371 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18372 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 18374 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18376 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18379 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 18380 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 18382 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 18385 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18387 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18388 vga.count_h[7]
.sym 18391 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18393 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18394 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 18399 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 18400 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18403 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18404 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 18405 vga.count_h[6]
.sym 18406 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 18410 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 18411 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18412 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18415 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18418 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 18420 P1B9$SB_IO_OUT_$glb_clk
.sym 18421 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18422 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18425 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 18426 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18427 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 18428 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18435 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18437 $PACKER_VCC_NET
.sym 18441 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18442 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18444 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18446 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 18451 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18453 vga.count_h[6]
.sym 18454 P2_10_SB_LUT4_I3_O[3]
.sym 18457 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18463 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18466 $PACKER_VCC_NET
.sym 18469 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 18473 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18474 $PACKER_VCC_NET
.sym 18475 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18481 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18482 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18492 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18494 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18495 $nextpnr_ICESTORM_LC_17$O
.sym 18497 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18501 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_I3[1]
.sym 18504 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18507 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_I3[2]
.sym 18510 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 18513 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_I3[3]
.sym 18515 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18516 $PACKER_VCC_NET
.sym 18519 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_I3[4]
.sym 18521 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18522 $PACKER_VCC_NET
.sym 18525 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_I3[5]
.sym 18527 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18531 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_I3[6]
.sym 18533 $PACKER_VCC_NET
.sym 18534 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18537 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[2]
.sym 18539 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18551 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 18552 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 18560 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 18561 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 18563 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 18579 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 18581 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[2]
.sym 18589 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18593 vga.count_h[6]
.sym 18595 vga.count_h[7]
.sym 18596 rst_counter_SB_LUT4_O_6_I3[0]
.sym 18597 rst_counter_SB_LUT4_O_6_I3[1]
.sym 18598 rst_counter_SB_LUT4_O_6_I3[2]
.sym 18599 rst_counter_SB_LUT4_O_6_I3[3]
.sym 18601 rst_counter_SB_LUT4_O_I3[1]
.sym 18602 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18604 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 18605 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 18606 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]
.sym 18609 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18611 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18619 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]
.sym 18621 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 18622 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[2]
.sym 18627 rst_counter_SB_LUT4_O_6_I3[2]
.sym 18631 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18632 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18633 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18634 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 18639 rst_counter_SB_LUT4_O_6_I3[0]
.sym 18644 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18645 vga.count_h[7]
.sym 18646 vga.count_h[6]
.sym 18652 rst_counter_SB_LUT4_O_6_I3[3]
.sym 18657 rst_counter_SB_LUT4_O_I3[1]
.sym 18661 rst_counter_SB_LUT4_O_6_I3[2]
.sym 18662 rst_counter_SB_LUT4_O_6_I3[1]
.sym 18663 rst_counter_SB_LUT4_O_6_I3[0]
.sym 18664 rst_counter_SB_LUT4_O_6_I3[3]
.sym 18672 vga.hs_out
.sym 18675 P1B7$SB_IO_OUT
.sym 18684 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 18690 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 18693 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 18712 vga.count_h[7]
.sym 18714 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18715 $PACKER_VCC_NET
.sym 18716 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 18719 vga.count_h[5]
.sym 18722 vga.count_h[4]
.sym 18723 vga.count_h[6]
.sym 18724 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18741 $nextpnr_ICESTORM_LC_30$O
.sym 18744 vga.count_h[4]
.sym 18747 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18750 vga.count_h[5]
.sym 18753 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18755 vga.count_h[6]
.sym 18759 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18762 vga.count_h[7]
.sym 18765 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18767 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18768 $PACKER_VCC_NET
.sym 18771 $nextpnr_ICESTORM_LC_31$I3
.sym 18773 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18777 $nextpnr_ICESTORM_LC_31$COUT
.sym 18780 $PACKER_VCC_NET
.sym 18781 $nextpnr_ICESTORM_LC_31$I3
.sym 18784 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 18787 $nextpnr_ICESTORM_LC_31$COUT
.sym 18820 vga.hs_out_SB_DFFSR_Q_R
.sym 20802 vga.ball_motion_l
.sym 20900 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 20945 vga.ball_pos_h[4]
.sym 20947 vga.ball_pos_h[7]
.sym 20948 vga.ball_pos_h[3]
.sym 20951 vga.ball_pos_h[2]
.sym 20960 vga.ball_pos_h[8]
.sym 20966 vga.ball_pos_h[5]
.sym 20970 vga.ball_pos_h[6]
.sym 20972 vga.ball_pos_h[1]
.sym 20973 $nextpnr_ICESTORM_LC_73$O
.sym 20976 vga.ball_pos_h[1]
.sym 20979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 20982 vga.ball_pos_h[2]
.sym 20983 vga.ball_pos_h[1]
.sym 20985 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 20987 vga.ball_pos_h[3]
.sym 20989 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 20991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 20993 vga.ball_pos_h[4]
.sym 20995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 20997 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 21000 vga.ball_pos_h[5]
.sym 21001 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 21003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 21005 vga.ball_pos_h[6]
.sym 21007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 21009 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 21012 vga.ball_pos_h[7]
.sym 21013 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 21015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 21018 vga.ball_pos_h[8]
.sym 21019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 21025 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21026 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21027 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 21028 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 21029 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 21030 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 21051 vga.ball_pos_h[5]
.sym 21057 vga.ball_pos_h[1]
.sym 21059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 21064 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 21067 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21068 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 21069 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21072 vga.ball_motion_l
.sym 21074 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21075 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21079 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 21081 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21082 vga.ball_pos_h[9]
.sym 21083 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21087 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 21090 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21091 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21095 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21096 $nextpnr_ICESTORM_LC_74$I3
.sym 21099 vga.ball_pos_h[9]
.sym 21100 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 21106 $nextpnr_ICESTORM_LC_74$I3
.sym 21109 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21110 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21112 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21116 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21117 vga.ball_motion_l
.sym 21118 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21121 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 21122 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21123 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 21127 vga.ball_motion_l
.sym 21128 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21129 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21133 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21134 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 21135 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 21136 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21139 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21141 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21142 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21143 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 21144 P1B9$SB_IO_OUT_$glb_clk
.sym 21145 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 21146 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 21147 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21148 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 21149 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21150 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 21151 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 21152 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21153 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21171 vga.ball_pos_h[6]
.sym 21175 vga.count_v[7]
.sym 21189 vga.ball_pos_h[2]
.sym 21191 vga.ball_pos_h[4]
.sym 21192 vga.ball_pos_h[1]
.sym 21193 vga.ball_pos_h[6]
.sym 21194 vga.ball_pos_h[3]
.sym 21197 vga.ball_pos_h[5]
.sym 21200 vga.ball_pos_h[0]
.sym 21201 vga.ball_pos_h[7]
.sym 21219 $nextpnr_ICESTORM_LC_77$O
.sym 21222 vga.ball_pos_h[0]
.sym 21225 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 21228 vga.ball_pos_h[1]
.sym 21229 vga.ball_pos_h[0]
.sym 21231 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21234 vga.ball_pos_h[2]
.sym 21235 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 21237 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21240 vga.ball_pos_h[3]
.sym 21241 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21243 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21246 vga.ball_pos_h[4]
.sym 21247 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21249 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21252 vga.ball_pos_h[5]
.sym 21253 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21255 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21258 vga.ball_pos_h[6]
.sym 21259 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21261 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21264 vga.ball_pos_h[7]
.sym 21265 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21276 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21294 vga.count_v[8]
.sym 21295 vga.count_v[0]
.sym 21296 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21298 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21300 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21301 vga.ball_motion_l
.sym 21302 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21304 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21305 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21311 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21312 vga.ball_motion_l
.sym 21313 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21314 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 21315 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21316 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 21317 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21318 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 21319 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21320 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 21321 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21322 vga.ball_pos_h[0]
.sym 21323 vga.ball_pos_h[1]
.sym 21326 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 21329 vga.ball_pos_h[8]
.sym 21333 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21335 vga.ball_pos_h[9]
.sym 21337 $PACKER_VCC_NET
.sym 21338 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21342 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21344 vga.ball_pos_h[8]
.sym 21346 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21349 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21350 vga.ball_pos_h[9]
.sym 21351 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21352 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21356 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21357 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 21358 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21361 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21362 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21363 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 21364 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 21367 vga.ball_motion_l
.sym 21368 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21369 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21373 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21375 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21376 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21380 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21381 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 21382 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 21385 vga.ball_pos_h[0]
.sym 21386 $PACKER_VCC_NET
.sym 21388 vga.ball_pos_h[1]
.sym 21389 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 21390 P1B9$SB_IO_OUT_$glb_clk
.sym 21391 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 21392 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21393 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21394 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21395 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21396 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21397 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 21398 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21399 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21414 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21425 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21426 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21448 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21450 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21452 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21453 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21455 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21456 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21458 $PACKER_VCC_NET
.sym 21459 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21462 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21463 $PACKER_VCC_NET
.sym 21465 $nextpnr_ICESTORM_LC_10$O
.sym 21467 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21471 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 21473 $PACKER_VCC_NET
.sym 21474 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21477 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 21479 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21480 $PACKER_VCC_NET
.sym 21483 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 21486 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21489 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 21492 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21495 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 21497 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21501 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 21503 $PACKER_VCC_NET
.sym 21504 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21507 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 21509 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21516 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21517 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21518 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21519 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21520 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21521 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21529 vga.count_v[2]
.sym 21533 vga.count_v[5]
.sym 21535 vga.count_v[3]
.sym 21536 vga.vs_out
.sym 21537 vga.count_v[4]
.sym 21547 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 21549 vga.count_v_score
.sym 21551 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 21556 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21559 vga.count_v[7]
.sym 21566 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21574 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 21581 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21588 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21591 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21595 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21596 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21597 vga.count_v[7]
.sym 21598 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21635 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 21636 P1B9$SB_IO_OUT_$glb_clk
.sym 21639 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21640 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 21642 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21643 vga.vs_out_SB_DFFESR_Q_E
.sym 21644 vga.blank_v
.sym 21645 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 21651 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21653 vga.count_v[3]
.sym 21655 vga.count_v[7]
.sym 21661 vga.count_v[2]
.sym 21662 vga.count_v[2]
.sym 21666 vga.count_v[4]
.sym 21667 vga.count_v[7]
.sym 21668 vga.count_v[5]
.sym 21670 vga.count_v[6]
.sym 21671 vga.count_v[3]
.sym 21673 vga.count_v[4]
.sym 21679 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21689 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 21697 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 21698 $PACKER_VCC_NET
.sym 21699 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21701 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21702 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21703 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21706 $PACKER_VCC_NET
.sym 21709 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21711 $nextpnr_ICESTORM_LC_44$O
.sym 21713 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21717 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21719 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21720 $PACKER_VCC_NET
.sym 21723 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21725 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21726 $PACKER_VCC_NET
.sym 21729 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21731 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 21732 $PACKER_VCC_NET
.sym 21735 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 21737 $PACKER_VCC_NET
.sym 21738 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21741 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 21744 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21747 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 21750 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21753 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 21755 $PACKER_VCC_NET
.sym 21756 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 21765 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 21766 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21768 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21773 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21777 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 21778 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 21779 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21781 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 21788 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21793 vga.blank_v
.sym 21794 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21795 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 21797 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 21830 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21834 $nextpnr_ICESTORM_LC_45$I3
.sym 21836 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21844 $nextpnr_ICESTORM_LC_45$I3
.sym 21900 vga.count_v[8]
.sym 21901 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21910 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21915 $PACKER_VCC_NET
.sym 21917 $PACKER_VCC_NET
.sym 21928 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21936 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21939 $PACKER_VCC_NET
.sym 21942 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21943 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21944 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 21946 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21947 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21948 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 21957 $nextpnr_ICESTORM_LC_11$O
.sym 21960 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21963 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21966 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21969 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 21971 $PACKER_VCC_NET
.sym 21972 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21975 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21978 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 21981 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 21983 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21987 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 21990 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21993 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 21996 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21999 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 22002 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22007 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 22011 vga.count_h_paddle_r
.sym 22014 P1A9$SB_IO_OUT
.sym 22023 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22024 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22031 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 22039 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 22043 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 22048 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22049 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22050 vga.count_h[6]
.sym 22051 vga.count_h[7]
.sym 22055 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22057 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 22058 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22064 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22069 vga.count_h[4]
.sym 22070 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22071 vga.count_h[5]
.sym 22072 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22075 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22077 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 22078 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22080 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 22082 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22087 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22088 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22089 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22090 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 22093 vga.count_h[6]
.sym 22095 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22096 vga.count_h[7]
.sym 22100 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 22101 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22105 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 22106 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22107 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 22111 vga.count_h[7]
.sym 22112 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22113 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22114 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22123 vga.count_h[4]
.sym 22124 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22125 vga.count_h[5]
.sym 22126 vga.count_h[6]
.sym 22128 P1B9$SB_IO_OUT_$glb_clk
.sym 22129 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 22143 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 22144 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 22146 P2_10_SB_LUT4_I3_O[3]
.sym 22147 P1A9$SB_IO_OUT
.sym 22150 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22159 vga.count_v_score_update_1
.sym 22161 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22163 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 22164 vga.count_v[4]
.sym 22179 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22185 $PACKER_VCC_NET
.sym 22187 $PACKER_VCC_NET
.sym 22188 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22190 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 22191 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22192 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22193 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22197 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22202 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22203 $nextpnr_ICESTORM_LC_18$O
.sym 22205 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22209 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[1]
.sym 22212 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22215 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[2]
.sym 22217 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 22218 $PACKER_VCC_NET
.sym 22221 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 22223 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22227 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[4]
.sym 22229 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22233 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[5]
.sym 22235 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22239 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[6]
.sym 22241 $PACKER_VCC_NET
.sym 22242 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22245 $nextpnr_ICESTORM_LC_19$I3
.sym 22248 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22254 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 22256 vga.count_h_score_l_2
.sym 22257 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 22258 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 22259 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 22260 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 22265 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 22269 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22271 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 22273 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22275 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22280 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22282 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22287 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22289 $nextpnr_ICESTORM_LC_19$I3
.sym 22296 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22300 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 22302 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 22309 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22312 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22317 vga.count_h[4]
.sym 22319 vga.count_h[7]
.sym 22320 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22321 vga.count_h[5]
.sym 22324 vga.count_h[6]
.sym 22330 $nextpnr_ICESTORM_LC_19$I3
.sym 22345 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 22346 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 22347 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22348 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22351 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22352 vga.count_h[4]
.sym 22353 vga.count_h[5]
.sym 22358 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 22360 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22363 vga.count_h[5]
.sym 22364 vga.count_h[6]
.sym 22365 vga.count_h[7]
.sym 22366 vga.count_h[4]
.sym 22376 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 22377 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 22378 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 22379 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 22380 vga.score_r_pixels[1]
.sym 22381 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22382 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22388 vga.count_h_score_r_2
.sym 22389 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 22390 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 22394 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22395 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22396 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 22408 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22417 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22418 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22419 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 22421 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22423 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22427 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22434 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22435 vga.count_h[6]
.sym 22436 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 22442 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22443 vga.count_h[7]
.sym 22447 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22448 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 22449 $nextpnr_ICESTORM_LC_14$O
.sym 22452 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 22455 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 22458 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22461 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 22464 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22467 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 22469 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22473 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[4]
.sym 22475 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22479 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 22482 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22486 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 22487 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 22488 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22489 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 22492 vga.count_h[7]
.sym 22493 vga.count_h[6]
.sym 22494 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22495 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22513 vga.score_r[1]
.sym 22514 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 22517 vga.count_v_score_update_1
.sym 22520 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 22521 vga.count_v_score_update_0
.sym 22524 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 22544 vga.hs_out
.sym 22554 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 22569 vga.hs_out_SB_DFFSR_Q_R
.sym 22600 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 22616 vga.hs_out
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22621 vga.hs_out_SB_DFFSR_Q_R
.sym 22633 P2_10_SB_LUT4_I3_O[3]
.sym 22697 P1A9$SB_IO_OUT
.sym 22715 P1A9$SB_IO_OUT
.sym 22739 P1A9$SB_IO_OUT
.sym 22756 P1B4$SB_IO_OUT
.sym 22892 P1A9$SB_IO_OUT
.sym 22898 P2_10_SB_LUT4_I3_O[3]
.sym 23283 P1A9$SB_IO_OUT
.sym 23779 P1A9$SB_IO_OUT
.sym 23880 P1A9$SB_IO_OUT
.sym 24270 P1A9$SB_IO_OUT
.sym 24634 vga.ball_pos_h[0]
.sym 24641 vga.ball_motion_l
.sym 24759 $PACKER_VCC_NET
.sym 24760 $PACKER_VCC_NET
.sym 24761 $PACKER_VCC_NET
.sym 24766 P1A9$SB_IO_OUT
.sym 24784 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24795 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24801 vga.ball_motion_l
.sym 24805 vga.ball_motion_l
.sym 24806 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24808 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24881 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24899 vga.ball_pos_h[4]
.sym 24901 vga.ball_pos_h[7]
.sym 24905 vga.ball_pos_h[2]
.sym 24906 vga.ball_pos_h[0]
.sym 24910 vga.ball_pos_h[3]
.sym 24914 vga.ball_pos_h[1]
.sym 24916 vga.ball_pos_h[6]
.sym 24919 $PACKER_VCC_NET
.sym 24920 $PACKER_VCC_NET
.sym 24921 $PACKER_VCC_NET
.sym 24924 vga.ball_pos_h[5]
.sym 24927 $nextpnr_ICESTORM_LC_24$O
.sym 24930 vga.ball_pos_h[0]
.sym 24933 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 24935 $PACKER_VCC_NET
.sym 24936 vga.ball_pos_h[1]
.sym 24939 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 24941 vga.ball_pos_h[2]
.sym 24942 $PACKER_VCC_NET
.sym 24943 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 24945 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 24947 vga.ball_pos_h[3]
.sym 24948 $PACKER_VCC_NET
.sym 24949 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 24951 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 24953 $PACKER_VCC_NET
.sym 24954 vga.ball_pos_h[4]
.sym 24955 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 24957 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 24959 vga.ball_pos_h[5]
.sym 24960 $PACKER_VCC_NET
.sym 24961 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 24963 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 24965 vga.ball_pos_h[6]
.sym 24966 $PACKER_VCC_NET
.sym 24967 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 24969 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 24971 vga.ball_pos_h[7]
.sym 24972 $PACKER_VCC_NET
.sym 24973 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 24987 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25013 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 25023 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25024 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 25031 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25032 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25033 $PACKER_VCC_NET
.sym 25035 vga.ball_pos_h[9]
.sym 25036 vga.ball_pos_h[5]
.sym 25037 vga.ball_pos_h[8]
.sym 25038 vga.ball_pos_h[4]
.sym 25040 vga.ball_pos_h[7]
.sym 25041 vga.ball_pos_h[3]
.sym 25042 vga.ball_motion_l
.sym 25043 vga.ball_pos_h[9]
.sym 25044 vga.ball_pos_h[2]
.sym 25046 vga.ball_pos_h[0]
.sym 25047 vga.ball_pos_h[1]
.sym 25048 vga.ball_pos_h[6]
.sym 25049 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25050 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 25052 vga.ball_pos_h[8]
.sym 25053 $PACKER_VCC_NET
.sym 25054 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 25057 vga.ball_pos_h[9]
.sym 25058 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25059 vga.ball_motion_l
.sym 25060 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 25063 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25064 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25066 vga.ball_motion_l
.sym 25069 vga.ball_motion_l
.sym 25072 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25075 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25076 vga.ball_motion_l
.sym 25077 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25081 vga.ball_pos_h[8]
.sym 25082 vga.ball_pos_h[4]
.sym 25083 vga.ball_pos_h[6]
.sym 25084 vga.ball_pos_h[5]
.sym 25087 vga.ball_pos_h[1]
.sym 25088 vga.ball_pos_h[3]
.sym 25089 vga.ball_pos_h[9]
.sym 25090 vga.ball_pos_h[2]
.sym 25093 vga.ball_pos_h[0]
.sym 25094 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 25095 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25096 vga.ball_pos_h[7]
.sym 25120 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 25126 vga.ball_pos_h[0]
.sym 25128 vga.ball_motion_l
.sym 25132 vga.ball_pos_h[0]
.sym 25135 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25148 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25150 vga.count_v[7]
.sym 25159 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25161 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25162 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25163 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25164 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25165 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25166 $PACKER_VCC_NET
.sym 25167 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25169 $PACKER_VCC_NET
.sym 25173 $nextpnr_ICESTORM_LC_20$O
.sym 25175 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25179 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 25181 $PACKER_VCC_NET
.sym 25182 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25185 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 25188 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25191 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 25193 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25194 $PACKER_VCC_NET
.sym 25197 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 25199 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25200 $PACKER_VCC_NET
.sym 25203 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 25205 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25206 $PACKER_VCC_NET
.sym 25209 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 25211 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25212 $PACKER_VCC_NET
.sym 25215 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 25217 $PACKER_VCC_NET
.sym 25218 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25219 vga.count_v[7]
.sym 25248 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25250 P1A9$SB_IO_OUT
.sym 25252 $PACKER_VCC_NET
.sym 25255 $PACKER_VCC_NET
.sym 25257 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25259 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 25264 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25265 vga.count_v[7]
.sym 25267 vga.count_v[3]
.sym 25268 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 25269 vga.count_v[8]
.sym 25270 vga.count_v[0]
.sym 25271 vga.count_v[2]
.sym 25273 vga.count_v[5]
.sym 25274 vga.count_v[6]
.sym 25275 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25276 $PACKER_VCC_NET
.sym 25277 vga.count_v[4]
.sym 25279 vga.count_v[2]
.sym 25283 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25286 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25293 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 25296 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25298 $PACKER_VCC_NET
.sym 25299 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25300 vga.count_v[8]
.sym 25303 vga.count_v[3]
.sym 25304 vga.count_v[2]
.sym 25305 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25306 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25309 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 25310 vga.count_v[6]
.sym 25311 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25312 vga.count_v[8]
.sym 25316 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 25317 vga.count_v[7]
.sym 25318 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 25321 vga.count_v[4]
.sym 25322 vga.count_v[8]
.sym 25323 vga.count_v[5]
.sym 25324 vga.count_v[6]
.sym 25328 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25330 vga.count_v[0]
.sym 25333 vga.count_v[4]
.sym 25334 vga.count_v[3]
.sym 25335 vga.count_v[5]
.sym 25336 vga.count_v[2]
.sym 25342 vga.count_v[0]
.sym 25356 P1A9$SB_IO_OUT
.sym 25359 vga.count_v[3]
.sym 25362 vga.count_v[6]
.sym 25363 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25366 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25369 vga.count_v[7]
.sym 25378 $PACKER_VCC_NET
.sym 25379 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25388 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25389 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25391 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25393 vga.count_v[3]
.sym 25394 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25398 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25399 vga.count_v[2]
.sym 25401 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25404 $PACKER_VCC_NET
.sym 25405 vga.count_v[5]
.sym 25407 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25408 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25410 vga.count_v[4]
.sym 25415 vga.count_v[6]
.sym 25417 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25419 $nextpnr_ICESTORM_LC_6$O
.sym 25421 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25425 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25428 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25429 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25431 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 25433 $PACKER_VCC_NET
.sym 25434 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25435 vga.count_v[2]
.sym 25437 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 25439 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25441 vga.count_v[3]
.sym 25443 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 25445 $PACKER_VCC_NET
.sym 25446 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25447 vga.count_v[4]
.sym 25449 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 25452 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25453 vga.count_v[5]
.sym 25455 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 25457 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25459 vga.count_v[6]
.sym 25461 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 25464 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25485 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25486 vga.count_v[0]
.sym 25487 vga.ball_motion_l
.sym 25490 vga.count_v[8]
.sym 25505 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 25512 vga.count_v[8]
.sym 25514 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25517 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25518 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25519 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25521 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25522 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25524 vga.count_v[0]
.sym 25525 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25527 vga.count_v[2]
.sym 25529 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25532 P2_10_SB_LUT4_I3_O[3]
.sym 25534 vga.count_v[3]
.sym 25536 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25540 P2_10_SB_LUT4_I3_O[3]
.sym 25542 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 25544 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25549 vga.count_v[0]
.sym 25550 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25551 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25552 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 25556 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25557 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25558 P2_10_SB_LUT4_I3_O[3]
.sym 25567 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25568 vga.count_v[2]
.sym 25569 vga.count_v[8]
.sym 25570 vga.count_v[3]
.sym 25573 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25575 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25576 P2_10_SB_LUT4_I3_O[3]
.sym 25580 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25585 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25587 P2_10_SB_LUT4_I3_O[3]
.sym 25588 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25589 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25590 P1B9$SB_IO_OUT_$glb_clk
.sym 25591 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 25606 vga.count_v[8]
.sym 25610 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25612 vga.count_v[0]
.sym 25616 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25617 vga.count_h_ball
.sym 25618 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25622 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25624 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25626 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 25627 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25633 vga.count_v[4]
.sym 25634 vga.count_v[7]
.sym 25637 vga.count_v[6]
.sym 25643 vga.count_v[5]
.sym 25648 vga.count_v[8]
.sym 25650 $PACKER_VCC_NET
.sym 25654 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25665 $nextpnr_ICESTORM_LC_7$O
.sym 25667 vga.count_v[5]
.sym 25671 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25673 vga.count_v[6]
.sym 25677 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 25679 vga.count_v[7]
.sym 25683 $nextpnr_ICESTORM_LC_8$I3
.sym 25685 vga.count_v[8]
.sym 25689 $nextpnr_ICESTORM_LC_8$COUT
.sym 25691 $PACKER_VCC_NET
.sym 25693 $nextpnr_ICESTORM_LC_8$I3
.sym 25696 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25699 $nextpnr_ICESTORM_LC_8$COUT
.sym 25708 vga.count_v[7]
.sym 25709 vga.count_v[4]
.sym 25710 vga.count_v[5]
.sym 25711 vga.count_v[6]
.sym 25729 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25730 vga.count_v_score
.sym 25732 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25742 P1A9$SB_IO_OUT
.sym 25761 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25763 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25770 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25772 $PACKER_VCC_NET
.sym 25776 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25782 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25783 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25784 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25786 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 25788 $nextpnr_ICESTORM_LC_41$O
.sym 25791 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25794 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 25797 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25800 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 25802 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 25806 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 25808 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25812 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 25814 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25815 $PACKER_VCC_NET
.sym 25818 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 25821 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25824 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 25826 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25827 $PACKER_VCC_NET
.sym 25830 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 25833 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25851 vga.count_v[2]
.sym 25852 vga.count_v_score_update_1
.sym 25853 vga.count_v[7]
.sym 25855 vga.count_v[3]
.sym 25857 vga.count_v[4]
.sym 25859 vga.count_v[5]
.sym 25861 vga.count_v[6]
.sym 25866 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 25867 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 25870 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 25874 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 25883 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 25888 vga.blank_v
.sym 25890 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 25896 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 25900 vga.blank_h
.sym 25901 vga.count_v[4]
.sym 25912 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 25914 vga.count_v[4]
.sym 25915 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 25937 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 25954 vga.blank_h
.sym 25957 vga.blank_v
.sym 25959 P1B9$SB_IO_OUT_$glb_clk
.sym 25960 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 25976 vga.red_SB_DFFSR_Q_R
.sym 25983 vga.count_h_paddle_r
.sym 25995 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26005 $PACKER_VCC_NET
.sym 26008 $PACKER_VCC_NET
.sym 26011 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 26013 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26015 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26017 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26019 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26021 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26025 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26027 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26034 $nextpnr_ICESTORM_LC_27$O
.sym 26036 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26040 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 26042 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26046 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 26049 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26052 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 26054 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 26055 $PACKER_VCC_NET
.sym 26058 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 26060 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26061 $PACKER_VCC_NET
.sym 26064 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 26067 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26070 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 26073 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26076 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 26078 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26079 $PACKER_VCC_NET
.sym 26101 $PACKER_VCC_NET
.sym 26104 $PACKER_VCC_NET
.sym 26108 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 26120 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 26126 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26128 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26130 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 26131 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 26133 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26134 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 26136 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 26137 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 26138 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 26140 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 26142 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26143 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 26150 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 26157 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26159 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26165 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 26166 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26167 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26179 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 26182 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 26185 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 26188 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26190 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26191 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 26194 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 26196 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 26200 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 26201 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 26202 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 26203 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 26205 P1B9$SB_IO_OUT_$glb_clk
.sym 26206 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 26219 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 26221 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 26225 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 26227 vga.count_h_score_l_2
.sym 26229 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 26249 vga.count_v_score_update_1
.sym 26250 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 26251 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 26252 vga.count_v_score_update_1
.sym 26253 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 26255 vga.score_r[1]
.sym 26257 vga.score_r[2]
.sym 26259 vga.score_r[0]
.sym 26261 vga.count_v_score_update_0
.sym 26263 vga.score_r[1]
.sym 26265 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 26266 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 26269 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 26272 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 26274 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 26278 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26281 vga.count_v_score_update_1
.sym 26282 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 26283 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 26284 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 26289 vga.score_r[1]
.sym 26290 vga.score_r[0]
.sym 26293 vga.score_r[1]
.sym 26294 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 26295 vga.score_r[0]
.sym 26296 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 26299 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26300 vga.count_v_score_update_0
.sym 26301 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 26302 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 26305 vga.score_r[2]
.sym 26306 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 26307 vga.count_v_score_update_0
.sym 26308 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 26311 vga.score_r[1]
.sym 26312 vga.score_r[0]
.sym 26313 vga.count_v_score_update_1
.sym 26314 vga.score_r[2]
.sym 26317 vga.count_v_score_update_1
.sym 26318 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 26319 vga.score_r[2]
.sym 26320 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 26327 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 26328 P1B9$SB_IO_OUT_$glb_clk
.sym 26345 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 26347 vga.score_r[0]
.sym 26353 vga.score_r[2]
.sym 26359 vga.score_r_pixels[1]
.sym 26463 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26527 P2_10_SB_LUT4_I3_O[3]
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26538 P1A9$SB_IO_OUT
.sym 26543 P1B4$SB_IO_OUT
.sym 26551 P2_10_SB_LUT4_I3_O[3]
.sym 26585 P1A9$SB_IO_OUT
.sym 28544 $PACKER_VCC_NET
.sym 28545 $PACKER_VCC_NET
.sym 28549 $PACKER_VCC_NET
.sym 28551 P2_10_SB_LUT4_I3_O[3]
.sym 28552 $PACKER_VCC_NET
.sym 28603 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28608 vga.vs_out
.sym 28660 vga.vs_out_SB_DFFESR_Q_E
.sym 28667 $PACKER_VCC_NET
.sym 28705 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28707 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 28708 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 28709 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 28710 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 28711 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 28712 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 28749 $PACKER_VCC_NET
.sym 28751 vga.ball_pos_v[2]
.sym 28753 $PACKER_VCC_NET
.sym 28807 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 28851 vga.ball_pos_h[0]
.sym 28854 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28855 vga.ball_pos_h[0]
.sym 28856 vga.ball_motion_l
.sym 28954 $PACKER_VCC_NET
.sym 28957 $PACKER_VCC_NET
.sym 28963 vga.count_h_ball_SB_LUT4_I2_I1[0]
.sym 28967 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 28969 vga.ball_pos_h[0]
.sym 29057 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 29059 $PACKER_VCC_NET
.sym 29113 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 29114 vga.count_v_SB_DFFESS_Q_E
.sym 29117 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 29119 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 29120 vga.count_h_score_r_0
.sym 29155 vga.count_v[4]
.sym 29156 $PACKER_VCC_NET
.sym 29159 vga.count_v[5]
.sym 29161 vga.count_v[6]
.sym 29162 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 29163 vga.count_v[7]
.sym 29164 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 29172 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 29173 vga.count_v_score_update_3
.sym 29174 vga.count_h_score_r_0
.sym 29178 vga.count_v_score_update_2
.sym 29215 vga.count_h_score_r_1
.sym 29218 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 29257 vga.count_h_ball
.sym 29258 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 29259 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29268 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 29273 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 29277 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 29317 vga.count_h_score_l_1
.sym 29318 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 29320 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 29321 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 29322 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 29323 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 29324 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 29362 vga.paddle_l_pos_v[6]
.sym 29366 $PACKER_VCC_NET
.sym 29367 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 29419 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 29420 vga.score_r_pixels[0]
.sym 29421 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 29422 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 29423 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 29424 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 29425 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 29426 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 29466 $PACKER_VCC_NET
.sym 29471 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 29472 vga.score_r_pixels[1]
.sym 29521 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29522 vga.score_l_pixels[1]
.sym 29523 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 29524 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29525 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 29526 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29527 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29528 vga.score_l_pixels[2]
.sym 29563 P2_7$SB_IO_IN
.sym 29566 $PACKER_VCC_NET
.sym 29568 $PACKER_VCC_NET
.sym 29586 vga.count_v_score_update_2
.sym 29665 P2_7$SB_IO_IN
.sym 29666 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 29670 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 29692 P1B7$SB_IO_OUT
.sym 29726 P1B7$SB_IO_OUT
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29741 P1A9$SB_IO_OUT
.sym 29747 P1B4$SB_IO_OUT
.sym 32030 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32035 vga.count_v[3]
.sym 32037 vga.count_v[4]
.sym 32038 vga.count_v[2]
.sym 32039 vga.count_v[5]
.sym 32043 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32132 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 32144 $PACKER_VCC_NET
.sym 32157 vga.count_v[7]
.sym 32160 vga.count_v[6]
.sym 32164 vga.count_v[8]
.sym 32166 vga.count_v[0]
.sym 32175 vga.count_v[8]
.sym 32176 vga.count_v[6]
.sym 32183 vga.count_v[7]
.sym 32194 $PACKER_VCC_NET
.sym 32195 vga.count_v[3]
.sym 32197 vga.count_v[4]
.sym 32198 vga.count_v[2]
.sym 32199 vga.count_v[5]
.sym 32203 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32204 $nextpnr_ICESTORM_LC_67$O
.sym 32207 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32210 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32213 vga.count_v[2]
.sym 32216 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 32218 vga.count_v[3]
.sym 32219 $PACKER_VCC_NET
.sym 32222 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 32224 vga.count_v[4]
.sym 32228 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 32231 vga.count_v[5]
.sym 32234 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 32236 vga.count_v[6]
.sym 32240 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 32243 vga.count_v[7]
.sym 32246 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 32249 vga.count_v[8]
.sym 32256 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32257 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32258 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32259 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32260 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32261 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32274 vga.ball_pos_h[0]
.sym 32282 vga.ball_pos_v[5]
.sym 32290 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 32304 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 32310 vga.count_v[2]
.sym 32311 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 32313 vga.vs_out_SB_DFFESR_Q_E
.sym 32320 vga.count_v[3]
.sym 32325 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32328 vga.count_v[3]
.sym 32329 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32330 vga.count_v[2]
.sym 32331 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 32359 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 32361 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 32374 vga.vs_out_SB_DFFESR_Q_E
.sym 32375 P1B9$SB_IO_OUT_$glb_clk
.sym 32376 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 32377 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32378 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 32379 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32380 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32381 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32382 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32383 vga.count_h_ball_SB_LUT4_I2_I1[0]
.sym 32384 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32399 vga.ball_pos_v[8]
.sym 32401 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 32402 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32406 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[10]
.sym 32409 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32410 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32411 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32412 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32418 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32420 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32421 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32422 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32423 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32424 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32425 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32429 vga.count_v[7]
.sym 32430 vga.count_v[6]
.sym 32432 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32435 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32436 vga.count_v[0]
.sym 32437 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32439 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32440 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32441 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32442 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32443 vga.count_v[2]
.sym 32444 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32445 vga.count_v[3]
.sym 32446 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32447 vga.count_v[4]
.sym 32449 vga.count_v[5]
.sym 32450 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 32452 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32453 vga.count_v[0]
.sym 32454 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32456 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 32458 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32459 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32462 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 32464 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32465 vga.count_v[2]
.sym 32466 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32468 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 32470 vga.count_v[3]
.sym 32471 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32472 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32474 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 32476 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32477 vga.count_v[4]
.sym 32478 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32480 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 32482 vga.count_v[5]
.sym 32483 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32484 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32486 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 32488 vga.count_v[6]
.sym 32489 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32490 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32492 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 32494 vga.count_v[7]
.sym 32495 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32496 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32513 vga.count_h_ball_SB_LUT4_I2_I1[0]
.sym 32519 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32526 vga.count_v_score_update_0
.sym 32527 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32529 vga.count_v[2]
.sym 32530 vga.vs_out
.sym 32531 vga.count_v[3]
.sym 32533 vga.count_v[4]
.sym 32534 vga.count_v_score_update_1
.sym 32535 vga.count_v[5]
.sym 32536 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 32541 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32549 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32562 vga.count_v[8]
.sym 32571 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32573 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 32575 vga.count_v[8]
.sym 32576 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32577 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32579 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 32582 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32585 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 32587 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32591 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 32594 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32597 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 32599 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32603 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 32606 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32609 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 32611 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32615 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 32618 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32624 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 32625 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[10]
.sym 32626 vga.count_v_score_update_1
.sym 32627 vga.count_v_score_update_4
.sym 32628 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32629 vga.count_v_score_update_3
.sym 32630 vga.count_v_score_update_0
.sym 32637 vga.ball_pos_v[5]
.sym 32638 $PACKER_VCC_NET
.sym 32643 $PACKER_VCC_NET
.sym 32647 vga.count_v[6]
.sym 32648 vga.count_v[8]
.sym 32649 vga.count_v[7]
.sym 32650 vga.count_v[0]
.sym 32651 vga.count_v_paddle_r
.sym 32652 vga.count_v_score_update_3
.sym 32653 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32654 vga.count_v_score_update_0
.sym 32655 vga.count_v[2]
.sym 32657 vga.count_v[3]
.sym 32659 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 32680 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32696 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 32699 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32702 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 32704 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32708 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 32711 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32714 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 32716 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32720 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 32723 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32726 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 32728 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32732 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 32735 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32738 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 32740 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32747 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32748 vga.count_v[2]
.sym 32749 vga.count_v[3]
.sym 32750 vga.count_v[4]
.sym 32751 vga.count_v[5]
.sym 32752 vga.count_v[6]
.sym 32753 vga.count_v[7]
.sym 32759 vga.count_v_score_update_3
.sym 32760 vga.count_v_score_update_2
.sym 32772 vga.count_v_score_update_1
.sym 32774 vga.count_v_score_update_4
.sym 32776 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 32777 vga.count_v_SB_DFFESS_Q_E
.sym 32780 vga.count_v_SB_DFFESS_Q_E
.sym 32781 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32782 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 32787 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32819 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 32822 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32825 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 32827 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32831 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 32834 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32837 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 32839 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32843 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 32846 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32849 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 32851 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32855 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 32858 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32861 vga.count_h_ball_SB_LUT4_I2_I1[2]
.sym 32863 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32869 vga.count_v[8]
.sym 32870 vga.count_v[0]
.sym 32873 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 32876 vga.red_SB_DFFSR_Q_R
.sym 32884 vga.count_v[3]
.sym 32889 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 32890 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32893 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 32894 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 32899 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 32901 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 32902 vga.count_v[8]
.sym 32903 vga.count_v_SB_DFFESS_Q_E
.sym 32905 vga.count_h_ball_SB_LUT4_I2_I1[2]
.sym 32914 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 32919 vga.count_h_ball_SB_LUT4_I2_I1[0]
.sym 32922 vga.count_v_score_update_3
.sym 32923 vga.count_h_ball
.sym 32924 vga.count_v_score_update_0
.sym 32928 vga.count_v_score_update_2
.sym 32929 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32930 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 32932 vga.count_v_score_update_1
.sym 32933 P2_10_SB_LUT4_I3_O[3]
.sym 32934 vga.count_v_score_update_4
.sym 32941 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 32943 vga.count_h_ball_SB_LUT4_I2_I1[0]
.sym 32945 vga.count_h_ball
.sym 32946 vga.count_h_ball_SB_LUT4_I2_I1[2]
.sym 32949 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32951 P2_10_SB_LUT4_I3_O[3]
.sym 32967 vga.count_v_score_update_1
.sym 32969 vga.count_v_score_update_2
.sym 32970 vga.count_v_score_update_0
.sym 32980 vga.count_v_score_update_3
.sym 32981 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 32982 vga.count_v_score_update_4
.sym 32986 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32991 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 32999 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 33008 vga.count_h_paddle_l
.sym 33011 vga.count_v_paddle_l
.sym 33013 vga.ball_pos_h[0]
.sym 33018 vga.count_v_score_update_0
.sym 33019 vga.count_v_score_update_1
.sym 33020 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 33022 vga.score_r[1]
.sym 33026 vga.count_v_score_update_1
.sym 33027 vga.vs_out
.sym 33033 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33044 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 33059 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 33062 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 33068 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33085 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 33086 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 33113 P1B9$SB_IO_OUT_$glb_clk
.sym 33114 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 33115 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33117 vga.count_v_score_SB_LUT4_I2_I0[0]
.sym 33118 vga.count_v_score_SB_LUT4_I2_I0[3]
.sym 33119 P1B4$SB_IO_OUT
.sym 33120 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 33122 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 33128 vga.paddle_l_pos_v[3]
.sym 33130 $PACKER_VCC_NET
.sym 33131 vga.paddle_l_pos_v[5]
.sym 33132 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 33133 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 33134 vga.paddle_l_pos_v[8]
.sym 33135 vga.paddle_l_pos_v[5]
.sym 33137 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33139 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 33141 vga.score_l_pixels[1]
.sym 33142 vga.count_v_score_update_0
.sym 33144 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33149 P2_10_SB_LUT4_I3_O[3]
.sym 33150 vga.paddle_l_pos_v[4]
.sym 33156 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 33157 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 33162 vga.count_h_score_r_0
.sym 33164 vga.count_h_score_r_1
.sym 33165 vga.score_r_pixels[0]
.sym 33166 vga.count_v_score_update_2
.sym 33167 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 33168 vga.score_r_pixels[1]
.sym 33169 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 33171 vga.count_v_score_update_3
.sym 33172 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 33173 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 33175 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 33176 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 33178 vga.count_h_score_l_2
.sym 33179 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 33180 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 33182 vga.score_r[1]
.sym 33183 vga.score_r[0]
.sym 33185 vga.count_h_score_r_2
.sym 33186 vga.score_r[2]
.sym 33187 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 33191 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 33195 vga.count_h_score_r_1
.sym 33196 vga.score_r_pixels[0]
.sym 33197 vga.score_r_pixels[1]
.sym 33198 vga.count_h_score_r_2
.sym 33207 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 33208 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 33209 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 33210 vga.count_h_score_l_2
.sym 33213 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 33214 vga.count_v_score_update_2
.sym 33215 vga.count_v_score_update_3
.sym 33219 vga.score_r[2]
.sym 33221 vga.score_r[1]
.sym 33222 vga.score_r[0]
.sym 33227 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 33228 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 33231 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 33232 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 33233 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 33234 vga.count_h_score_r_0
.sym 33236 P1B9$SB_IO_OUT_$glb_clk
.sym 33237 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 33240 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33241 vga.score_r[0]
.sym 33243 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33244 vga.score_r[2]
.sym 33245 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 33265 vga.score_l_pixels[2]
.sym 33266 P1B4$SB_IO_OUT
.sym 33269 vga.count_v_score_update_1
.sym 33281 vga.score_r[1]
.sym 33283 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 33285 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 33287 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 33289 vga.count_v_score_update_1
.sym 33290 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 33292 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 33295 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33298 vga.score_r[0]
.sym 33300 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33301 vga.score_r[2]
.sym 33302 vga.count_v_score_update_0
.sym 33304 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33305 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 33308 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33309 vga.score_r[2]
.sym 33310 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 33312 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33314 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33315 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33318 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 33319 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 33320 vga.count_v_score_update_0
.sym 33321 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 33324 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33325 vga.count_v_score_update_1
.sym 33326 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 33327 vga.score_r[2]
.sym 33332 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 33333 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 33336 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 33338 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33339 vga.count_v_score_update_1
.sym 33342 vga.score_r[0]
.sym 33343 vga.score_r[1]
.sym 33345 vga.score_r[2]
.sym 33348 vga.score_r[1]
.sym 33349 vga.count_v_score_update_1
.sym 33350 vga.score_r[2]
.sym 33351 vga.score_r[0]
.sym 33354 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33355 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33356 vga.count_v_score_update_0
.sym 33357 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 33358 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 33359 P1B9$SB_IO_OUT_$glb_clk
.sym 33361 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33362 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33363 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33365 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 33366 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33368 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33375 vga.score_r[1]
.sym 33378 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 33379 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 33380 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 33402 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 33404 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 33405 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 33410 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 33412 vga.count_v_score_update_0
.sym 33415 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 33416 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33418 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33420 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 33423 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33424 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 33426 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33427 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33428 vga.count_v_score_update_2
.sym 33429 vga.count_v_score_update_1
.sym 33430 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 33431 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33435 vga.count_v_score_update_1
.sym 33436 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 33437 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33438 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 33441 vga.count_v_score_update_0
.sym 33442 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 33443 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 33444 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 33447 vga.count_v_score_update_1
.sym 33449 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33450 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 33453 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33454 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33456 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33459 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33460 vga.count_v_score_update_2
.sym 33461 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33462 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33466 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33467 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33468 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33471 vga.count_v_score_update_1
.sym 33472 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 33473 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33474 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 33477 vga.count_v_score_update_0
.sym 33478 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 33479 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33480 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 33481 vga.count_v_score_update_4_SB_LUT4_I1_O
.sym 33482 P1B9$SB_IO_OUT_$glb_clk
.sym 33559 P1B4$SB_IO_OUT
.sym 33583 P1B4$SB_IO_OUT
.sym 33599 P1B4$SB_IO_OUT
.sym 33767 P1B4$SB_IO_OUT
.sym 34269 P1B4$SB_IO_OUT
.sym 34620 P1B4$SB_IO_OUT
.sym 34761 P1B4$SB_IO_OUT
.sym 35257 P1B4$SB_IO_OUT
.sym 35358 vga.count_v[8]
.sym 35744 P1B4$SB_IO_OUT
.sym 35850 vga.count_v_score_update_3
.sym 35851 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 35864 vga.count_v[4]
.sym 35867 vga.count_v[2]
.sym 35869 vga.count_v[5]
.sym 35870 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35874 vga.count_v[3]
.sym 35897 vga.count_v[6]
.sym 35898 vga.count_v[3]
.sym 35900 vga.count_v[4]
.sym 35902 vga.count_v[7]
.sym 35903 vga.count_v[0]
.sym 35905 $PACKER_VCC_NET
.sym 35906 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35908 $PACKER_VCC_NET
.sym 35910 vga.count_v[5]
.sym 35911 vga.count_v[2]
.sym 35912 $nextpnr_ICESTORM_LC_55$O
.sym 35914 vga.count_v[0]
.sym 35918 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 35920 $PACKER_VCC_NET
.sym 35921 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35924 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 35926 $PACKER_VCC_NET
.sym 35927 vga.count_v[2]
.sym 35930 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 35932 vga.count_v[3]
.sym 35936 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 35939 vga.count_v[4]
.sym 35942 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 35945 vga.count_v[5]
.sym 35948 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 35950 vga.count_v[6]
.sym 35954 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 35956 vga.count_v[7]
.sym 35988 vga.count_v[6]
.sym 35989 vga.count_v[7]
.sym 35991 vga.count_v[8]
.sym 35993 vga.count_v[0]
.sym 35996 vga.count_v[2]
.sym 35998 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 36019 vga.count_v[8]
.sym 36035 $nextpnr_ICESTORM_LC_56$I3
.sym 36038 vga.count_v[8]
.sym 36045 $nextpnr_ICESTORM_LC_56$I3
.sym 36096 P1B4$SB_IO_OUT
.sym 36110 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36111 $PACKER_VCC_NET
.sym 36114 vga.count_v[8]
.sym 36115 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 36118 vga.ball_pos_v[6]
.sym 36119 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 36129 vga.ball_pos_v[6]
.sym 36131 vga.ball_pos_v[8]
.sym 36144 vga.ball_pos_v[2]
.sym 36146 $PACKER_VCC_NET
.sym 36147 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36150 vga.ball_pos_v[4]
.sym 36152 vga.ball_pos_v[3]
.sym 36154 $PACKER_VCC_NET
.sym 36155 vga.ball_pos_v[5]
.sym 36157 vga.ball_pos_v[7]
.sym 36158 $nextpnr_ICESTORM_LC_51$O
.sym 36160 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36164 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36166 vga.ball_pos_v[2]
.sym 36167 $PACKER_VCC_NET
.sym 36170 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36172 vga.ball_pos_v[3]
.sym 36173 $PACKER_VCC_NET
.sym 36174 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36176 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36178 $PACKER_VCC_NET
.sym 36179 vga.ball_pos_v[4]
.sym 36180 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36182 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36184 $PACKER_VCC_NET
.sym 36185 vga.ball_pos_v[5]
.sym 36186 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36188 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36190 $PACKER_VCC_NET
.sym 36191 vga.ball_pos_v[6]
.sym 36192 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36194 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36196 $PACKER_VCC_NET
.sym 36197 vga.ball_pos_v[7]
.sym 36198 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36200 $nextpnr_ICESTORM_LC_52$I3
.sym 36202 $PACKER_VCC_NET
.sym 36203 vga.ball_pos_v[8]
.sym 36204 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36208 vga.count_v_paddle_r
.sym 36211 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36215 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36222 vga.count_v[5]
.sym 36229 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36230 vga.count_v[4]
.sym 36233 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36236 vga.ball_pos_v[4]
.sym 36238 vga.ball_pos_v[3]
.sym 36240 P1B4$SB_IO_OUT
.sym 36241 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36243 vga.ball_pos_v[7]
.sym 36244 $nextpnr_ICESTORM_LC_52$I3
.sym 36250 vga.count_v[6]
.sym 36251 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36252 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36253 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36254 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36255 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36256 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36257 vga.count_v[7]
.sym 36259 vga.count_v[0]
.sym 36260 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36262 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36264 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36265 vga.count_v[8]
.sym 36266 vga.count_v[2]
.sym 36267 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36268 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36269 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[10]
.sym 36270 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36271 $PACKER_VCC_NET
.sym 36272 vga.count_v[5]
.sym 36274 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 36275 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36276 vga.count_v[3]
.sym 36277 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36278 vga.count_v[4]
.sym 36280 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36281 $nextpnr_ICESTORM_LC_52$COUT
.sym 36284 $PACKER_VCC_NET
.sym 36285 $nextpnr_ICESTORM_LC_52$I3
.sym 36288 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36289 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36290 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36291 $nextpnr_ICESTORM_LC_52$COUT
.sym 36294 vga.count_v[4]
.sym 36295 vga.count_v[6]
.sym 36296 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36297 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36300 vga.count_v[5]
.sym 36301 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36302 vga.count_v[7]
.sym 36303 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36306 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36307 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36308 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36309 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36312 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36313 vga.count_v[8]
.sym 36314 vga.count_v[2]
.sym 36315 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36318 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 36320 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[10]
.sym 36324 vga.count_v[0]
.sym 36325 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36326 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36327 vga.count_v[3]
.sym 36332 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 36333 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 36334 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 36335 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 36336 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 36337 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 36338 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 36343 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36344 vga.count_v[6]
.sym 36345 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36347 vga.count_v[0]
.sym 36349 vga.count_v[3]
.sym 36350 vga.count_v_paddle_r
.sym 36352 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36353 vga.count_v[7]
.sym 36357 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36359 vga.count_v[2]
.sym 36361 vga.count_v[3]
.sym 36363 vga.count_v[4]
.sym 36365 vga.count_v[5]
.sym 36366 vga.count_v_score_update_1
.sym 36372 vga.count_v[5]
.sym 36377 vga.count_v[2]
.sym 36379 vga.count_v[3]
.sym 36380 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36383 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36388 vga.count_v[4]
.sym 36390 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 36391 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 36392 vga.count_v[6]
.sym 36393 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 36394 vga.count_v[7]
.sym 36396 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36397 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 36400 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 36402 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 36403 vga.count_v[0]
.sym 36404 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 36406 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36407 vga.count_v[0]
.sym 36410 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 36412 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36413 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36416 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 36418 vga.count_v[2]
.sym 36419 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 36422 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 36424 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 36425 vga.count_v[3]
.sym 36428 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[5]
.sym 36430 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 36431 vga.count_v[4]
.sym 36434 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[6]
.sym 36436 vga.count_v[5]
.sym 36437 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 36440 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 36442 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 36443 vga.count_v[6]
.sym 36446 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 36448 vga.count_v[7]
.sym 36449 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 36454 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36455 vga.count_v_score_update_2
.sym 36456 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 36457 vga.count_v_score_update_2_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36460 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 36468 vga.ball_pos_v[6]
.sym 36469 vga.count_v_SB_DFFESS_Q_E
.sym 36473 vga.ball_pos_v[5]
.sym 36474 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 36478 vga.count_v[8]
.sym 36479 vga.count_v[6]
.sym 36480 vga.count_v[0]
.sym 36481 vga.count_v[7]
.sym 36483 vga.ball_motion_l
.sym 36484 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36485 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36486 vga.paddle_l_pos_v[3]
.sym 36487 vga.count_v[2]
.sym 36488 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36489 vga.count_v_score_update_2
.sym 36490 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 36496 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36497 vga.count_v[2]
.sym 36498 vga.count_v[3]
.sym 36501 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 36505 vga.count_v[2]
.sym 36506 vga.count_v[3]
.sym 36510 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 36511 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36512 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 36513 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 36519 vga.count_v[8]
.sym 36521 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 36522 vga.count_v[0]
.sym 36524 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36525 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 36527 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[9]
.sym 36529 vga.count_v[8]
.sym 36530 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 36533 $nextpnr_ICESTORM_LC_5$I3
.sym 36536 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 36537 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36543 $nextpnr_ICESTORM_LC_5$I3
.sym 36546 vga.count_v[2]
.sym 36547 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36548 vga.count_v[3]
.sym 36549 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 36552 vga.count_v[2]
.sym 36553 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 36554 vga.count_v[3]
.sym 36555 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 36558 vga.count_v[8]
.sym 36559 vga.count_v[0]
.sym 36560 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36564 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36565 vga.count_v[3]
.sym 36566 vga.count_v[2]
.sym 36567 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 36570 vga.count_v[3]
.sym 36571 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 36572 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 36573 vga.count_v[2]
.sym 36574 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 36575 P1B9$SB_IO_OUT_$glb_clk
.sym 36579 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 36580 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36581 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 36582 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 36583 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 36584 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 36591 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36595 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36597 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 36598 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36602 vga.ball_pos_v[6]
.sym 36603 $PACKER_VCC_NET
.sym 36606 vga.count_v[8]
.sym 36607 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36608 vga.count_v[0]
.sym 36609 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36611 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 36619 vga.count_v[0]
.sym 36627 vga.count_v[0]
.sym 36629 vga.count_v[3]
.sym 36632 vga.count_v[6]
.sym 36635 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36636 vga.count_v[2]
.sym 36640 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36644 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36645 vga.count_v_SB_DFFESS_Q_E
.sym 36646 vga.count_v[4]
.sym 36647 vga.count_v[5]
.sym 36649 vga.count_v[7]
.sym 36650 $nextpnr_ICESTORM_LC_66$O
.sym 36652 vga.count_v[0]
.sym 36656 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36657 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36659 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36660 vga.count_v[0]
.sym 36662 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 36663 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36665 vga.count_v[2]
.sym 36666 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36668 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 36669 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36670 vga.count_v[3]
.sym 36672 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 36674 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 36675 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36676 vga.count_v[4]
.sym 36678 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 36680 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 36681 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36682 vga.count_v[5]
.sym 36684 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 36686 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 36687 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36688 vga.count_v[6]
.sym 36690 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 36692 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 36693 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36694 vga.count_v[7]
.sym 36696 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 36697 vga.count_v_SB_DFFESS_Q_E
.sym 36698 P1B9$SB_IO_OUT_$glb_clk
.sym 36699 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 36700 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 36701 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36702 vga.ball_motion_l
.sym 36703 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36704 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36707 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 36720 vga.count_v[3]
.sym 36722 vga.count_v[4]
.sym 36724 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36725 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36726 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36729 vga.count_v_score
.sym 36730 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36731 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 36732 P1B4$SB_IO_OUT
.sym 36735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 36736 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 36744 P1A9$SB_IO_OUT
.sym 36746 vga.count_v_paddle_r
.sym 36749 vga.count_v_paddle_l
.sym 36750 vga.count_v[0]
.sym 36753 P2_10_SB_LUT4_I3_O[3]
.sym 36756 vga.count_h_paddle_l
.sym 36757 vga.count_v[8]
.sym 36758 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36768 vga.count_v_SB_DFFESS_Q_E
.sym 36770 vga.count_h_paddle_r
.sym 36774 vga.count_v[8]
.sym 36775 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36777 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 36781 vga.count_v[0]
.sym 36782 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36798 vga.count_h_paddle_l
.sym 36799 vga.count_v_paddle_l
.sym 36800 vga.count_h_paddle_r
.sym 36801 vga.count_v_paddle_r
.sym 36816 P1A9$SB_IO_OUT
.sym 36818 P2_10_SB_LUT4_I3_O[3]
.sym 36820 vga.count_v_SB_DFFESS_Q_E
.sym 36821 P1B9$SB_IO_OUT_$glb_clk
.sym 36822 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 36825 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36826 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 36827 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 36828 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 36829 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 36830 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 36835 vga.count_v[8]
.sym 36836 vga.count_v[6]
.sym 36837 vga.paddle_l_pos_v[4]
.sym 36838 vga.count_v[3]
.sym 36839 vga.count_v[0]
.sym 36840 P1A9$SB_IO_OUT
.sym 36841 P2_10_SB_LUT4_I3_O[3]
.sym 36843 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 36846 vga.paddle_l_pos_v[8]
.sym 36847 vga.ball_motion_l
.sym 36852 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 36857 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 36858 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 36864 vga.paddle_l_pos_v[8]
.sym 36868 vga.paddle_l_pos_v[3]
.sym 36873 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36874 vga.paddle_l_pos_v[7]
.sym 36878 $PACKER_VCC_NET
.sym 36879 vga.paddle_l_pos_v[5]
.sym 36883 vga.paddle_l_pos_v[6]
.sym 36885 $PACKER_VCC_NET
.sym 36895 vga.paddle_l_pos_v[4]
.sym 36896 $nextpnr_ICESTORM_LC_12$O
.sym 36899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36902 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 36904 vga.paddle_l_pos_v[3]
.sym 36908 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 36910 $PACKER_VCC_NET
.sym 36911 vga.paddle_l_pos_v[4]
.sym 36914 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 36916 vga.paddle_l_pos_v[5]
.sym 36917 $PACKER_VCC_NET
.sym 36920 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 36922 vga.paddle_l_pos_v[6]
.sym 36926 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 36929 vga.paddle_l_pos_v[7]
.sym 36932 $nextpnr_ICESTORM_LC_13$I3
.sym 36935 vga.paddle_l_pos_v[8]
.sym 36942 $nextpnr_ICESTORM_LC_13$I3
.sym 36946 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36947 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 36948 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 36950 vga.count_h_score_l_0
.sym 36951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 36952 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 36962 vga.paddle_l_pos_v[7]
.sym 36970 P1B4$SB_IO_OUT
.sym 36975 vga.red_SB_DFFSR_Q_R
.sym 36977 vga.count_v_score_update_2
.sym 36981 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 36987 vga.count_h_score_l_1
.sym 36988 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 36989 vga.count_v_score_SB_LUT4_I2_I0[0]
.sym 36990 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 36991 vga.red_SB_DFFSR_Q_R
.sym 36993 vga.score_r[2]
.sym 36995 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 36998 vga.score_r[0]
.sym 36999 vga.count_v_score
.sym 37002 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 37003 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37004 vga.score_r[1]
.sym 37006 vga.count_v_score_SB_LUT4_I2_I0[3]
.sym 37007 vga.count_h_score_l_0
.sym 37010 vga.score_l_pixels[2]
.sym 37012 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 37014 vga.score_l_pixels[1]
.sym 37015 vga.count_h_score_l_0
.sym 37017 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 37018 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 37022 vga.score_r[0]
.sym 37023 vga.score_r[1]
.sym 37032 vga.count_h_score_l_1
.sym 37033 vga.count_h_score_l_0
.sym 37034 vga.score_l_pixels[1]
.sym 37035 vga.score_l_pixels[2]
.sym 37038 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 37039 vga.count_h_score_l_1
.sym 37040 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 37041 vga.count_h_score_l_0
.sym 37044 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 37045 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 37046 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 37047 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 37051 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37053 vga.score_r[2]
.sym 37062 vga.count_v_score
.sym 37063 vga.count_v_score_SB_LUT4_I2_I0[0]
.sym 37064 vga.count_v_score_SB_LUT4_I2_I0[3]
.sym 37065 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 37067 P1B9$SB_IO_OUT_$glb_clk
.sym 37068 vga.red_SB_DFFSR_Q_R
.sym 37069 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37070 vga.score_r[1]
.sym 37071 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37073 P1B8$SB_IO_OUT
.sym 37075 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37076 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 37082 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 37083 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37085 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 37090 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 37091 P1B4$SB_IO_OUT
.sym 37092 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 37098 P1B4$SB_IO_OUT
.sym 37110 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37113 vga.score_r[0]
.sym 37116 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37123 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37126 P2_7$SB_IO_IN
.sym 37129 vga.count_v_score_update_3
.sym 37134 P2_7$SB_IO_IN
.sym 37135 vga.score_r[1]
.sym 37136 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37137 vga.count_v_score_update_2
.sym 37140 vga.score_r[2]
.sym 37142 $nextpnr_ICESTORM_LC_48$O
.sym 37144 vga.score_r[0]
.sym 37148 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 37150 vga.score_r[1]
.sym 37155 P2_7$SB_IO_IN
.sym 37156 vga.score_r[2]
.sym 37157 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37158 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 37161 vga.score_r[0]
.sym 37162 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37163 P2_7$SB_IO_IN
.sym 37164 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37173 vga.count_v_score_update_3
.sym 37174 vga.count_v_score_update_2
.sym 37179 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37180 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37181 P2_7$SB_IO_IN
.sym 37182 vga.score_r[2]
.sym 37185 vga.score_r[2]
.sym 37186 vga.count_v_score_update_2
.sym 37187 vga.score_r[0]
.sym 37188 vga.score_r[1]
.sym 37190 P1B9$SB_IO_OUT_$glb_clk
.sym 37191 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 37194 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37195 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 37206 vga.vs_out
.sym 37213 vga.score_r[1]
.sym 37214 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 37220 P1B8$SB_IO_OUT
.sym 37233 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37235 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37237 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 37240 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37243 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 37246 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 37247 vga.count_v_score_update_2
.sym 37249 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37251 P2_7$SB_IO_IN
.sym 37254 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 37257 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37259 P2_7$SB_IO_IN
.sym 37260 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 37266 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37267 P2_7$SB_IO_IN
.sym 37268 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37269 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37273 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 37275 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 37278 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37279 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37280 P2_7$SB_IO_IN
.sym 37290 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37291 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 37292 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 37293 vga.count_v_score_update_2
.sym 37296 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 37297 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37298 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 37299 P2_7$SB_IO_IN
.sym 37309 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37310 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 37313 P1B9$SB_IO_OUT_$glb_clk
.sym 37314 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 37326 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 37327 P2_10_SB_LUT4_I3_O[3]
.sym 37333 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37374 P1B4$SB_IO_OUT
.sym 37380 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37411 P1A9$SB_IO_OUT
.sym 37412 P1B4$SB_IO_OUT
.sym 37729 P2_10_SB_LUT4_I3_O[3]
.sym 37849 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 38228 P2_10_SB_LUT4_I3_O[3]
.sym 38349 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 38834 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 39334 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 39449 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 39451 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 39453 $PACKER_VCC_NET
.sym 39454 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39456 $PACKER_VCC_NET
.sym 39549 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 39550 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 39551 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 39552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 39553 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 39554 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 39576 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 39588 vga.count_v[6]
.sym 39594 vga.count_v[0]
.sym 39598 vga.count_v[7]
.sym 39604 vga.count_v[2]
.sym 39606 vga.count_v[5]
.sym 39607 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 39608 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 39609 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 39611 vga.count_v[3]
.sym 39612 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39614 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 39615 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 39616 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 39617 vga.count_v[4]
.sym 39618 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 39619 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 39620 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39622 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39623 vga.count_v[0]
.sym 39626 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 39628 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 39629 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 39632 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 39634 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 39635 vga.count_v[2]
.sym 39638 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 39640 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 39641 vga.count_v[3]
.sym 39644 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 39646 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 39647 vga.count_v[4]
.sym 39650 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 39652 vga.count_v[5]
.sym 39653 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 39656 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 39658 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 39659 vga.count_v[6]
.sym 39662 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 39664 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 39665 vga.count_v[7]
.sym 39670 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 39671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 39672 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39674 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 39685 vga.count_v[2]
.sym 39686 vga.count_v[7]
.sym 39690 vga.count_v[0]
.sym 39692 vga.count_v[6]
.sym 39696 vga.paddle_r_pos_v[7]
.sym 39700 vga.paddle_r_pos_v[5]
.sym 39702 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 39704 vga.paddle_r_pos_v[6]
.sym 39706 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 39727 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 39728 vga.count_v[8]
.sym 39736 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 39737 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39743 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 39745 vga.count_v[8]
.sym 39746 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 39749 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 39751 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 39755 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 39757 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39761 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 39764 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39767 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 39769 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39773 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 39776 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39779 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 39781 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39785 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 39788 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39795 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39796 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 39797 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 39798 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 39799 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 39800 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 39811 vga.count_v[8]
.sym 39817 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39819 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 39820 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39825 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 39827 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 39829 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 39844 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39866 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 39868 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39872 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 39875 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39878 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 39880 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39884 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 39887 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39890 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 39892 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39896 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 39899 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39902 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 39904 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39908 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 39911 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39916 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 39917 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 39932 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39940 $PACKER_VCC_NET
.sym 39941 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 39942 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39946 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39947 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 39952 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 39977 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39989 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 39992 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 39995 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 39997 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 40001 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 40004 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 40007 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 40009 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 40013 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 40016 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 40019 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 40021 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 40025 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 40028 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 40031 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40033 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 40040 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40042 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40043 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40044 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40045 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40046 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40051 vga.paddle_r_pos_v[8]
.sym 40058 vga.ball_pos_v[4]
.sym 40063 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 40069 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40070 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40071 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40073 vga.ball_pos_v[4]
.sym 40075 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40082 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 40085 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40087 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40090 vga.count_v[7]
.sym 40091 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40096 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40100 $PACKER_VCC_NET
.sym 40102 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40103 vga.ball_pos_v[2]
.sym 40104 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40113 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40114 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40115 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40116 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40131 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40133 vga.ball_pos_v[2]
.sym 40134 $PACKER_VCC_NET
.sym 40155 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40156 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40157 vga.count_v[7]
.sym 40159 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 40160 P1B9$SB_IO_OUT_$glb_clk
.sym 40162 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40175 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40178 vga.count_v[7]
.sym 40179 vga.count_v[0]
.sym 40181 vga.count_v[6]
.sym 40184 vga.count_v[2]
.sym 40189 vga.ball_pos_v[2]
.sym 40191 vga.ball_pos_v[8]
.sym 40193 vga.count_v[4]
.sym 40194 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 40195 vga.count_v[5]
.sym 40197 $PACKER_VCC_NET
.sym 40204 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40205 vga.ball_pos_v[2]
.sym 40210 vga.ball_pos_v[6]
.sym 40212 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40213 vga.ball_pos_v[3]
.sym 40215 vga.ball_pos_v[8]
.sym 40218 vga.ball_pos_v[7]
.sym 40229 vga.ball_pos_v[5]
.sym 40233 vga.ball_pos_v[4]
.sym 40235 $nextpnr_ICESTORM_LC_71$O
.sym 40237 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40241 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 40243 vga.ball_pos_v[2]
.sym 40245 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40247 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 40249 vga.ball_pos_v[3]
.sym 40251 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 40253 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 40256 vga.ball_pos_v[4]
.sym 40257 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 40259 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 40261 vga.ball_pos_v[5]
.sym 40263 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 40265 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 40268 vga.ball_pos_v[6]
.sym 40269 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 40271 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 40274 vga.ball_pos_v[7]
.sym 40275 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 40277 $nextpnr_ICESTORM_LC_72$I3
.sym 40280 vga.ball_pos_v[8]
.sym 40281 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 40297 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 40303 vga.count_v[8]
.sym 40305 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40306 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 40308 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40309 vga.paddle_l_pos_v[4]
.sym 40310 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40311 vga.paddle_l_pos_v[5]
.sym 40312 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40313 vga.ball_motion_l
.sym 40314 vga.paddle_l_pos_v[7]
.sym 40315 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40316 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40317 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40318 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40319 vga.paddle_l_pos_v[6]
.sym 40320 vga.ball_pos_h[0]
.sym 40321 $nextpnr_ICESTORM_LC_72$I3
.sym 40328 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 40329 vga.count_v_score_update_2_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40337 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 40343 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40344 vga.count_v[2]
.sym 40345 vga.count_v[0]
.sym 40347 vga.count_v[5]
.sym 40348 vga.count_v[6]
.sym 40349 vga.count_v[7]
.sym 40351 vga.count_v[8]
.sym 40353 vga.count_v[3]
.sym 40354 vga.count_v[4]
.sym 40357 vga.count_v[7]
.sym 40362 $nextpnr_ICESTORM_LC_72$I3
.sym 40365 vga.count_v[4]
.sym 40366 vga.count_v[2]
.sym 40367 vga.count_v_score_update_2_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40368 vga.count_v[3]
.sym 40371 vga.count_v[8]
.sym 40372 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40374 vga.count_v[0]
.sym 40377 vga.count_v[5]
.sym 40378 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 40379 vga.count_v[7]
.sym 40380 vga.count_v[6]
.sym 40395 vga.count_v[6]
.sym 40396 vga.count_v[5]
.sym 40397 vga.count_v[7]
.sym 40398 vga.count_v[4]
.sym 40405 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 40406 P1B9$SB_IO_OUT_$glb_clk
.sym 40420 vga.ball_pos_v[4]
.sym 40421 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40422 vga.ball_pos_v[7]
.sym 40423 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 40424 vga.ball_pos_v[3]
.sym 40429 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40433 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40434 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40435 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 40437 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 40439 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 40440 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40441 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 40442 vga.paddle_l_pos_v[6]
.sym 40443 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 40451 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40461 vga.paddle_l_pos_v[3]
.sym 40469 vga.paddle_l_pos_v[4]
.sym 40471 vga.paddle_l_pos_v[5]
.sym 40474 vga.paddle_l_pos_v[7]
.sym 40475 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40479 vga.paddle_l_pos_v[6]
.sym 40480 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40481 $nextpnr_ICESTORM_LC_78$O
.sym 40484 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40487 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40489 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40493 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40495 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40497 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40499 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 40502 vga.paddle_l_pos_v[3]
.sym 40503 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40505 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 40508 vga.paddle_l_pos_v[4]
.sym 40509 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 40511 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 40513 vga.paddle_l_pos_v[5]
.sym 40515 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 40517 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 40519 vga.paddle_l_pos_v[6]
.sym 40521 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 40523 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 40525 vga.paddle_l_pos_v[7]
.sym 40527 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 40531 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40532 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 40533 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40534 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40535 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40536 vga.ball_pos_h[0]
.sym 40537 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40538 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40545 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40552 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40554 vga.count_v[2]
.sym 40555 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 40556 vga.paddle_r_pos_v[8]
.sym 40557 vga.ball_pos_v[4]
.sym 40558 vga.paddle_l_pos_v[4]
.sym 40559 vga.paddle_r_pos_v[5]
.sym 40560 vga.paddle_l_pos_v[3]
.sym 40561 vga.paddle_r_pos_v[7]
.sym 40562 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 40563 vga.paddle_r_pos_v[4]
.sym 40564 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40565 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40566 vga.paddle_r_pos_v[6]
.sym 40567 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 40572 vga.count_v[8]
.sym 40573 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40574 vga.ball_motion_l
.sym 40575 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 40576 vga.paddle_l_pos_v[8]
.sym 40581 P2_10_SB_LUT4_I3_O[3]
.sym 40582 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40585 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40586 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 40590 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40591 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40592 vga.count_v[4]
.sym 40595 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40598 vga.ball_motion_l
.sym 40599 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 40602 vga.count_v[6]
.sym 40603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40607 vga.paddle_l_pos_v[8]
.sym 40608 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 40611 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40612 P2_10_SB_LUT4_I3_O[3]
.sym 40617 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40618 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 40619 vga.ball_motion_l
.sym 40620 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 40623 vga.count_v[6]
.sym 40624 vga.count_v[8]
.sym 40625 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40626 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40629 vga.count_v[4]
.sym 40631 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40632 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40647 vga.ball_motion_l
.sym 40649 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40651 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 40652 P1B9$SB_IO_OUT_$glb_clk
.sym 40653 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 40656 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 40657 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 40658 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 40659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 40660 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 40661 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 40666 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 40667 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40669 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40670 vga.count_v[2]
.sym 40671 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 40672 vga.paddle_l_pos_v[3]
.sym 40673 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40674 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40676 vga.count_v[2]
.sym 40677 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40679 vga.ball_motion_l
.sym 40681 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 40683 vga.ball_pos_v[8]
.sym 40684 vga.count_v[5]
.sym 40685 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 40688 vga.ball_pos_v[2]
.sym 40698 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 40699 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40700 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 40702 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 40703 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40705 $PACKER_VCC_NET
.sym 40709 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 40710 vga.paddle_l_pos_v[7]
.sym 40713 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40714 vga.paddle_l_pos_v[6]
.sym 40715 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 40717 vga.paddle_l_pos_v[5]
.sym 40718 vga.paddle_l_pos_v[4]
.sym 40720 vga.paddle_l_pos_v[3]
.sym 40723 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40727 $nextpnr_ICESTORM_LC_46$O
.sym 40730 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40733 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 40736 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40739 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 40741 $PACKER_VCC_NET
.sym 40742 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40743 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40745 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 40748 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 40749 vga.paddle_l_pos_v[3]
.sym 40751 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 40753 $PACKER_VCC_NET
.sym 40754 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 40755 vga.paddle_l_pos_v[4]
.sym 40757 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 40760 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 40761 vga.paddle_l_pos_v[5]
.sym 40763 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 40765 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 40767 vga.paddle_l_pos_v[6]
.sym 40769 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 40772 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 40773 vga.paddle_l_pos_v[7]
.sym 40777 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40778 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40779 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 40780 vga.ball_pos_v[2]
.sym 40781 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40782 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 40783 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40784 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[0]
.sym 40789 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40791 $PACKER_VCC_NET
.sym 40793 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40794 $PACKER_VCC_NET
.sym 40795 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40797 vga.paddle_r_pos_v[3]
.sym 40798 vga.ball_pos_v[6]
.sym 40800 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40802 vga.paddle_l_pos_v[8]
.sym 40804 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40811 P2_7$SB_IO_IN
.sym 40813 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 40820 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 40825 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 40826 vga.paddle_l_pos_v[8]
.sym 40828 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 40831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40832 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 40833 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40839 vga.ball_motion_l
.sym 40841 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 40842 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 40847 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 40850 $nextpnr_ICESTORM_LC_47$I3
.sym 40852 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 40854 vga.paddle_l_pos_v[8]
.sym 40860 $nextpnr_ICESTORM_LC_47$I3
.sym 40864 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 40866 vga.ball_motion_l
.sym 40878 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 40881 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 40884 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 40887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40889 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40890 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 40912 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 40914 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 40915 vga.ball_pos_v[2]
.sym 40918 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 40919 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40920 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 40922 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40933 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 40944 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 40946 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 40947 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40948 vga.vs_out
.sym 40950 vga.ball_motion_l
.sym 40952 vga.score_r[0]
.sym 40957 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40958 vga.score_r[1]
.sym 40961 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 40962 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 40963 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40964 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40966 vga.score_r[1]
.sym 40970 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 40971 P2_7$SB_IO_IN
.sym 40972 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 40974 vga.ball_motion_l
.sym 40975 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 40976 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 40977 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 40980 P2_7$SB_IO_IN
.sym 40981 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40982 vga.score_r[1]
.sym 40983 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 40986 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 40987 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 40988 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41001 vga.vs_out
.sym 41010 vga.score_r[0]
.sym 41012 vga.score_r[1]
.sym 41016 P2_7$SB_IO_IN
.sym 41017 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41018 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41022 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 41024 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 41035 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 41037 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41038 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 41040 vga.ball_pos_v[6]
.sym 41041 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 41047 vga.ball_pos_v[7]
.sym 41049 vga.ball_pos_v[4]
.sym 41050 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 41064 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 41066 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 41069 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 41072 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41074 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 41083 P2_7$SB_IO_IN
.sym 41091 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 41096 $nextpnr_ICESTORM_LC_40$O
.sym 41098 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41102 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41105 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 41109 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 41110 P2_7$SB_IO_IN
.sym 41111 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 41112 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41115 P2_7$SB_IO_IN
.sym 41116 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 41117 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 41118 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 41144 P1B9$SB_IO_OUT_$glb_clk
.sym 41145 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 41155 P1B4$SB_IO_OUT
.sym 41156 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41204 P1B4$SB_IO_OUT
.sym 41208 P1B8$SB_IO_OUT
.sym 41395 P2_10_SB_LUT4_I3_O[3]
.sym 41554 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 42035 P2_10_SB_LUT4_I3_O[3]
.sym 43280 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 43281 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 43406 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43413 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43420 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43421 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43424 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43428 $PACKER_VCC_NET
.sym 43431 $PACKER_VCC_NET
.sym 43432 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 43434 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 43440 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 43441 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 43443 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 43451 $nextpnr_ICESTORM_LC_42$O
.sym 43453 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43457 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 43459 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43460 $PACKER_VCC_NET
.sym 43463 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 43465 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43466 $PACKER_VCC_NET
.sym 43467 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 43469 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 43471 $PACKER_VCC_NET
.sym 43472 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 43473 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 43475 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 43477 $PACKER_VCC_NET
.sym 43478 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 43479 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 43481 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 43483 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 43484 $PACKER_VCC_NET
.sym 43485 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 43487 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 43489 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 43490 $PACKER_VCC_NET
.sym 43491 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 43493 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 43495 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 43496 $PACKER_VCC_NET
.sym 43497 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 43511 P2_10_SB_LUT4_I3_O[3]
.sym 43526 vga.paddle_r_pos_v[4]
.sym 43536 vga.paddle_r_pos_v[3]
.sym 43537 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 43551 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 43552 $PACKER_VCC_NET
.sym 43556 $PACKER_VCC_NET
.sym 43557 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43567 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 43571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43574 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 43576 $PACKER_VCC_NET
.sym 43577 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 43578 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 43580 $nextpnr_ICESTORM_LC_43$I3
.sym 43582 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 43583 $PACKER_VCC_NET
.sym 43584 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 43590 $nextpnr_ICESTORM_LC_43$I3
.sym 43599 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43600 $PACKER_VCC_NET
.sym 43601 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43629 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43634 vga.ball_pos_h[0]
.sym 43638 $PACKER_VCC_NET
.sym 43640 P2_10_SB_LUT4_I3_O[3]
.sym 43642 $PACKER_VCC_NET
.sym 43644 $PACKER_VCC_NET
.sym 43645 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43653 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43667 vga.paddle_r_pos_v[5]
.sym 43669 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 43671 vga.paddle_r_pos_v[7]
.sym 43675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43679 vga.paddle_r_pos_v[6]
.sym 43681 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43682 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43685 $PACKER_VCC_NET
.sym 43686 vga.paddle_r_pos_v[4]
.sym 43687 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 43688 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 43691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43692 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43693 $PACKER_VCC_NET
.sym 43694 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 43696 vga.paddle_r_pos_v[3]
.sym 43697 $nextpnr_ICESTORM_LC_15$O
.sym 43700 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43703 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[2]
.sym 43706 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43709 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[3]
.sym 43711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43712 $PACKER_VCC_NET
.sym 43713 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43715 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[4]
.sym 43717 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43719 vga.paddle_r_pos_v[3]
.sym 43721 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[5]
.sym 43723 $PACKER_VCC_NET
.sym 43724 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 43725 vga.paddle_r_pos_v[4]
.sym 43727 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[6]
.sym 43729 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 43731 vga.paddle_r_pos_v[5]
.sym 43733 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[7]
.sym 43736 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 43737 vga.paddle_r_pos_v[6]
.sym 43739 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 43742 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 43743 vga.paddle_r_pos_v[7]
.sym 43747 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43750 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 43751 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 43752 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 43753 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 43754 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 43768 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43772 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 43773 vga.ball_pos_v[5]
.sym 43774 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 43777 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 43779 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 43780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43781 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43783 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 43793 vga.paddle_r_pos_v[8]
.sym 43804 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43820 $nextpnr_ICESTORM_LC_16$I3
.sym 43823 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43824 vga.paddle_r_pos_v[8]
.sym 43830 $nextpnr_ICESTORM_LC_16$I3
.sym 43870 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 43871 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 43872 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 43876 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43885 vga.paddle_r_pos_v[6]
.sym 43887 vga.paddle_r_pos_v[7]
.sym 43891 vga.paddle_r_pos_v[5]
.sym 43894 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 43896 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 43897 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43898 vga.ball_pos_v[7]
.sym 43899 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43901 vga.ball_pos_h[0]
.sym 43903 vga.ball_pos_v[3]
.sym 43904 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 43905 vga.ball_pos_v[2]
.sym 43911 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43913 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43914 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43915 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43916 vga.count_v[2]
.sym 43917 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43918 vga.count_v[7]
.sym 43919 vga.count_v[6]
.sym 43920 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43921 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43923 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43925 vga.count_v[0]
.sym 43926 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43927 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 43928 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43929 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43931 vga.count_v[3]
.sym 43932 vga.count_v[5]
.sym 43938 vga.count_v[4]
.sym 43939 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43940 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43942 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43943 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43945 vga.count_v[0]
.sym 43946 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43949 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 43951 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 43952 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43953 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43955 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 43957 vga.count_v[2]
.sym 43958 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43961 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 43963 vga.count_v[3]
.sym 43964 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43965 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43967 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 43969 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43970 vga.count_v[4]
.sym 43971 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43973 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 43975 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43976 vga.count_v[5]
.sym 43977 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43979 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 43981 vga.count_v[6]
.sym 43982 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43983 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43985 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 43987 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43988 vga.count_v[7]
.sym 43989 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44005 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 44013 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44016 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44019 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 44020 vga.ball_pos_v[8]
.sym 44022 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44028 vga.ball_pos_v[2]
.sym 44029 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 44034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44035 vga.count_v[8]
.sym 44045 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44046 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44066 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 44068 vga.count_v[8]
.sym 44069 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44070 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44072 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 44074 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44078 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 44081 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44084 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 44086 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44090 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 44093 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44096 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 44098 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44102 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 44105 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44108 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44110 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44128 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44131 vga.paddle_l_pos_v[6]
.sym 44132 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44137 vga.paddle_l_pos_v[3]
.sym 44138 $PACKER_VCC_NET
.sym 44144 vga.count_v_paddle_l
.sym 44150 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44152 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44171 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44189 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 44191 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44195 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 44198 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44201 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 44203 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44207 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 44210 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44213 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 44215 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44219 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 44222 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44225 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 44227 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44231 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44234 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44251 vga.paddle_r_pos_v[8]
.sym 44252 $PACKER_VCC_NET
.sym 44253 vga.paddle_r_pos_v[6]
.sym 44254 vga.paddle_r_pos_v[5]
.sym 44255 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44257 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44258 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44259 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44260 vga.paddle_r_pos_v[7]
.sym 44261 vga.paddle_l_pos_v[4]
.sym 44262 vga.paddle_r_pos_v[4]
.sym 44265 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 44266 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44269 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 44271 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 44272 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44273 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 44275 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44290 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44312 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 44314 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44318 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 44321 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44324 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 44326 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44330 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 44333 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44336 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 44338 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44342 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 44345 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44348 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 44350 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44354 $nextpnr_ICESTORM_LC_54$I3
.sym 44357 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44374 vga.count_v[6]
.sym 44375 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 44376 $PACKER_VCC_NET
.sym 44377 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44378 vga.count_v[5]
.sym 44379 vga.count_v[4]
.sym 44380 vga.ball_pos_v[2]
.sym 44382 vga.count_v[7]
.sym 44383 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 44384 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44386 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44387 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 44388 vga.ball_pos_h[0]
.sym 44389 vga.ball_pos_v[7]
.sym 44390 vga.ball_pos_v[3]
.sym 44391 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44392 vga.ball_pos_v[2]
.sym 44394 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44395 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 44396 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44397 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 44398 $nextpnr_ICESTORM_LC_54$I3
.sym 44403 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44404 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44405 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44406 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 44407 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44409 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44411 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44412 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44413 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44414 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44415 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44416 vga.ball_pos_h[0]
.sym 44418 vga.count_v[2]
.sym 44419 vga.count_v[8]
.sym 44421 vga.count_v[0]
.sym 44422 vga.count_v[3]
.sym 44424 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44426 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44428 vga.count_v[6]
.sym 44429 vga.count_v[5]
.sym 44430 vga.ball_pos_v[4]
.sym 44431 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44433 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 44439 $nextpnr_ICESTORM_LC_54$I3
.sym 44443 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44445 vga.ball_pos_v[4]
.sym 44448 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44449 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 44450 vga.count_v[8]
.sym 44451 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44454 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44455 vga.count_v[6]
.sym 44456 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44457 vga.count_v[2]
.sym 44460 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44461 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44462 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44463 vga.count_v[5]
.sym 44466 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 44469 vga.ball_pos_h[0]
.sym 44472 vga.count_v[8]
.sym 44473 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44474 vga.count_v[0]
.sym 44475 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44478 vga.count_v[3]
.sym 44479 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44480 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44481 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44482 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 44483 P1B9$SB_IO_OUT_$glb_clk
.sym 44484 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 44485 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 44486 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44487 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 44488 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44489 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44490 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44491 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44492 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 44497 vga.paddle_l_pos_v[8]
.sym 44498 vga.paddle_l_pos_v[4]
.sym 44499 vga.paddle_l_pos_v[5]
.sym 44500 vga.paddle_l_pos_v[7]
.sym 44505 vga.paddle_l_pos_v[6]
.sym 44506 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44507 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 44511 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 44512 vga.ball_pos_v[5]
.sym 44514 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44515 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 44516 vga.ball_pos_v[8]
.sym 44518 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44520 vga.ball_pos_v[2]
.sym 44526 vga.paddle_r_pos_v[5]
.sym 44528 vga.paddle_r_pos_v[7]
.sym 44530 vga.paddle_r_pos_v[4]
.sym 44531 $PACKER_VCC_NET
.sym 44533 vga.paddle_r_pos_v[6]
.sym 44537 vga.paddle_r_pos_v[3]
.sym 44539 vga.paddle_r_pos_v[8]
.sym 44540 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44558 $nextpnr_ICESTORM_LC_58$O
.sym 44560 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44564 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2]
.sym 44566 vga.paddle_r_pos_v[3]
.sym 44570 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[3]
.sym 44572 $PACKER_VCC_NET
.sym 44573 vga.paddle_r_pos_v[4]
.sym 44574 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2]
.sym 44576 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[4]
.sym 44578 vga.paddle_r_pos_v[5]
.sym 44580 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[3]
.sym 44582 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[5]
.sym 44584 vga.paddle_r_pos_v[6]
.sym 44586 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[4]
.sym 44588 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[6]
.sym 44590 vga.paddle_r_pos_v[7]
.sym 44592 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[5]
.sym 44594 $nextpnr_ICESTORM_LC_59$I3
.sym 44597 vga.paddle_r_pos_v[8]
.sym 44598 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[6]
.sym 44604 $nextpnr_ICESTORM_LC_59$I3
.sym 44608 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44611 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 44612 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 44613 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 44614 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 44615 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 44621 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44623 vga.paddle_l_pos_v[6]
.sym 44624 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 44626 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44627 $PACKER_VCC_NET
.sym 44630 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 44632 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44638 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44641 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44650 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 44651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 44652 vga.ball_pos_v[4]
.sym 44654 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 44655 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44656 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 44657 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44658 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44659 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 44660 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 44662 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 44663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 44664 vga.ball_pos_v[7]
.sym 44666 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44667 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 44668 vga.ball_pos_v[2]
.sym 44669 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44670 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44671 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 44672 vga.ball_pos_v[5]
.sym 44674 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44676 vga.ball_pos_v[8]
.sym 44678 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 44679 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44682 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 44684 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44685 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44688 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 44689 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 44690 vga.ball_pos_v[4]
.sym 44691 vga.ball_pos_v[8]
.sym 44694 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44695 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 44696 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 44697 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44701 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 44703 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 44707 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44709 vga.ball_pos_v[2]
.sym 44712 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44713 vga.ball_pos_v[7]
.sym 44718 vga.ball_pos_v[7]
.sym 44719 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 44720 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 44721 vga.ball_pos_v[5]
.sym 44724 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 44725 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44726 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44727 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 44728 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 44729 P1B9$SB_IO_OUT_$glb_clk
.sym 44730 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 44731 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 44732 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 44733 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 44734 vga.ball_pos_v[8]
.sym 44743 $PACKER_VCC_NET
.sym 44744 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 44747 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44748 vga.ball_pos_v[4]
.sym 44749 vga.paddle_l_pos_v[3]
.sym 44750 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44751 vga.ball_pos_v[2]
.sym 44752 vga.ball_pos_v[7]
.sym 44753 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 44774 $PACKER_VCC_NET
.sym 44779 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44782 vga.ball_pos_v[5]
.sym 44783 vga.ball_pos_v[2]
.sym 44786 vga.ball_pos_v[6]
.sym 44792 vga.ball_pos_v[7]
.sym 44793 vga.ball_pos_v[3]
.sym 44802 vga.ball_pos_v[4]
.sym 44803 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44804 $nextpnr_ICESTORM_LC_3$O
.sym 44807 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44810 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44813 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44816 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44819 vga.ball_pos_v[2]
.sym 44822 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44825 vga.ball_pos_v[3]
.sym 44828 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 44830 vga.ball_pos_v[4]
.sym 44834 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 44836 $PACKER_VCC_NET
.sym 44837 vga.ball_pos_v[5]
.sym 44840 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 44842 vga.ball_pos_v[6]
.sym 44846 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 44848 vga.ball_pos_v[7]
.sym 44866 P2_7$SB_IO_IN
.sym 44868 $PACKER_VCC_NET
.sym 44869 vga.ball_pos_v[8]
.sym 44871 $PACKER_VCC_NET
.sym 44877 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 44879 vga.ball_pos_v[3]
.sym 44890 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 44906 vga.ball_pos_v[8]
.sym 44927 $nextpnr_ICESTORM_LC_4$I3
.sym 44930 vga.ball_pos_v[8]
.sym 44937 $nextpnr_ICESTORM_LC_4$I3
.sym 44988 P2_7$SB_IO_IN
.sym 44989 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 45380 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 47111 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 47121 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47243 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47361 vga.count_v[5]
.sym 47362 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 47364 vga.count_v[3]
.sym 47365 vga.count_v[4]
.sym 47467 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47469 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47470 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 47471 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47474 $PACKER_VCC_NET
.sym 47475 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47480 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 47486 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 47488 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 47496 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47498 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47560 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47575 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47576 P1B9$SB_IO_OUT_$glb_clk
.sym 47577 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 47592 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47607 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 47608 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47609 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47610 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47612 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 47613 vga.ball_pos_v[6]
.sym 47620 vga.ball_pos_v[6]
.sym 47624 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47626 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 47627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47628 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47630 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 47631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 47632 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 47635 vga.ball_pos_v[7]
.sym 47636 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47637 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 47638 vga.ball_pos_v[5]
.sym 47639 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 47640 vga.ball_pos_v[3]
.sym 47641 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 47642 vga.ball_pos_v[2]
.sym 47643 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 47644 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47646 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 47648 vga.ball_pos_v[4]
.sym 47649 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 47650 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 47653 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47654 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47655 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47657 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 47659 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47660 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 47665 vga.ball_pos_v[2]
.sym 47666 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47669 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 47671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 47672 vga.ball_pos_v[3]
.sym 47673 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 47675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 47677 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 47678 vga.ball_pos_v[4]
.sym 47679 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 47681 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 47683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 47684 vga.ball_pos_v[5]
.sym 47685 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 47687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 47689 vga.ball_pos_v[6]
.sym 47690 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 47691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 47693 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 47695 vga.ball_pos_v[7]
.sym 47696 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 47697 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 47701 vga.count_v_paddle_l
.sym 47704 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 47713 vga.paddle_r_pos_v[4]
.sym 47715 vga.paddle_r_pos_v[3]
.sym 47726 vga.ball_pos_v[4]
.sym 47727 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 47728 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47730 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47732 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47733 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 47735 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 47736 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47737 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 47743 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 47748 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47750 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 47761 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 47764 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 47766 vga.ball_pos_v[3]
.sym 47767 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47769 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 47772 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 47773 vga.ball_pos_v[8]
.sym 47774 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 47776 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 47777 vga.ball_pos_v[8]
.sym 47778 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 47780 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 47783 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 47784 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 47787 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47788 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 47789 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47790 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 47811 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 47814 vga.ball_pos_v[3]
.sym 47826 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 47827 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 47828 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 47829 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 47830 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 47831 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 47839 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47842 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47843 vga.count_v_paddle_l
.sym 47844 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 47849 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 47850 vga.paddle_r_pos_v[8]
.sym 47851 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 47853 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47854 vga.paddle_r_pos_v[3]
.sym 47855 vga.count_v[3]
.sym 47857 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 47865 vga.ball_pos_v[7]
.sym 47875 vga.ball_pos_v[5]
.sym 47877 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47878 vga.ball_pos_v[3]
.sym 47882 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47883 vga.ball_pos_v[6]
.sym 47884 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47885 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47886 vga.ball_pos_v[4]
.sym 47887 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47888 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47890 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47891 vga.ball_pos_v[2]
.sym 47892 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47894 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47895 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 47897 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[1]
.sym 47899 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47900 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47903 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[2]
.sym 47905 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47906 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47909 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[3]
.sym 47911 vga.ball_pos_v[2]
.sym 47912 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47915 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[4]
.sym 47917 vga.ball_pos_v[3]
.sym 47918 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47921 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[5]
.sym 47923 vga.ball_pos_v[4]
.sym 47924 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47927 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[6]
.sym 47929 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47930 vga.ball_pos_v[5]
.sym 47933 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[7]
.sym 47935 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 47936 vga.ball_pos_v[6]
.sym 47939 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 47941 vga.ball_pos_v[7]
.sym 47942 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47948 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47949 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47950 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47951 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47952 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47953 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47954 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 47961 vga.ball_pos_v[5]
.sym 47964 $PACKER_VCC_NET
.sym 47967 vga.paddle_l_pos_v[5]
.sym 47969 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47970 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 47971 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 47972 vga.count_v[8]
.sym 47973 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 47974 vga.count_v[0]
.sym 47975 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 47976 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 47977 vga.paddle_l_pos_v[4]
.sym 47978 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 47979 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 47980 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 47981 vga.paddle_l_pos_v[7]
.sym 47982 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47983 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 47995 vga.ball_pos_v[8]
.sym 48004 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 48011 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48020 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[9]
.sym 48022 vga.ball_pos_v[8]
.sym 48023 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 48026 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[10]
.sym 48029 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48032 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[11]
.sym 48034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48038 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[12]
.sym 48041 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48044 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[13]
.sym 48046 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48050 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[14]
.sym 48053 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48056 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[15]
.sym 48058 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48062 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 48065 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48070 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 48071 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 48072 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48073 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48074 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48075 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48076 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 48085 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48088 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48091 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 48093 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48094 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 48096 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 48097 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48098 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48099 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 48101 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48104 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48105 vga.ball_pos_v[6]
.sym 48106 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 48118 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48143 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[17]
.sym 48145 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48149 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[18]
.sym 48152 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48155 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[19]
.sym 48157 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48161 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[20]
.sym 48164 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48167 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[21]
.sym 48169 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48173 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[22]
.sym 48176 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48179 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[23]
.sym 48181 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48185 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 48188 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48195 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 48196 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 48197 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 48198 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 48199 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 48200 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 48206 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 48207 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 48208 vga.count_v[3]
.sym 48213 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 48217 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48218 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48219 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 48220 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48222 vga.ball_pos_v[4]
.sym 48223 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48224 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48225 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 48226 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 48227 vga.ball_pos_v[4]
.sym 48228 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48229 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 48248 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48266 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[25]
.sym 48268 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48272 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[26]
.sym 48275 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48278 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[27]
.sym 48280 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48284 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[28]
.sym 48287 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48290 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[29]
.sym 48292 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48296 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[30]
.sym 48299 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48302 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[31]
.sym 48304 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48308 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48311 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 48316 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 48317 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 48318 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 48319 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48320 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[1]
.sym 48321 vga.ball_pos_v[6]
.sym 48322 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48323 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 48329 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48340 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48341 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 48342 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 48343 vga.ball_pos_v[6]
.sym 48345 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48346 vga.ball_pos_v[8]
.sym 48347 vga.paddle_r_pos_v[8]
.sym 48348 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48351 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 48352 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48357 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48358 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48359 vga.paddle_l_pos_v[8]
.sym 48361 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 48362 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 48363 vga.paddle_r_pos_v[8]
.sym 48365 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48367 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48368 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48370 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48371 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48372 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 48376 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48378 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48379 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48380 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48381 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48382 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48384 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48385 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 48386 vga.ball_pos_v[6]
.sym 48387 vga.ball_pos_v[4]
.sym 48388 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48390 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48391 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48392 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48393 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48397 vga.ball_pos_v[6]
.sym 48398 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48399 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 48402 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48403 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48404 vga.ball_pos_v[6]
.sym 48405 vga.ball_pos_v[4]
.sym 48408 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 48409 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48410 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48411 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 48414 vga.paddle_r_pos_v[8]
.sym 48415 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 48416 vga.paddle_l_pos_v[8]
.sym 48417 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 48422 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48426 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48427 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48428 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48429 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48432 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48433 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48434 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48435 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48436 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48437 P1B9$SB_IO_OUT_$glb_clk
.sym 48438 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 48439 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 48440 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[3]
.sym 48441 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48442 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48443 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 48444 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48445 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 48446 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 48452 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48453 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48454 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48455 vga.paddle_l_pos_v[8]
.sym 48456 $PACKER_VCC_NET
.sym 48458 vga.paddle_l_pos_v[3]
.sym 48459 vga.paddle_l_pos_v[5]
.sym 48462 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48464 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48465 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 48470 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 48472 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48480 vga.ball_pos_v[3]
.sym 48482 vga.ball_pos_v[7]
.sym 48483 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48484 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48485 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48486 vga.ball_pos_v[4]
.sym 48487 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 48488 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48491 vga.ball_pos_v[2]
.sym 48493 vga.ball_pos_v[6]
.sym 48494 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48495 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48496 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48498 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48499 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 48501 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48503 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48506 vga.ball_pos_v[5]
.sym 48508 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 48509 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 48510 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 48511 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 48512 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 48514 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48515 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48516 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48518 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 48520 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48521 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48524 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 48526 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48527 vga.ball_pos_v[2]
.sym 48530 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 48532 vga.ball_pos_v[3]
.sym 48533 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 48534 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48536 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 48538 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 48539 vga.ball_pos_v[4]
.sym 48540 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48542 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 48544 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 48545 vga.ball_pos_v[5]
.sym 48546 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48548 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 48550 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 48551 vga.ball_pos_v[6]
.sym 48552 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48554 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 48556 vga.ball_pos_v[7]
.sym 48557 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 48558 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 48564 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 48567 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[1]
.sym 48568 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 48569 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 48574 vga.ball_pos_v[3]
.sym 48578 vga.ball_pos_v[7]
.sym 48586 vga.ball_pos_v[5]
.sym 48592 vga.ball_pos_v[5]
.sym 48598 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 48608 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 48611 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 48612 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48614 vga.ball_pos_v[8]
.sym 48619 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 48620 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 48624 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48632 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[1]
.sym 48634 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[0]
.sym 48635 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 48637 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 48638 vga.ball_pos_v[8]
.sym 48639 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48641 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 48644 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 48645 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 48648 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[0]
.sym 48650 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[1]
.sym 48651 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 48655 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48656 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 48682 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 48683 P1B9$SB_IO_OUT_$glb_clk
.sym 48684 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 48692 $PACKER_GND_NET
.sym 48699 vga.ball_pos_v[2]
.sym 48701 vga.ball_pos_v[5]
.sym 48702 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 48704 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 48705 vga.ball_pos_v[8]
.sym 48708 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 48810 P1B9$SB_IO_OUT
.sym 48821 $PACKER_GND_NET
.sym 48910 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 49036 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 49037 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 49040 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 49041 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 49088 P2_10_SB_LUT4_I3_O[2]
.sym 49200 P2_10_SB_LUT4_I3_O[2]
.sym 49217 vga.interval_counter[8]
.sym 49225 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 49228 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 49332 P2_9_SB_LUT4_I1_O[0]
.sym 49713 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 50210 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 50698 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 50805 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 50820 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 50821 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 50927 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 50945 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 50946 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 50951 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51051 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 51067 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51086 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 51089 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 51091 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51092 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51094 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 51096 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51099 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51100 vga.count_v[0]
.sym 51102 vga.count_v[6]
.sym 51103 vga.count_v[2]
.sym 51105 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51106 vga.count_v[5]
.sym 51109 vga.count_v[3]
.sym 51110 vga.count_v[4]
.sym 51111 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51112 vga.count_v[7]
.sym 51113 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51115 vga.count_v[0]
.sym 51116 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51119 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 51121 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51122 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51125 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 51127 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 51128 vga.count_v[2]
.sym 51131 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 51133 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51134 vga.count_v[3]
.sym 51137 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 51139 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 51140 vga.count_v[4]
.sym 51143 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 51145 vga.count_v[5]
.sym 51146 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51149 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 51151 vga.count_v[6]
.sym 51152 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 51155 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 51157 vga.count_v[7]
.sym 51158 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51164 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51165 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 51166 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51168 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51170 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51173 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 51182 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 51185 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 51190 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 51198 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 51199 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 51216 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51228 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 51229 vga.count_v[8]
.sym 51230 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 51236 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 51238 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 51239 vga.count_v[8]
.sym 51242 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 51245 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 51248 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 51250 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51254 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 51257 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51260 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 51262 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51266 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 51269 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51272 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 51274 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51278 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 51281 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51288 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51289 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51290 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 51291 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 51292 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 51293 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 51303 vga.right_up_pressed
.sym 51309 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 51313 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51316 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51322 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 51356 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51359 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 51362 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51365 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 51367 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51371 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 51374 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51377 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 51379 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51383 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 51386 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51389 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 51391 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51395 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 51398 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51401 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 51403 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51409 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 51410 vga.paddle_r_pos_v[3]
.sym 51411 vga.paddle_r_pos_v[8]
.sym 51412 vga.paddle_r_pos_v[7]
.sym 51413 vga.paddle_r_pos_v[4]
.sym 51414 vga.paddle_r_pos_v[5]
.sym 51416 vga.paddle_r_pos_v[6]
.sym 51433 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51435 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51437 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51439 vga.right_down_pressed
.sym 51440 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 51442 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51444 vga.paddle_r_pos_v[3]
.sym 51445 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 51453 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51482 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 51484 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51488 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 51491 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51494 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 51496 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51500 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 51503 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51506 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 51508 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51512 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 51515 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51518 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 51520 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51524 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51527 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51538 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51547 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51549 vga.paddle_r_pos_v[6]
.sym 51553 vga.paddle_r_pos_v[3]
.sym 51555 vga.paddle_r_pos_v[8]
.sym 51556 vga.paddle_r_pos_v[8]
.sym 51558 vga.paddle_r_pos_v[7]
.sym 51559 vga.ball_pos_v[2]
.sym 51560 vga.paddle_r_pos_v[4]
.sym 51561 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51562 vga.paddle_r_pos_v[5]
.sym 51563 vga.ball_pos_v[4]
.sym 51566 vga.paddle_r_pos_v[6]
.sym 51568 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51574 vga.paddle_r_pos_v[3]
.sym 51576 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51589 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51600 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 51602 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51606 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51607 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51608 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51609 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51624 vga.paddle_r_pos_v[3]
.sym 51625 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51652 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 51653 P1B9$SB_IO_OUT_$glb_clk
.sym 51668 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51669 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51671 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51673 vga.count_v[3]
.sym 51679 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51682 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 51684 vga.paddle_r_pos_v[5]
.sym 51685 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 51686 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 51687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51689 vga.ball_pos_v[4]
.sym 51690 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 51698 vga.paddle_l_pos_v[8]
.sym 51707 vga.paddle_l_pos_v[5]
.sym 51709 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51712 $PACKER_VCC_NET
.sym 51715 vga.paddle_l_pos_v[6]
.sym 51722 vga.paddle_l_pos_v[4]
.sym 51726 vga.paddle_l_pos_v[7]
.sym 51727 vga.paddle_l_pos_v[3]
.sym 51728 $nextpnr_ICESTORM_LC_25$O
.sym 51731 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51734 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51736 vga.paddle_l_pos_v[3]
.sym 51740 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51742 vga.paddle_l_pos_v[4]
.sym 51743 $PACKER_VCC_NET
.sym 51744 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51746 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 51748 vga.paddle_l_pos_v[5]
.sym 51750 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51752 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 51754 vga.paddle_l_pos_v[6]
.sym 51756 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 51758 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 51761 vga.paddle_l_pos_v[7]
.sym 51762 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 51764 $nextpnr_ICESTORM_LC_26$I3
.sym 51767 vga.paddle_l_pos_v[8]
.sym 51768 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 51774 $nextpnr_ICESTORM_LC_26$I3
.sym 51794 vga.paddle_l_pos_v[8]
.sym 51795 vga.ball_pos_v[6]
.sym 51797 vga.ball_pos_v[5]
.sym 51800 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 51802 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51803 vga.ball_pos_v[3]
.sym 51804 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51805 vga.ball_pos_v[7]
.sym 51806 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51807 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51808 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51809 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 51812 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51828 vga.paddle_r_pos_v[8]
.sym 51829 vga.paddle_r_pos_v[3]
.sym 51830 vga.paddle_r_pos_v[7]
.sym 51831 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51832 vga.paddle_r_pos_v[4]
.sym 51834 vga.paddle_r_pos_v[5]
.sym 51836 $PACKER_VCC_NET
.sym 51838 vga.paddle_r_pos_v[6]
.sym 51844 $PACKER_VCC_NET
.sym 51848 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51851 $nextpnr_ICESTORM_LC_83$O
.sym 51853 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51857 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51859 $PACKER_VCC_NET
.sym 51860 vga.paddle_r_pos_v[3]
.sym 51861 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51863 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51866 vga.paddle_r_pos_v[4]
.sym 51867 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51869 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51871 vga.paddle_r_pos_v[5]
.sym 51872 $PACKER_VCC_NET
.sym 51873 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51875 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51877 vga.paddle_r_pos_v[6]
.sym 51878 $PACKER_VCC_NET
.sym 51879 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51881 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51883 vga.paddle_r_pos_v[7]
.sym 51884 $PACKER_VCC_NET
.sym 51885 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51887 $nextpnr_ICESTORM_LC_84$I3
.sym 51889 $PACKER_VCC_NET
.sym 51890 vga.paddle_r_pos_v[8]
.sym 51891 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51893 $nextpnr_ICESTORM_LC_84$COUT
.sym 51896 $PACKER_VCC_NET
.sym 51897 $nextpnr_ICESTORM_LC_84$I3
.sym 51917 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 51925 vga.paddle_r_pos_v[3]
.sym 51926 $PACKER_VCC_NET
.sym 51927 $PACKER_VCC_NET
.sym 51928 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51929 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51930 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51931 $PACKER_VCC_NET
.sym 51932 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51933 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51935 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 51936 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 51937 $nextpnr_ICESTORM_LC_84$COUT
.sym 51942 vga.count_v[4]
.sym 51944 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51945 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 51946 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 51947 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51948 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51949 vga.count_v[0]
.sym 51950 vga.ball_pos_v[8]
.sym 51951 vga.ball_pos_v[5]
.sym 51952 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 51954 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51955 vga.count_v[8]
.sym 51956 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51957 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51958 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 51959 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51960 vga.ball_pos_v[6]
.sym 51961 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 51962 vga.count_v[2]
.sym 51963 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51964 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51966 vga.count_v[6]
.sym 51968 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51969 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 51971 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51972 vga.count_v[7]
.sym 51973 vga.ball_pos_v[7]
.sym 51975 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51976 vga.count_v[0]
.sym 51977 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51978 $nextpnr_ICESTORM_LC_84$COUT
.sym 51981 vga.ball_pos_v[8]
.sym 51982 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51983 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51984 vga.ball_pos_v[7]
.sym 51987 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51988 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51989 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 51990 vga.count_v[6]
.sym 51993 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51994 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 51995 vga.count_v[7]
.sym 51996 vga.count_v[8]
.sym 51999 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 52000 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52001 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 52002 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 52005 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52006 vga.count_v[4]
.sym 52007 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52008 vga.count_v[2]
.sym 52011 vga.ball_pos_v[5]
.sym 52012 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52013 vga.ball_pos_v[6]
.sym 52014 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52036 vga.ball_pos_v[8]
.sym 52046 vga.count_v[4]
.sym 52047 vga.ball_pos_v[5]
.sym 52049 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52050 vga.paddle_r_pos_v[7]
.sym 52051 vga.paddle_r_pos_v[6]
.sym 52052 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 52053 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 52054 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52055 vga.ball_pos_v[4]
.sym 52057 vga.ball_pos_v[3]
.sym 52058 vga.ball_pos_v[2]
.sym 52059 vga.ball_pos_v[7]
.sym 52068 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 52074 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 52076 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52078 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 52079 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 52085 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 52086 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52087 $PACKER_VCC_NET
.sym 52090 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 52091 $PACKER_VCC_NET
.sym 52097 $nextpnr_ICESTORM_LC_1$O
.sym 52099 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52103 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 52105 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52106 $PACKER_VCC_NET
.sym 52109 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 52111 $PACKER_VCC_NET
.sym 52112 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 52113 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 52115 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 52117 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 52118 $PACKER_VCC_NET
.sym 52119 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 52121 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 52123 $PACKER_VCC_NET
.sym 52124 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 52125 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 52127 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 52129 $PACKER_VCC_NET
.sym 52130 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 52131 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 52133 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 52135 $PACKER_VCC_NET
.sym 52136 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 52137 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 52139 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 52141 $PACKER_VCC_NET
.sym 52142 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 52143 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 52147 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 52148 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 52149 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 52150 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 52151 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 52152 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 52153 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 52154 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 52160 vga.paddle_l_pos_v[8]
.sym 52161 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52162 vga.paddle_l_pos_v[7]
.sym 52163 vga.paddle_l_pos_v[4]
.sym 52164 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52165 P2_10_SB_LUT4_I3_O[3]
.sym 52166 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52171 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 52172 vga.paddle_r_pos_v[5]
.sym 52173 vga.ball_pos_v[6]
.sym 52174 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 52175 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52177 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52181 vga.ball_pos_v[4]
.sym 52182 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52183 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 52192 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 52194 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52195 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 52196 $PACKER_VCC_NET
.sym 52197 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[0]
.sym 52199 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 52200 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[1]
.sym 52201 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 52203 $PACKER_VCC_NET
.sym 52206 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 52207 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 52208 vga.ball_pos_v[3]
.sym 52210 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 52211 vga.paddle_r_pos_v[6]
.sym 52212 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 52213 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 52214 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52215 vga.paddle_l_pos_v[6]
.sym 52216 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 52218 vga.ball_pos_v[2]
.sym 52220 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 52222 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 52223 $PACKER_VCC_NET
.sym 52224 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 52226 $nextpnr_ICESTORM_LC_2$I3
.sym 52228 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52229 $PACKER_VCC_NET
.sym 52230 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 52236 $nextpnr_ICESTORM_LC_2$I3
.sym 52239 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 52240 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 52241 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 52242 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 52245 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 52246 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 52247 vga.paddle_l_pos_v[6]
.sym 52248 vga.paddle_r_pos_v[6]
.sym 52253 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[1]
.sym 52254 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[0]
.sym 52257 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 52259 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 52263 vga.ball_pos_v[2]
.sym 52264 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 52265 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52266 vga.ball_pos_v[3]
.sym 52267 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 52268 P1B9$SB_IO_OUT_$glb_clk
.sym 52269 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 52270 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52271 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[1]
.sym 52272 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52273 vga.ball_pos_v[4]
.sym 52274 vga.ball_pos_v[3]
.sym 52275 vga.ball_pos_v[7]
.sym 52276 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 52277 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52282 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52283 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[0]
.sym 52284 vga.ball_pos_v[6]
.sym 52286 vga.paddle_l_pos_v[7]
.sym 52291 vga.ball_pos_v[5]
.sym 52295 vga.ball_pos_v[3]
.sym 52296 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52297 vga.ball_pos_v[7]
.sym 52301 vga.ball_pos_v[6]
.sym 52302 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52311 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 52312 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52316 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 52321 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52326 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 52327 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 52328 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52329 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 52330 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 52331 vga.paddle_l_pos_v[3]
.sym 52332 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52334 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 52335 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 52336 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 52337 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 52338 vga.ball_pos_v[8]
.sym 52339 vga.ball_pos_v[5]
.sym 52340 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 52342 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52344 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 52345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52346 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 52347 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52350 vga.ball_pos_v[5]
.sym 52351 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 52352 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 52353 vga.ball_pos_v[8]
.sym 52356 vga.paddle_l_pos_v[3]
.sym 52359 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52362 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 52363 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52364 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 52365 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 52368 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 52369 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 52370 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 52371 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 52375 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 52377 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 52380 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 52381 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52382 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 52383 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 52386 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 52388 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 52389 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 52390 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 52391 P1B9$SB_IO_OUT_$glb_clk
.sym 52392 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 52395 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 52397 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 52399 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52400 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 52406 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52407 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52408 vga.ball_pos_v[4]
.sym 52411 P1B4$SB_IO_OUT
.sym 52412 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52413 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52414 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52416 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52417 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52435 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[3]
.sym 52436 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 52437 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52438 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 52440 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 52441 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52443 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 52444 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 52446 vga.ball_pos_v[3]
.sym 52450 P2_7$SB_IO_IN
.sym 52452 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52457 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 52458 P2_7$SB_IO_IN
.sym 52479 P2_7$SB_IO_IN
.sym 52480 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52481 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 52482 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 52497 vga.ball_pos_v[3]
.sym 52498 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52499 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[3]
.sym 52500 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 52503 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 52504 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52505 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 52506 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52509 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 52510 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 52511 P2_7$SB_IO_IN
.sym 52512 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 52514 P1B9$SB_IO_OUT_$glb_clk
.sym 52515 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 52519 vga.ball_angle_SB_DFFESS_Q_E
.sym 52520 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 52529 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52533 vga.ball_pos_v[5]
.sym 52538 vga.ball_pos_v[6]
.sym 52649 P2_10_SB_LUT4_I3_O[3]
.sym 52683 P1B9$SB_IO_OUT
.sym 52703 P1B9$SB_IO_OUT
.sym 52711 P1B9$SB_IO_OUT
.sym 52713 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52733 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52741 vga.interval_counter[2]
.sym 52742 vga.interval_counter[3]
.sym 52743 vga.interval_counter[4]
.sym 52744 vga.interval_counter[5]
.sym 52745 vga.interval_counter[6]
.sym 52746 vga.interval_counter[7]
.sym 52794 P2_10_SB_LUT4_I3_O[1]
.sym 52799 P2_10_SB_LUT4_I3_O[3]
.sym 52802 P2_10_SB_LUT4_I3_O[0]
.sym 52807 P2_10_SB_LUT4_I3_O[2]
.sym 52826 P2_10_SB_LUT4_I3_O[1]
.sym 52827 P2_10_SB_LUT4_I3_O[0]
.sym 52828 P2_10_SB_LUT4_I3_O[3]
.sym 52829 P2_10_SB_LUT4_I3_O[2]
.sym 52867 vga.interval_counter[8]
.sym 52868 P2_9_SB_LUT4_I1_O[1]
.sym 52869 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 52870 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 52871 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52872 vga.interval_counter[13]
.sym 52873 vga.interval_counter[14]
.sym 52874 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 52883 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 52886 P2_10_SB_LUT4_I3_O[1]
.sym 52919 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 52922 P2_10_SB_LUT4_I3_O[0]
.sym 52949 P2_10_SB_LUT4_I3_O[2]
.sym 52952 P2_10_SB_LUT4_I3_O[0]
.sym 52953 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 52956 vga.interval_counter[4]
.sym 52957 vga.interval_counter[5]
.sym 52958 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 52961 P2_9_SB_LUT4_I1_O[0]
.sym 52964 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 52966 vga.interval_counter[14]
.sym 52968 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 52971 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 52973 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 52975 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 52977 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 52978 P2_9_SB_LUT4_I1_O[0]
.sym 52979 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 52983 vga.interval_counter[4]
.sym 52984 vga.interval_counter[14]
.sym 52985 P2_10_SB_LUT4_I3_O[0]
.sym 52986 vga.interval_counter[5]
.sym 53001 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 53002 P2_10_SB_LUT4_I3_O[2]
.sym 53007 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 53008 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 53009 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 53010 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 53026 vga.interval_counter[16]
.sym 53027 P2_9_SB_LUT4_I1_O[0]
.sym 53028 vga.interval_counter[18]
.sym 53029 vga.interval_counter[19]
.sym 53030 vga.interval_counter[20]
.sym 53031 vga.interval_counter[21]
.sym 53032 vga.interval_counter[22]
.sym 53033 vga.interval_counter[23]
.sym 53040 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 53045 vga.interval_counter[8]
.sym 53046 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 53088 vga.interval_counter[21]
.sym 53089 vga.interval_counter[22]
.sym 53095 vga.interval_counter[20]
.sym 53098 vga.interval_counter[23]
.sym 53130 vga.interval_counter[21]
.sym 53131 vga.interval_counter[23]
.sym 53132 vga.interval_counter[20]
.sym 53133 vga.interval_counter[22]
.sym 53149 P2_10_SB_LUT4_I3_O[0]
.sym 53416 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 54512 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54779 $PACKER_VCC_NET
.sym 54898 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55004 vga.paddle_r_pos_v[3]
.sym 55036 vga.right_down_pressed
.sym 55037 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55041 vga.right_up_pressed
.sym 55044 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55049 $PACKER_VCC_NET
.sym 55050 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55051 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55053 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55054 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55056 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55058 P2_10_SB_LUT4_I3_O[3]
.sym 55062 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55074 $PACKER_VCC_NET
.sym 55075 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55076 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55080 vga.right_up_pressed
.sym 55081 P2_10_SB_LUT4_I3_O[3]
.sym 55082 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55086 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55087 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55098 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55099 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55100 vga.right_down_pressed
.sym 55101 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55110 vga.right_down_pressed
.sym 55111 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55113 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55114 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55115 P1B9$SB_IO_OUT_$glb_clk
.sym 55116 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 55119 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55120 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55121 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55122 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55123 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55124 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55130 vga.right_down_pressed
.sym 55139 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55146 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55148 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55152 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55159 vga.paddle_r_pos_v[3]
.sym 55162 vga.paddle_r_pos_v[4]
.sym 55163 vga.paddle_r_pos_v[5]
.sym 55165 vga.paddle_r_pos_v[6]
.sym 55169 vga.paddle_r_pos_v[7]
.sym 55171 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55178 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55184 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55190 $nextpnr_ICESTORM_LC_29$O
.sym 55192 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55196 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55198 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55202 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 55205 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55206 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55208 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 55211 vga.paddle_r_pos_v[3]
.sym 55212 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 55214 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 55217 vga.paddle_r_pos_v[4]
.sym 55218 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 55220 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 55223 vga.paddle_r_pos_v[5]
.sym 55224 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 55226 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 55228 vga.paddle_r_pos_v[6]
.sym 55230 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 55232 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 55234 vga.paddle_r_pos_v[7]
.sym 55236 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 55240 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55264 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55265 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55267 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55268 $PACKER_VCC_NET
.sym 55269 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55270 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55271 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55272 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 55273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55275 $PACKER_VCC_NET
.sym 55276 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 55283 vga.paddle_r_pos_v[8]
.sym 55284 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55285 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55286 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55287 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55288 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55292 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55293 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55294 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55295 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55296 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55297 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55299 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55304 vga.right_down_pressed
.sym 55305 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55306 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55312 vga.right_down_pressed
.sym 55314 vga.paddle_r_pos_v[8]
.sym 55317 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 55320 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55321 vga.right_down_pressed
.sym 55322 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55323 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55326 vga.right_down_pressed
.sym 55327 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55328 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55329 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55332 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55333 vga.right_down_pressed
.sym 55334 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55335 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55338 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55339 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55340 vga.right_down_pressed
.sym 55341 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55344 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55345 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55346 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55347 vga.right_down_pressed
.sym 55356 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55357 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55358 vga.right_down_pressed
.sym 55359 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55360 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55361 P1B9$SB_IO_OUT_$glb_clk
.sym 55362 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 55364 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55366 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55367 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55368 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55369 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55370 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55377 vga.paddle_r_pos_v[5]
.sym 55379 vga.paddle_r_pos_v[3]
.sym 55381 vga.paddle_r_pos_v[8]
.sym 55383 vga.paddle_r_pos_v[7]
.sym 55385 vga.paddle_r_pos_v[4]
.sym 55387 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55388 vga.paddle_r_pos_v[8]
.sym 55390 vga.paddle_r_pos_v[7]
.sym 55391 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55392 vga.paddle_r_pos_v[4]
.sym 55394 vga.paddle_r_pos_v[5]
.sym 55395 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 55397 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55398 vga.paddle_r_pos_v[6]
.sym 55406 vga.right_down_pressed
.sym 55411 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55422 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55424 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55425 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55473 vga.right_down_pressed
.sym 55474 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55475 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55476 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55483 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55484 P1B9$SB_IO_OUT_$glb_clk
.sym 55485 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 55486 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55500 vga.count_v[7]
.sym 55503 vga.count_v[0]
.sym 55505 vga.count_v[6]
.sym 55508 vga.count_v[2]
.sym 55512 vga.count_v[4]
.sym 55519 vga.count_v[5]
.sym 55520 vga.ball_pos_v[8]
.sym 55530 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55533 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55534 vga.ball_pos_v[2]
.sym 55536 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55538 vga.ball_pos_v[4]
.sym 55539 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55540 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55541 vga.ball_pos_v[6]
.sym 55542 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55544 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55547 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55550 vga.ball_pos_v[7]
.sym 55552 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55553 vga.ball_pos_v[5]
.sym 55556 vga.ball_pos_v[3]
.sym 55557 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55559 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 55561 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55562 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55565 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 55567 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55568 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55571 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 55573 vga.ball_pos_v[2]
.sym 55574 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55577 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 55579 vga.ball_pos_v[3]
.sym 55580 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55583 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 55585 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55586 vga.ball_pos_v[4]
.sym 55589 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 55591 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55592 vga.ball_pos_v[5]
.sym 55595 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 55597 vga.ball_pos_v[6]
.sym 55598 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55601 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 55603 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55604 vga.ball_pos_v[7]
.sym 55623 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 55630 vga.count_v[8]
.sym 55634 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 55638 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55645 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 55650 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55669 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55680 vga.ball_pos_v[8]
.sym 55682 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.sym 55684 vga.ball_pos_v[8]
.sym 55685 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55688 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.sym 55691 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55694 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[10]
.sym 55696 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55700 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[11]
.sym 55703 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55706 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[12]
.sym 55708 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55712 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[13]
.sym 55715 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55718 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[14]
.sym 55720 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55724 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[15]
.sym 55727 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55756 vga.paddle_l_pos_v[3]
.sym 55759 $PACKER_VCC_NET
.sym 55761 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55763 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55764 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 55765 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55766 vga.paddle_l_pos_v[6]
.sym 55767 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55768 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[15]
.sym 55795 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55805 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[16]
.sym 55808 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55811 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[17]
.sym 55813 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55817 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[18]
.sym 55820 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55823 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[19]
.sym 55825 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55829 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[20]
.sym 55832 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55835 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[21]
.sym 55837 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55841 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[22]
.sym 55844 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55847 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[23]
.sym 55849 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55855 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 55856 vga.paddle_l_pos_v[5]
.sym 55857 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55858 vga.paddle_l_pos_v[6]
.sym 55859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 55860 vga.paddle_l_pos_v[4]
.sym 55861 vga.paddle_l_pos_v[3]
.sym 55862 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55873 vga.ball_pos_v[4]
.sym 55874 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55877 vga.ball_pos_v[6]
.sym 55879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 55880 vga.paddle_r_pos_v[4]
.sym 55881 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55882 vga.paddle_l_pos_v[4]
.sym 55883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55884 vga.paddle_l_pos_v[3]
.sym 55885 $PACKER_VCC_NET
.sym 55886 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55888 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55891 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[23]
.sym 55919 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55928 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[24]
.sym 55930 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55934 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[25]
.sym 55937 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55940 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[26]
.sym 55942 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55946 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[27]
.sym 55949 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55952 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[28]
.sym 55954 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55958 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[29]
.sym 55961 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55964 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I3[30]
.sym 55966 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55970 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 55973 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55979 $PACKER_VCC_NET
.sym 55980 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 55981 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55982 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55983 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55984 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 55985 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55991 vga.paddle_l_pos_v[3]
.sym 55993 vga.count_v[2]
.sym 55994 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55995 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55998 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 56001 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56002 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56003 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 56005 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 56006 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 56008 vga.count_v[5]
.sym 56009 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 56011 vga.count_v[4]
.sym 56012 vga.ball_pos_v[8]
.sym 56013 $PACKER_VCC_NET
.sym 56014 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 56019 vga.ball_pos_v[8]
.sym 56020 vga.paddle_l_pos_v[5]
.sym 56021 vga.ball_pos_v[5]
.sym 56023 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 56024 vga.ball_pos_v[6]
.sym 56025 vga.paddle_l_pos_v[3]
.sym 56026 vga.paddle_l_pos_v[7]
.sym 56027 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56028 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56029 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56030 vga.ball_pos_v[4]
.sym 56031 vga.ball_pos_v[3]
.sym 56032 vga.ball_pos_v[7]
.sym 56033 vga.paddle_r_pos_v[7]
.sym 56034 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 56037 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 56038 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 56039 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 56040 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 56042 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 56043 vga.paddle_r_pos_v[5]
.sym 56044 $PACKER_VCC_NET
.sym 56045 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 56046 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 56047 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 56048 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56049 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56050 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56052 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 56053 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 56054 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 56055 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 56058 vga.paddle_r_pos_v[5]
.sym 56059 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56060 vga.paddle_l_pos_v[5]
.sym 56061 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56064 vga.ball_pos_v[7]
.sym 56065 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56066 vga.ball_pos_v[8]
.sym 56067 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 56070 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 56071 vga.ball_pos_v[4]
.sym 56072 vga.ball_pos_v[3]
.sym 56073 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 56076 vga.paddle_l_pos_v[3]
.sym 56078 $PACKER_VCC_NET
.sym 56079 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56082 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 56083 vga.ball_pos_v[5]
.sym 56084 vga.ball_pos_v[6]
.sym 56085 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 56088 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56089 vga.paddle_l_pos_v[7]
.sym 56090 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56091 vga.paddle_r_pos_v[7]
.sym 56094 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56095 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 56096 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 56097 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56101 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56102 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[0]
.sym 56103 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 56104 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 56105 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 56106 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 56107 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 56108 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 56114 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56117 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 56122 $PACKER_VCC_NET
.sym 56124 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56126 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56134 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 56143 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[1]
.sym 56148 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 56150 vga.paddle_r_pos_v[4]
.sym 56151 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56152 vga.paddle_l_pos_v[4]
.sym 56154 vga.paddle_l_pos_v[3]
.sym 56157 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56159 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[0]
.sym 56162 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56163 vga.paddle_r_pos_v[3]
.sym 56165 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 56167 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 56168 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56169 vga.ball_pos_v[2]
.sym 56170 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 56171 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 56172 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56173 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 56175 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56177 vga.ball_pos_v[2]
.sym 56181 vga.paddle_l_pos_v[4]
.sym 56182 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56183 vga.paddle_r_pos_v[4]
.sym 56184 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56187 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56189 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56193 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[1]
.sym 56195 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[0]
.sym 56200 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 56202 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 56206 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 56208 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 56211 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 56212 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56213 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 56214 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56217 vga.paddle_l_pos_v[3]
.sym 56218 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56219 vga.paddle_r_pos_v[3]
.sym 56220 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56221 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 56222 P1B9$SB_IO_OUT_$glb_clk
.sym 56223 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 56224 vga.ball_angle[3]
.sym 56225 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 56226 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56227 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 56228 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 56229 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 56230 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56231 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 56238 vga.ball_pos_v[7]
.sym 56245 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 56246 vga.ball_pos_v[3]
.sym 56247 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 56252 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56257 $PACKER_VCC_NET
.sym 56267 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56268 vga.ball_pos_v[6]
.sym 56270 vga.ball_pos_v[7]
.sym 56276 vga.ball_pos_v[4]
.sym 56277 vga.ball_pos_v[3]
.sym 56278 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56279 vga.ball_pos_v[5]
.sym 56283 vga.ball_pos_v[2]
.sym 56286 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 56287 vga.ball_pos_v[8]
.sym 56288 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56293 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 56294 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56295 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56310 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56311 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56312 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56313 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 56322 vga.ball_pos_v[4]
.sym 56323 vga.ball_pos_v[5]
.sym 56324 vga.ball_pos_v[2]
.sym 56325 vga.ball_pos_v[3]
.sym 56334 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56335 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 56336 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56337 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56340 vga.ball_pos_v[6]
.sym 56341 vga.ball_pos_v[8]
.sym 56342 vga.ball_pos_v[7]
.sym 56348 vga.ball_angle[1]
.sym 56349 vga.ball_angle[2]
.sym 56350 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 56353 vga.ball_angle[0]
.sym 56378 vga.ball_pos_v[2]
.sym 56392 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56395 P2_10_SB_LUT4_I3_O[3]
.sym 56410 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 56439 P2_10_SB_LUT4_I3_O[3]
.sym 56440 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 56442 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56446 P2_10_SB_LUT4_I3_O[3]
.sym 56447 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 56479 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56509 P1B4$SB_IO_OUT
.sym 56514 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 56518 P1B4$SB_IO_OUT
.sym 56527 P1B4$SB_IO_OUT
.sym 56536 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 56541 $PACKER_VCC_NET
.sym 56569 P2_9_SB_LUT4_I3_O[1]
.sym 56570 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 56571 vga.interval_counter[1]
.sym 56572 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 56573 P2_9_SB_LUT4_I1_O[2]
.sym 56574 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 56575 P2_9_SB_LUT4_I3_O[2]
.sym 56576 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 56614 vga.interval_counter[3]
.sym 56621 vga.interval_counter[2]
.sym 56623 vga.interval_counter[0]
.sym 56631 vga.interval_counter[4]
.sym 56632 vga.interval_counter[5]
.sym 56637 vga.interval_counter[1]
.sym 56641 vga.interval_counter[6]
.sym 56642 vga.interval_counter[7]
.sym 56643 $nextpnr_ICESTORM_LC_62$O
.sym 56645 vga.interval_counter[0]
.sym 56649 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56652 vga.interval_counter[1]
.sym 56655 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 56657 vga.interval_counter[2]
.sym 56659 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56661 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 56664 vga.interval_counter[3]
.sym 56665 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 56667 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 56670 vga.interval_counter[4]
.sym 56671 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 56673 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 56676 vga.interval_counter[5]
.sym 56677 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 56679 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 56681 vga.interval_counter[6]
.sym 56683 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 56685 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 56687 vga.interval_counter[7]
.sym 56689 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 56691 P1B9$SB_IO_OUT_$glb_clk
.sym 56692 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 56697 P2_9_SB_LUT4_I2_O[1]
.sym 56698 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 56699 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 56700 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 56701 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 56702 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56703 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 56704 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 56715 vga.interval_counter[0]
.sym 56716 P2_10$SB_IO_IN
.sym 56734 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56741 P2_9_SB_LUT4_I1_O[0]
.sym 56769 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 56779 vga.interval_counter[13]
.sym 56782 vga.interval_counter[8]
.sym 56784 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 56791 P2_9_SB_LUT4_I1_O[1]
.sym 56794 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56796 vga.interval_counter[14]
.sym 56801 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 56805 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 56806 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 56808 vga.interval_counter[8]
.sym 56810 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 56812 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 56815 P2_9_SB_LUT4_I1_O[1]
.sym 56816 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 56818 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 56820 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 56822 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 56824 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 56826 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 56828 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 56830 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 56833 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56834 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 56836 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 56839 vga.interval_counter[13]
.sym 56840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 56842 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 56845 vga.interval_counter[14]
.sym 56846 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 56848 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 56850 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 56852 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 56854 P1B9$SB_IO_OUT_$glb_clk
.sym 56855 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 56856 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 56861 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 56862 P2_9_SB_LUT4_I1_O[3]
.sym 56870 vga.interval_counter[13]
.sym 56872 P2_9_SB_LUT4_I1_O[1]
.sym 56878 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56892 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 56898 P2_9_SB_LUT4_I1_O[0]
.sym 56905 vga.interval_counter[16]
.sym 56910 vga.interval_counter[21]
.sym 56912 vga.interval_counter[23]
.sym 56915 vga.interval_counter[18]
.sym 56916 vga.interval_counter[19]
.sym 56925 vga.interval_counter[20]
.sym 56927 vga.interval_counter[22]
.sym 56929 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 56931 vga.interval_counter[16]
.sym 56933 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 56935 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 56938 P2_9_SB_LUT4_I1_O[0]
.sym 56939 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 56941 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 56944 vga.interval_counter[18]
.sym 56945 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 56947 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 56950 vga.interval_counter[19]
.sym 56951 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 56953 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 56955 vga.interval_counter[20]
.sym 56957 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 56959 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 56961 vga.interval_counter[21]
.sym 56963 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 56965 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 56967 vga.interval_counter[22]
.sym 56969 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 56971 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 56973 vga.interval_counter[23]
.sym 56975 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 56977 P1B9$SB_IO_OUT_$glb_clk
.sym 56978 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 56998 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 57006 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 57015 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 57044 P2_10_SB_LUT4_I3_O[0]
.sym 57054 P2_10_SB_LUT4_I3_O[0]
.sym 57056 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 57100 P1B9$SB_IO_OUT_$glb_clk
.sym 57101 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 57499 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 57996 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 58484 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 58489 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 58707 vga.right_up_1d
.sym 58712 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 58827 vga.right_up_pressed
.sym 58841 P2_3$SB_IO_IN
.sym 58968 P2_3$SB_IO_IN
.sym 58977 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 58998 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59004 $PACKER_VCC_NET
.sym 59009 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59011 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59012 $PACKER_VCC_NET
.sym 59013 vga.paddle_r_pos_v[3]
.sym 59015 vga.paddle_r_pos_v[7]
.sym 59016 vga.paddle_r_pos_v[4]
.sym 59017 vga.paddle_r_pos_v[5]
.sym 59019 vga.paddle_r_pos_v[6]
.sym 59020 $nextpnr_ICESTORM_LC_63$O
.sym 59022 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59026 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59028 $PACKER_VCC_NET
.sym 59029 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59032 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59035 $PACKER_VCC_NET
.sym 59036 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59038 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59040 vga.paddle_r_pos_v[3]
.sym 59041 $PACKER_VCC_NET
.sym 59042 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59044 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59046 vga.paddle_r_pos_v[4]
.sym 59047 $PACKER_VCC_NET
.sym 59048 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59050 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59052 vga.paddle_r_pos_v[5]
.sym 59053 $PACKER_VCC_NET
.sym 59054 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59056 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 59058 $PACKER_VCC_NET
.sym 59059 vga.paddle_r_pos_v[6]
.sym 59060 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59062 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59064 vga.paddle_r_pos_v[7]
.sym 59065 $PACKER_VCC_NET
.sym 59066 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 59077 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59084 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59101 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59104 $PACKER_VCC_NET
.sym 59106 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59121 vga.paddle_r_pos_v[8]
.sym 59129 $PACKER_VCC_NET
.sym 59145 vga.paddle_r_pos_v[8]
.sym 59146 $PACKER_VCC_NET
.sym 59147 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59227 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59235 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59238 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 59239 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 59240 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 59241 vga.count_v[7]
.sym 59242 vga.count_v[6]
.sym 59243 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59245 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 59247 vga.count_v[2]
.sym 59248 vga.count_v[0]
.sym 59249 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 59254 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 59255 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 59256 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59257 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59259 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59260 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 59261 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59262 vga.count_v[3]
.sym 59263 vga.count_v[5]
.sym 59264 vga.count_v[4]
.sym 59265 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 59266 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59268 vga.count_v[0]
.sym 59269 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59272 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59274 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59275 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 59276 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59278 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59280 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59281 vga.count_v[2]
.sym 59284 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 59286 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59287 vga.count_v[3]
.sym 59288 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 59290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 59292 vga.count_v[4]
.sym 59293 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 59294 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59296 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 59298 vga.count_v[5]
.sym 59299 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 59300 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 59302 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 59304 vga.count_v[6]
.sym 59305 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 59306 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 59308 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 59310 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 59311 vga.count_v[7]
.sym 59312 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 59317 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 59318 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59319 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59320 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59321 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59322 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59323 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 59339 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59352 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 59359 vga.count_v[8]
.sym 59363 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59365 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 59369 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 59389 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 59391 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 59392 vga.count_v[8]
.sym 59393 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 59395 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 59397 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59401 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 59404 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59407 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 59409 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59413 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 59416 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59419 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 59421 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59425 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 59428 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59431 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 59433 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59439 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 59457 vga.paddle_l_pos_v[6]
.sym 59460 $PACKER_VCC_NET
.sym 59463 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59464 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59465 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59467 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59468 vga.paddle_l_pos_v[8]
.sym 59469 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59471 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59472 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59473 vga.paddle_l_pos_v[4]
.sym 59474 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 59475 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 59480 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59512 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 59515 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59518 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 59520 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59524 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 59527 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59530 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 59532 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59536 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 59539 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59542 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 59544 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59548 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 59551 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59554 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 59556 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59563 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59564 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 59565 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 59566 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 59567 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 59568 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 59569 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 59584 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59587 vga.paddle_l_pos_v[3]
.sym 59588 $PACKER_VCC_NET
.sym 59590 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59591 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59593 vga.paddle_l_pos_v[5]
.sym 59594 vga.paddle_l_pos_v[8]
.sym 59595 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59596 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59597 vga.ball_pos_v[5]
.sym 59598 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 59633 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59635 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 59637 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59641 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 59644 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59647 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 59649 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59653 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 59656 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59659 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 59661 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59665 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 59668 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59671 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 59673 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59677 $nextpnr_ICESTORM_LC_28$I3
.sym 59680 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 59685 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 59686 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 59687 vga.paddle_l_pos_v[8]
.sym 59688 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 59689 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59690 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 59691 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 59692 vga.paddle_l_pos_v[7]
.sym 59703 vga.ball_pos_v[2]
.sym 59710 vga.ball_pos_v[3]
.sym 59712 vga.ball_pos_v[7]
.sym 59713 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 59717 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 59721 $nextpnr_ICESTORM_LC_28$I3
.sym 59726 vga.left_down_pressed
.sym 59728 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59729 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 59732 vga.count_v[2]
.sym 59733 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59734 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59735 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59736 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59737 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59739 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59741 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59742 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59743 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59744 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59745 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59747 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59750 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59751 vga.count_v[3]
.sym 59752 vga.count_v[5]
.sym 59754 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 59755 vga.count_v[4]
.sym 59762 $nextpnr_ICESTORM_LC_28$I3
.sym 59765 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59766 vga.left_down_pressed
.sym 59767 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59768 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59771 vga.left_down_pressed
.sym 59772 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59773 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59774 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59777 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59778 vga.left_down_pressed
.sym 59779 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59780 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59783 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59784 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 59785 vga.count_v[4]
.sym 59786 vga.count_v[5]
.sym 59789 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59790 vga.left_down_pressed
.sym 59791 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59792 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59795 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59796 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59797 vga.left_down_pressed
.sym 59798 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59801 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59802 vga.count_v[2]
.sym 59803 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 59804 vga.count_v[3]
.sym 59805 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59806 P1B9$SB_IO_OUT_$glb_clk
.sym 59807 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 59808 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59809 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59810 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[0]
.sym 59811 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59812 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 59813 vga.ball_pos_v[5]
.sym 59814 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 59820 vga.left_down_pressed
.sym 59821 P2_1$SB_IO_IN
.sym 59822 vga.paddle_l_pos_v[4]
.sym 59824 vga.paddle_l_pos_v[5]
.sym 59825 vga.paddle_l_pos_v[7]
.sym 59826 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59827 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59828 vga.paddle_l_pos_v[6]
.sym 59830 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59831 vga.paddle_l_pos_v[8]
.sym 59832 vga.ball_angle[3]
.sym 59833 vga.ball_pos_v[8]
.sym 59835 vga.ball_pos_v[5]
.sym 59836 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59837 vga.count_v[3]
.sym 59839 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 59841 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59842 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 59851 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59854 vga.paddle_l_pos_v[4]
.sym 59856 vga.paddle_l_pos_v[7]
.sym 59858 vga.paddle_l_pos_v[5]
.sym 59859 vga.paddle_l_pos_v[8]
.sym 59860 vga.paddle_l_pos_v[6]
.sym 59863 vga.paddle_l_pos_v[3]
.sym 59866 $PACKER_VCC_NET
.sym 59874 $PACKER_VCC_NET
.sym 59881 $nextpnr_ICESTORM_LC_68$O
.sym 59884 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59889 $PACKER_VCC_NET
.sym 59890 vga.paddle_l_pos_v[3]
.sym 59893 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59895 vga.paddle_l_pos_v[4]
.sym 59897 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59901 vga.paddle_l_pos_v[5]
.sym 59902 $PACKER_VCC_NET
.sym 59903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59905 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59907 $PACKER_VCC_NET
.sym 59908 vga.paddle_l_pos_v[6]
.sym 59909 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59913 $PACKER_VCC_NET
.sym 59914 vga.paddle_l_pos_v[7]
.sym 59915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59917 $nextpnr_ICESTORM_LC_69$I3
.sym 59919 vga.paddle_l_pos_v[8]
.sym 59920 $PACKER_VCC_NET
.sym 59921 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59923 $nextpnr_ICESTORM_LC_69$COUT
.sym 59925 $PACKER_VCC_NET
.sym 59927 $nextpnr_ICESTORM_LC_69$I3
.sym 59933 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 59934 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 59935 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 59936 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 59937 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 59938 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 59947 $PACKER_VCC_NET
.sym 59949 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59950 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59956 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 59962 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 59963 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59964 vga.ball_ratio_SB_DFFESR_Q_E
.sym 59967 $nextpnr_ICESTORM_LC_69$COUT
.sym 59972 vga.ball_angle[3]
.sym 59974 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 59976 vga.ball_pos_v[3]
.sym 59977 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 59978 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 59980 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59982 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59983 vga.ball_pos_v[4]
.sym 59985 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 59986 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 59990 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59993 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 59994 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 59998 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59999 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 60000 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 60001 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 60002 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60003 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 60006 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 60008 $nextpnr_ICESTORM_LC_69$COUT
.sym 60011 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 60012 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 60013 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60014 vga.ball_pos_v[4]
.sym 60017 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60018 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 60019 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 60020 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 60024 vga.ball_angle[3]
.sym 60025 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60026 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 60029 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 60030 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60031 vga.ball_pos_v[3]
.sym 60032 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 60036 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 60038 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 60041 vga.ball_angle[3]
.sym 60042 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60043 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 60047 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 60048 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 60049 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 60050 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60054 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 60055 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60056 vga.ball_ratio[0]
.sym 60058 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 60060 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60061 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60070 vga.ball_pos_v[2]
.sym 60080 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60095 vga.ball_angle[3]
.sym 60098 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 60100 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 60101 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60102 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 60103 vga.ball_angle[3]
.sym 60108 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 60109 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60113 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 60114 vga.ball_pos_v[2]
.sym 60116 vga.ball_pos_v[7]
.sym 60118 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60120 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60122 vga.ball_pos_v[8]
.sym 60125 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60126 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60128 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 60129 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 60130 vga.ball_angle[3]
.sym 60131 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 60134 vga.ball_pos_v[7]
.sym 60135 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 60136 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 60137 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60140 vga.ball_angle[3]
.sym 60142 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 60146 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 60147 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60148 vga.ball_pos_v[2]
.sym 60149 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 60152 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 60153 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 60154 vga.ball_pos_v[8]
.sym 60155 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 60159 vga.ball_angle[3]
.sym 60160 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60161 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 60165 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60166 vga.ball_angle[3]
.sym 60170 vga.ball_angle[3]
.sym 60171 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60172 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60173 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 60174 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 60175 P1B9$SB_IO_OUT_$glb_clk
.sym 60176 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 60178 vga.ball_ratio[1]
.sym 60179 vga.ball_ratio[2]
.sym 60180 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 60181 vga.ball_ratio_SB_DFFESR_Q_E
.sym 60182 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 60183 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 60184 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60189 P2_7$SB_IO_IN
.sym 60208 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60219 vga.ball_angle[1]
.sym 60220 vga.ball_angle[2]
.sym 60229 vga.ball_angle_SB_DFFESS_Q_E
.sym 60231 $PACKER_VCC_NET
.sym 60240 vga.ball_angle[0]
.sym 60248 vga.ball_angle[0]
.sym 60250 $nextpnr_ICESTORM_LC_79$O
.sym 60252 vga.ball_angle[0]
.sym 60256 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 60258 $PACKER_VCC_NET
.sym 60259 vga.ball_angle[1]
.sym 60260 vga.ball_angle[0]
.sym 60262 $nextpnr_ICESTORM_LC_80$I3
.sym 60265 vga.ball_angle[2]
.sym 60266 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 60272 $nextpnr_ICESTORM_LC_80$I3
.sym 60290 vga.ball_angle[0]
.sym 60297 vga.ball_angle_SB_DFFESS_Q_E
.sym 60298 P1B9$SB_IO_OUT_$glb_clk
.sym 60299 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 60311 P2_7$SB_IO_IN
.sym 60321 vga.ball_angle[2]
.sym 60403 P2_10_SB_LUT4_I3_O[1]
.sym 60405 vga.interval_counter[0]
.sym 60443 vga.interval_counter[2]
.sym 60444 vga.interval_counter[3]
.sym 60445 vga.interval_counter[4]
.sym 60446 vga.interval_counter[5]
.sym 60447 vga.interval_counter[6]
.sym 60448 vga.interval_counter[7]
.sym 60451 vga.interval_counter[1]
.sym 60453 P2_9$SB_IO_IN
.sym 60455 vga.interval_counter[6]
.sym 60459 vga.interval_counter[1]
.sym 60462 vga.interval_counter[13]
.sym 60463 vga.interval_counter[0]
.sym 60464 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 60468 P2_9_SB_LUT4_I1_O[0]
.sym 60471 vga.interval_counter[14]
.sym 60475 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 60477 vga.interval_counter[14]
.sym 60480 vga.interval_counter[14]
.sym 60481 vga.interval_counter[6]
.sym 60482 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 60483 vga.interval_counter[2]
.sym 60486 vga.interval_counter[0]
.sym 60488 vga.interval_counter[1]
.sym 60492 vga.interval_counter[1]
.sym 60493 vga.interval_counter[0]
.sym 60494 vga.interval_counter[5]
.sym 60495 vga.interval_counter[4]
.sym 60498 vga.interval_counter[6]
.sym 60501 vga.interval_counter[7]
.sym 60504 vga.interval_counter[1]
.sym 60505 vga.interval_counter[2]
.sym 60506 vga.interval_counter[3]
.sym 60507 vga.interval_counter[0]
.sym 60510 vga.interval_counter[2]
.sym 60511 vga.interval_counter[6]
.sym 60512 P2_9_SB_LUT4_I1_O[0]
.sym 60513 P2_9$SB_IO_IN
.sym 60516 vga.interval_counter[13]
.sym 60517 vga.interval_counter[1]
.sym 60518 vga.interval_counter[3]
.sym 60519 vga.interval_counter[0]
.sym 60521 P1B9$SB_IO_OUT_$glb_clk
.sym 60522 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 60527 P2_9_SB_LUT4_I3_O[3]
.sym 60528 P2_9_SB_LUT4_I2_O[3]
.sym 60530 P2_9_SB_LUT4_I2_O[0]
.sym 60531 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 60532 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 60533 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 60534 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 60545 P2_9$SB_IO_IN
.sym 60572 P2_9_SB_LUT4_I1_O[0]
.sym 60587 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 60589 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 60604 P2_9_SB_LUT4_I3_O[1]
.sym 60605 P2_9_SB_LUT4_I1_O[1]
.sym 60606 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 60608 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60609 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 60610 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 60611 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 60612 vga.interval_counter[8]
.sym 60613 P2_9_SB_LUT4_I1_O[1]
.sym 60614 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 60615 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 60616 P2_9_SB_LUT4_I1_O[2]
.sym 60617 vga.interval_counter[13]
.sym 60618 P2_9_SB_LUT4_I1_O[3]
.sym 60619 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 60621 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 60623 vga.interval_counter[3]
.sym 60625 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 60626 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 60627 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 60628 vga.interval_counter[16]
.sym 60629 P2_9_SB_LUT4_I1_O[0]
.sym 60631 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 60632 vga.interval_counter[4]
.sym 60633 vga.interval_counter[5]
.sym 60635 vga.interval_counter[7]
.sym 60637 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 60638 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 60639 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60640 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 60643 vga.interval_counter[4]
.sym 60644 P2_9_SB_LUT4_I3_O[1]
.sym 60645 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 60646 vga.interval_counter[5]
.sym 60649 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 60650 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 60651 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 60652 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 60655 P2_9_SB_LUT4_I1_O[2]
.sym 60656 P2_9_SB_LUT4_I1_O[0]
.sym 60657 P2_9_SB_LUT4_I1_O[3]
.sym 60658 P2_9_SB_LUT4_I1_O[1]
.sym 60661 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 60662 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 60663 vga.interval_counter[7]
.sym 60664 vga.interval_counter[3]
.sym 60667 vga.interval_counter[4]
.sym 60668 vga.interval_counter[7]
.sym 60669 vga.interval_counter[16]
.sym 60670 vga.interval_counter[5]
.sym 60673 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60674 P2_9_SB_LUT4_I1_O[1]
.sym 60675 vga.interval_counter[13]
.sym 60676 vga.interval_counter[8]
.sym 60679 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 60680 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 60681 P2_9_SB_LUT4_I1_O[2]
.sym 60682 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 60703 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60706 P2_9$SB_IO_IN
.sym 60727 vga.interval_counter[16]
.sym 60730 vga.interval_counter[19]
.sym 60736 P2_9$SB_IO_IN
.sym 60737 vga.interval_counter[18]
.sym 60738 vga.interval_counter[19]
.sym 60745 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 60746 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 60751 vga.interval_counter[8]
.sym 60760 vga.interval_counter[16]
.sym 60761 vga.interval_counter[19]
.sym 60763 vga.interval_counter[18]
.sym 60790 vga.interval_counter[18]
.sym 60791 vga.interval_counter[19]
.sym 60792 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 60793 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 60796 P2_9$SB_IO_IN
.sym 60797 vga.interval_counter[8]
.sym 60798 vga.interval_counter[16]
.sym 60832 P2_9$SB_IO_IN
.sym 62534 vga.right_down_1d
.sym 62578 P2_3$SB_IO_IN
.sym 62583 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 62643 P2_3$SB_IO_IN
.sym 62651 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 62652 P1B9$SB_IO_OUT_$glb_clk
.sym 62656 vga.right_down_pressed
.sym 62705 P2_3$SB_IO_IN
.sym 62709 vga.right_up_1d
.sym 62715 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62746 vga.right_up_1d
.sym 62748 P2_3$SB_IO_IN
.sym 62775 P1B9$SB_IO_OUT_$glb_clk
.sym 62776 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62780 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62793 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 62801 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 62804 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 62910 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 62926 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62927 vga.paddle_l_pos_v[7]
.sym 62957 vga.paddle_r_pos_v[4]
.sym 62959 vga.paddle_r_pos_v[5]
.sym 62960 $PACKER_VCC_NET
.sym 62961 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 62963 vga.paddle_r_pos_v[6]
.sym 62967 vga.paddle_r_pos_v[3]
.sym 62969 vga.paddle_r_pos_v[8]
.sym 62971 vga.paddle_r_pos_v[7]
.sym 62973 $nextpnr_ICESTORM_LC_21$O
.sym 62976 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 62979 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 62982 vga.paddle_r_pos_v[3]
.sym 62985 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 62987 $PACKER_VCC_NET
.sym 62988 vga.paddle_r_pos_v[4]
.sym 62991 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 62993 vga.paddle_r_pos_v[5]
.sym 62994 $PACKER_VCC_NET
.sym 62997 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 63000 vga.paddle_r_pos_v[6]
.sym 63003 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 63006 vga.paddle_r_pos_v[7]
.sym 63009 $nextpnr_ICESTORM_LC_22$I3
.sym 63011 vga.paddle_r_pos_v[8]
.sym 63019 $nextpnr_ICESTORM_LC_22$I3
.sym 63157 vga.ball_ratio_SB_DFFESR_Q_E
.sym 63176 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63187 vga.paddle_l_pos_v[3]
.sym 63188 vga.paddle_l_pos_v[6]
.sym 63189 $PACKER_VCC_NET
.sym 63190 $PACKER_VCC_NET
.sym 63191 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63194 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63196 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63197 vga.paddle_l_pos_v[7]
.sym 63198 vga.paddle_l_pos_v[5]
.sym 63209 vga.paddle_l_pos_v[4]
.sym 63219 $nextpnr_ICESTORM_LC_70$O
.sym 63222 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63225 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63227 $PACKER_VCC_NET
.sym 63228 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63229 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63231 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63233 $PACKER_VCC_NET
.sym 63234 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63235 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63237 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63239 vga.paddle_l_pos_v[3]
.sym 63240 $PACKER_VCC_NET
.sym 63241 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63243 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63245 $PACKER_VCC_NET
.sym 63246 vga.paddle_l_pos_v[4]
.sym 63247 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63249 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63251 vga.paddle_l_pos_v[5]
.sym 63252 $PACKER_VCC_NET
.sym 63253 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63255 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63257 vga.paddle_l_pos_v[6]
.sym 63258 $PACKER_VCC_NET
.sym 63259 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63261 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63263 $PACKER_VCC_NET
.sym 63264 vga.paddle_l_pos_v[7]
.sym 63265 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63281 vga.paddle_l_pos_v[3]
.sym 63282 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63284 vga.paddle_l_pos_v[5]
.sym 63286 $PACKER_VCC_NET
.sym 63287 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63297 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63301 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63304 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63305 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63330 vga.paddle_l_pos_v[8]
.sym 63332 $PACKER_VCC_NET
.sym 63343 $PACKER_VCC_NET
.sym 63345 vga.paddle_l_pos_v[8]
.sym 63346 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63419 vga.paddle_l_pos_v[7]
.sym 63425 vga.paddle_l_pos_v[8]
.sym 63426 vga.ball_pos_v[5]
.sym 63442 vga.ball_pos_v[2]
.sym 63452 $PACKER_VCC_NET
.sym 63453 vga.ball_pos_v[4]
.sym 63454 vga.ball_pos_v[3]
.sym 63456 vga.ball_pos_v[7]
.sym 63457 vga.ball_pos_v[6]
.sym 63459 vga.ball_pos_v[5]
.sym 63460 $PACKER_VCC_NET
.sym 63462 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63464 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63465 $nextpnr_ICESTORM_LC_81$O
.sym 63468 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63471 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63473 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63474 $PACKER_VCC_NET
.sym 63475 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63477 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63479 $PACKER_VCC_NET
.sym 63480 vga.ball_pos_v[2]
.sym 63481 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63483 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 63485 $PACKER_VCC_NET
.sym 63486 vga.ball_pos_v[3]
.sym 63487 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63489 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 63491 $PACKER_VCC_NET
.sym 63492 vga.ball_pos_v[4]
.sym 63493 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 63495 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 63497 $PACKER_VCC_NET
.sym 63498 vga.ball_pos_v[5]
.sym 63499 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 63501 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 63503 vga.ball_pos_v[6]
.sym 63504 $PACKER_VCC_NET
.sym 63505 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 63507 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63509 $PACKER_VCC_NET
.sym 63510 vga.ball_pos_v[7]
.sym 63511 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 63519 vga.left_down_pressed
.sym 63522 vga.left_up_pressed
.sym 63531 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 63539 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63541 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 63542 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 63550 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63551 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63556 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63558 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63561 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 63562 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63564 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63566 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63567 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 63570 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 63573 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63574 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63575 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63576 vga.ball_angle[3]
.sym 63579 vga.left_up_pressed
.sym 63581 P2_10_SB_LUT4_I3_O[3]
.sym 63583 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63584 vga.left_down_pressed
.sym 63585 vga.ball_pos_v[8]
.sym 63586 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 63589 vga.ball_angle[3]
.sym 63590 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63591 vga.ball_pos_v[8]
.sym 63592 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63595 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 63596 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63598 vga.ball_angle[3]
.sym 63601 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63602 vga.left_down_pressed
.sym 63603 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63604 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63607 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 63608 P2_10_SB_LUT4_I3_O[3]
.sym 63609 vga.left_up_pressed
.sym 63613 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63614 vga.left_down_pressed
.sym 63615 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 63619 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63620 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63622 vga.ball_angle[3]
.sym 63625 vga.ball_angle[3]
.sym 63626 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 63627 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63631 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63632 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63633 vga.left_down_pressed
.sym 63634 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63635 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63636 P1B9$SB_IO_OUT_$glb_clk
.sym 63637 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 63638 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 63642 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 63644 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63650 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63654 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63655 P2_2$SB_IO_IN
.sym 63664 vga.ball_pos_v[5]
.sym 63667 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63669 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63671 vga.ball_pos_v[6]
.sym 63680 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63682 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63683 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63684 vga.ball_pos_v[5]
.sym 63685 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63687 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63688 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63690 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63691 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63692 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63693 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63697 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 63698 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63699 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 63700 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63701 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 63702 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 63704 vga.ball_angle[3]
.sym 63706 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63709 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 63710 vga.ball_pos_v[6]
.sym 63712 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63713 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 63714 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63715 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63718 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63719 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63720 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63721 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63724 vga.ball_pos_v[6]
.sym 63725 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63726 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 63727 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63730 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63731 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63732 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63733 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63736 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 63737 vga.ball_pos_v[5]
.sym 63738 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63739 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63743 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 63745 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 63749 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 63750 vga.ball_angle[3]
.sym 63751 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63758 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 63759 P1B9$SB_IO_OUT_$glb_clk
.sym 63760 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 63777 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63781 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63791 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63793 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63794 vga.ball_ratio[0]
.sym 63807 vga.ball_pos_v[5]
.sym 63809 vga.ball_pos_v[2]
.sym 63818 vga.ball_pos_v[3]
.sym 63820 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63825 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63828 vga.ball_pos_v[7]
.sym 63831 vga.ball_pos_v[6]
.sym 63832 vga.ball_pos_v[4]
.sym 63834 $nextpnr_ICESTORM_LC_39$O
.sym 63836 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63840 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63842 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63846 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63848 vga.ball_pos_v[2]
.sym 63850 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63852 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63854 vga.ball_pos_v[3]
.sym 63856 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63858 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63860 vga.ball_pos_v[4]
.sym 63862 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63864 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63867 vga.ball_pos_v[5]
.sym 63868 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63870 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63873 vga.ball_pos_v[6]
.sym 63874 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63876 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63879 vga.ball_pos_v[7]
.sym 63880 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63920 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63926 vga.ball_pos_v[8]
.sym 63927 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63929 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63932 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 63933 vga.ball_angle[3]
.sym 63935 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63936 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 63938 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63939 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63940 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63943 vga.ball_ratio[0]
.sym 63945 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63949 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63952 vga.ball_ratio_SB_DFFESR_Q_E
.sym 63955 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 63959 vga.ball_pos_v[8]
.sym 63961 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63964 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63965 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63966 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63967 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63970 vga.ball_ratio[0]
.sym 63972 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 63982 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63983 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 63985 vga.ball_angle[3]
.sym 63994 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63995 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 63996 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 63997 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 64000 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 64001 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 64002 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 64003 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 64004 vga.ball_ratio_SB_DFFESR_Q_E
.sym 64005 P1B9$SB_IO_OUT_$glb_clk
.sym 64006 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 64030 vga.ball_pos_v[8]
.sym 64036 P1B4$SB_IO_OUT
.sym 64039 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 64049 vga.ball_ratio[1]
.sym 64050 vga.ball_ratio_SB_DFFESR_Q_E
.sym 64054 vga.ball_angle[0]
.sym 64057 vga.ball_angle[1]
.sym 64058 vga.ball_ratio[0]
.sym 64062 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 64064 vga.ball_ratio[0]
.sym 64065 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 64066 vga.ball_ratio[2]
.sym 64067 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64069 vga.ball_angle[2]
.sym 64070 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 64077 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 64079 P2_10_SB_LUT4_I3_O[3]
.sym 64080 $nextpnr_ICESTORM_LC_76$O
.sym 64082 vga.ball_ratio[0]
.sym 64086 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 64087 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64089 vga.ball_ratio[1]
.sym 64090 vga.ball_ratio[0]
.sym 64093 vga.ball_ratio[2]
.sym 64094 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64096 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 64099 vga.ball_ratio[1]
.sym 64100 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 64102 vga.ball_angle[1]
.sym 64105 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 64106 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 64107 P2_10_SB_LUT4_I3_O[3]
.sym 64111 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 64112 vga.ball_angle[0]
.sym 64113 vga.ball_angle[2]
.sym 64114 vga.ball_angle[1]
.sym 64117 vga.ball_angle[0]
.sym 64118 vga.ball_angle[2]
.sym 64119 vga.ball_ratio[2]
.sym 64120 vga.ball_ratio[0]
.sym 64123 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64124 vga.ball_angle[1]
.sym 64125 vga.ball_angle[2]
.sym 64126 vga.ball_angle[0]
.sym 64127 vga.ball_ratio_SB_DFFESR_Q_E
.sym 64128 P1B9$SB_IO_OUT_$glb_clk
.sym 64129 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 64142 vga.ball_ratio_SB_DFFESR_Q_E
.sym 64164 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64198 $PACKER_GND_NET
.sym 64278 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 64281 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64284 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 64293 P2_10$SB_IO_IN
.sym 64302 vga.interval_counter[0]
.sym 64329 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64330 P2_10$SB_IO_IN
.sym 64331 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 64332 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 64342 vga.interval_counter[0]
.sym 64352 P1B9$SB_IO_OUT_$glb_clk
.sym 64353 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 64390 vga.interval_counter[8]
.sym 64435 P2_9_SB_LUT4_I2_O[1]
.sym 64436 P2_9_SB_LUT4_I1_O[0]
.sym 64437 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 64438 vga.interval_counter[8]
.sym 64439 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 64440 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 64441 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 64442 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 64443 P2_9_SB_LUT4_I3_O[3]
.sym 64446 P2_9$SB_IO_IN
.sym 64447 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 64448 vga.interval_counter[8]
.sym 64451 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 64453 vga.interval_counter[13]
.sym 64454 P2_9_SB_LUT4_I2_O[0]
.sym 64455 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64457 P2_9_SB_LUT4_I3_O[2]
.sym 64459 P2_9_SB_LUT4_I3_O[1]
.sym 64460 P2_9_SB_LUT4_I2_O[3]
.sym 64461 P2_9_SB_LUT4_I1_O[1]
.sym 64462 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64463 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64468 vga.interval_counter[13]
.sym 64469 P2_9_SB_LUT4_I1_O[1]
.sym 64470 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 64471 vga.interval_counter[8]
.sym 64474 P2_9_SB_LUT4_I1_O[1]
.sym 64475 P2_9$SB_IO_IN
.sym 64476 P2_9_SB_LUT4_I1_O[0]
.sym 64477 vga.interval_counter[8]
.sym 64486 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 64487 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64488 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 64489 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64492 P2_9_SB_LUT4_I2_O[3]
.sym 64493 P2_9_SB_LUT4_I1_O[1]
.sym 64494 P2_9_SB_LUT4_I2_O[1]
.sym 64495 P2_9_SB_LUT4_I2_O[0]
.sym 64498 P2_9_SB_LUT4_I3_O[1]
.sym 64499 P2_9_SB_LUT4_I3_O[2]
.sym 64500 P2_9_SB_LUT4_I3_O[3]
.sym 64501 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 64504 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64505 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 64506 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 64507 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64511 vga.interval_counter[13]
.sym 64513 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 64532 vga.interval_counter[8]
.sym 64666 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 65039 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 65163 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 65536 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 65651 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66028 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66151 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66392 P2_4$SB_IO_IN
.sym 66418 P2_4$SB_IO_IN
.sym 66421 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66455 P2_4$SB_IO_IN
.sym 66482 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66483 P1B9$SB_IO_OUT_$glb_clk
.sym 66520 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66537 vga.right_down_1d
.sym 66552 P2_4$SB_IO_IN
.sym 66555 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 66572 P2_4$SB_IO_IN
.sym 66573 vga.right_down_1d
.sym 66606 P1B9$SB_IO_OUT_$glb_clk
.sym 66607 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 66643 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66680 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66701 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 66758 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67135 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 67256 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67347 vga.left_down_1d
.sym 67350 vga.left_up_1d
.sym 67401 P2_2$SB_IO_IN
.sym 67404 P2_1$SB_IO_IN
.sym 67407 vga.left_up_1d
.sym 67412 vga.left_down_1d
.sym 67416 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67444 vga.left_down_1d
.sym 67445 P2_2$SB_IO_IN
.sym 67464 P2_1$SB_IO_IN
.sym 67465 vga.left_up_1d
.sym 67467 P1B9$SB_IO_OUT_$glb_clk
.sym 67468 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67482 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67513 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 67514 vga.left_down_pressed
.sym 67516 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67517 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67522 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 67526 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 67528 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67536 $PACKER_VCC_NET
.sym 67545 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67546 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 67568 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 67569 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67570 $PACKER_VCC_NET
.sym 67579 vga.left_down_pressed
.sym 67580 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67581 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 67582 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 67589 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67590 P1B9$SB_IO_OUT_$glb_clk
.sym 67591 P2_10_SB_LUT4_I3_O[3]_$glb_sr
.sym 67745 $PACKER_VCC_NET
.sym 67994 P1B9$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68016 P1B4$SB_IO_OUT
.sym 68020 $PACKER_VCC_NET
.sym 68028 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 68217 P2_3$SB_IO_IN
.sym 68234 P2_3$SB_IO_IN
.sym 68495 P2_3$SB_IO_IN
.sym 68619 P2_3$SB_IO_IN
.sym 68992 P2_3$SB_IO_IN
.sym 69112 P2_3$SB_IO_IN
.sym 69485 P2_3$SB_IO_IN
.sym 69609 P2_3$SB_IO_IN
.sym 69982 P2_3$SB_IO_IN
.sym 70083 P2_4$SB_IO_IN
.sym 70097 P2_3$SB_IO_IN
.sym 70947 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71079 P2_1$SB_IO_IN
.sym 71220 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 71239 P2_1$SB_IO_IN
.sym 71245 P2_2$SB_IO_IN
.sym 71260 P2_2$SB_IO_IN
.sym 71278 P2_1$SB_IO_IN
.sym 71297 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 71298 P1B9$SB_IO_OUT_$glb_clk
.sym 71447 P2_1$SB_IO_IN
.sym 71575 P2_1$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71813 P2_7$SB_IO_IN
.sym 71831 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71857 pll_PLL$nextnr_LOCK_lut_through_net
.sym 72018 P2_9$SB_IO_IN
.sym 72043 P2_10$SB_IO_IN
.sym 72048 P2_9$SB_IO_IN
.sym 72065 P2_9$SB_IO_IN
.sym 72078 P2_9$SB_IO_IN
.sym 75286 P2_2$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75655 P2_1$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 78855 P2_2$SB_IO_IN
.sym 79049 P2_4$SB_IO_IN
.sym 79114 P2_4$SB_IO_IN
.sym 79607 P2_4$SB_IO_IN
.sym 80095 P2_4$SB_IO_IN
.sym 80587 P2_4$SB_IO_IN
.sym 82880 P2_10$SB_IO_IN
.sym 82940 P2_10$SB_IO_IN
.sym 103966 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 103967 $PACKER_VCC_NET
.sym 103968 vga.ball_pos_h[0]
.sym 103970 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 103971 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 103972 vga.ball_pos_h[0]
.sym 103974 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 103975 vga.ball_pos_h[1]
.sym 103978 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 103979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 103980 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 103982 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 103983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 103984 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 103986 vga.count_h[4]
.sym 103987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 103988 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 103990 vga.count_h[5]
.sym 103991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 103992 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 103994 vga.count_h[6]
.sym 103995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 103996 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 103998 vga.count_h[7]
.sym 103999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 104000 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 104002 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 104004 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 104006 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 104008 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 104011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104075 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104079 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104083 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104095 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104100 $nextpnr_ICESTORM_LC_57$I3
.sym 104130 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104134 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104135 $PACKER_VCC_NET
.sym 104138 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104139 $PACKER_VCC_NET
.sym 104142 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 104143 $PACKER_VCC_NET
.sym 104146 vga.count_h[4]
.sym 104150 vga.count_h[5]
.sym 104154 vga.count_h[6]
.sym 104158 vga.count_h[7]
.sym 104159 $PACKER_VCC_NET
.sym 104162 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104163 $PACKER_VCC_NET
.sym 104166 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104172 $nextpnr_ICESTORM_LC_36$I3
.sym 104194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104197 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104199 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104200 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104201 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104203 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104204 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 104205 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104207 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 104208 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 104209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104211 vga.count_h[4]
.sym 104212 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 104213 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104215 vga.count_h[5]
.sym 104216 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 104217 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104219 vga.count_h[6]
.sym 104220 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 104221 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104223 vga.count_h[7]
.sym 104224 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 104225 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104227 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104228 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 104229 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104231 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104232 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 104238 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104239 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104240 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104244 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104245 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 104246 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104247 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104248 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104258 vga.count_h[4]
.sym 104262 vga.count_h[5]
.sym 104263 $PACKER_VCC_NET
.sym 104266 vga.count_h[6]
.sym 104267 $PACKER_VCC_NET
.sym 104270 vga.count_h[7]
.sym 104274 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104275 $PACKER_VCC_NET
.sym 104278 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104282 $PACKER_VCC_NET
.sym 104284 $nextpnr_ICESTORM_LC_38$I3
.sym 104288 $nextpnr_ICESTORM_LC_38$COUT
.sym 104290 vga.count_h[7]
.sym 104294 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104295 $PACKER_VCC_NET
.sym 104298 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104302 $PACKER_VCC_NET
.sym 104304 $nextpnr_ICESTORM_LC_34$I3
.sym 104307 P2_10_SB_LUT4_I3_O[3]
.sym 104308 $nextpnr_ICESTORM_LC_34$COUT
.sym 104309 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 104310 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104311 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104312 P2_10_SB_LUT4_I3_O[3]
.sym 104314 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 104315 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104316 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104318 P2_10_SB_LUT4_I3_O[3]
.sym 104319 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104320 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104336 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104348 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 104349 rst_SB_DFF_Q_D[0]
.sym 104898 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104899 vga.ball_pos_h[0]
.sym 104902 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104903 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 104906 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104907 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 104910 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 104911 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 104914 vga.count_h[4]
.sym 104915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 104918 vga.count_h[5]
.sym 104919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 104922 vga.count_h[6]
.sym 104923 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 104926 vga.count_h[7]
.sym 104927 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 104930 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104931 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 104934 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104935 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 104939 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 104943 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104951 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104955 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104967 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 104999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105025 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105026 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 105027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 105028 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105031 vga.ball_pos_h[1]
.sym 105032 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105045 vga.count_h[7]
.sym 105046 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 105047 vga.ball_pos_h[0]
.sym 105048 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 105058 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 105062 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105066 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105070 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 105071 $PACKER_VCC_NET
.sym 105074 vga.count_h[4]
.sym 105078 vga.count_h[5]
.sym 105082 vga.count_h[6]
.sym 105086 vga.count_h[7]
.sym 105087 $PACKER_VCC_NET
.sym 105090 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105091 $PACKER_VCC_NET
.sym 105094 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105097 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105098 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 105099 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 105100 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 105101 vga.count_h[7]
.sym 105102 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105103 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 105104 vga.count_h[6]
.sym 105106 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105107 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 105108 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105122 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105126 $PACKER_VCC_NET
.sym 105127 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105130 $PACKER_VCC_NET
.sym 105131 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105134 $PACKER_VCC_NET
.sym 105135 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 105139 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105143 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105147 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105150 $PACKER_VCC_NET
.sym 105151 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 105155 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105157 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 105158 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 105159 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 105160 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 105161 vga.count_h[5]
.sym 105162 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105163 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 105164 vga.count_h[4]
.sym 105165 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105166 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105167 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105168 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 105171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105172 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 105173 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 105174 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 105176 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105177 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105178 vga.count_h[4]
.sym 105179 vga.count_h[5]
.sym 105180 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105181 vga.count_h[7]
.sym 105182 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105183 vga.count_h[6]
.sym 105184 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105186 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105191 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 105194 $PACKER_VCC_NET
.sym 105195 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105196 vga.count_h[5]
.sym 105199 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105203 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105206 $PACKER_VCC_NET
.sym 105207 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 105211 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105213 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 105214 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 105215 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105216 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105218 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 105223 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105226 $PACKER_VCC_NET
.sym 105227 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105231 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105234 $PACKER_VCC_NET
.sym 105235 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 105239 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105241 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105242 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105244 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[5]
.sym 105247 vga.count_h[4]
.sym 105248 vga.count_h[5]
.sym 105250 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105254 rst_counter[8]
.sym 105255 $PACKER_VCC_NET
.sym 105256 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105258 rst_counter[7]
.sym 105259 $PACKER_VCC_NET
.sym 105260 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 105262 rst_counter[6]
.sym 105263 $PACKER_VCC_NET
.sym 105264 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 105266 rst_counter[5]
.sym 105267 $PACKER_VCC_NET
.sym 105268 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 105270 rst_counter[4]
.sym 105271 $PACKER_VCC_NET
.sym 105272 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 105274 rst_counter[3]
.sym 105275 $PACKER_VCC_NET
.sym 105276 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 105278 rst_counter[2]
.sym 105279 $PACKER_VCC_NET
.sym 105280 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 105282 rst_counter[1]
.sym 105283 $PACKER_VCC_NET
.sym 105284 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 105285 rst_counter_SB_LUT4_O_I3[3]
.sym 105287 $PACKER_VCC_NET
.sym 105288 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 105289 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105293 rst_counter_SB_LUT4_O_I3[0]
.sym 105294 rst_counter_SB_LUT4_O_I3[1]
.sym 105295 rst_counter_SB_LUT4_O_I3[2]
.sym 105296 rst_counter_SB_LUT4_O_I3[3]
.sym 105300 rst_counter_SB_LUT4_O_6_I3[1]
.sym 105301 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 105302 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 105303 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105304 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 105308 rst_counter_SB_LUT4_O_I3[0]
.sym 105312 rst_counter_SB_LUT4_O_I3[2]
.sym 105831 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 105832 vga.ball_motion_l
.sym 105858 vga.ball_pos_h[0]
.sym 105862 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 105863 $PACKER_VCC_NET
.sym 105864 vga.ball_pos_h[1]
.sym 105866 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 105867 $PACKER_VCC_NET
.sym 105868 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 105870 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 105871 $PACKER_VCC_NET
.sym 105872 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 105874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 105875 $PACKER_VCC_NET
.sym 105876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 105878 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 105879 $PACKER_VCC_NET
.sym 105880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 105882 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 105883 $PACKER_VCC_NET
.sym 105884 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 105886 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 105887 $PACKER_VCC_NET
.sym 105888 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 105890 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 105891 $PACKER_VCC_NET
.sym 105892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 105894 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 105895 $PACKER_VCC_NET
.sym 105896 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 105898 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 105899 $PACKER_VCC_NET
.sym 105900 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 105904 $nextpnr_ICESTORM_LC_61$I3
.sym 105905 vga.ball_pos_h[8]
.sym 105906 vga.ball_pos_h[4]
.sym 105907 vga.ball_pos_h[5]
.sym 105908 vga.ball_pos_h[6]
.sym 105909 vga.ball_pos_h[1]
.sym 105910 vga.ball_pos_h[2]
.sym 105911 vga.ball_pos_h[3]
.sym 105912 vga.ball_pos_h[9]
.sym 105913 vga.count_h[4]
.sym 105914 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 105915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 105916 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105917 vga.ball_pos_h[0]
.sym 105918 vga.ball_pos_h[7]
.sym 105919 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 105920 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 105922 vga.ball_pos_h[1]
.sym 105926 vga.ball_pos_h[2]
.sym 105927 $PACKER_VCC_NET
.sym 105930 vga.ball_pos_h[3]
.sym 105931 $PACKER_VCC_NET
.sym 105932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105934 vga.ball_pos_h[4]
.sym 105935 $PACKER_VCC_NET
.sym 105936 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 105938 vga.ball_pos_h[5]
.sym 105939 $PACKER_VCC_NET
.sym 105940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 105942 vga.ball_pos_h[6]
.sym 105943 $PACKER_VCC_NET
.sym 105944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 105946 vga.ball_pos_h[7]
.sym 105947 $PACKER_VCC_NET
.sym 105948 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 105950 vga.ball_pos_h[8]
.sym 105951 $PACKER_VCC_NET
.sym 105952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 105954 vga.ball_pos_h[9]
.sym 105955 $PACKER_VCC_NET
.sym 105956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 105958 $PACKER_VCC_NET
.sym 105960 $nextpnr_ICESTORM_LC_65$I3
.sym 105961 vga.count_h[5]
.sym 105962 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 105963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 105964 $nextpnr_ICESTORM_LC_65$COUT
.sym 105965 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 105966 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 105967 vga.count_h[6]
.sym 105968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 105969 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105970 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 105971 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105972 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 105978 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 105979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105980 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 105982 vga.ball_pos_h[2]
.sym 105983 $PACKER_VCC_NET
.sym 105984 vga.ball_pos_h[1]
.sym 106018 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106023 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106027 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106030 $PACKER_VCC_NET
.sym 106031 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106034 $PACKER_VCC_NET
.sym 106035 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106037 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106038 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106039 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106040 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106050 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106055 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106058 $PACKER_VCC_NET
.sym 106059 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106062 $PACKER_VCC_NET
.sym 106063 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 106067 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106070 $PACKER_VCC_NET
.sym 106071 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106075 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106078 $PACKER_VCC_NET
.sym 106079 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106083 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106086 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106087 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 106088 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 106096 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106097 vga.count_h[5]
.sym 106098 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106099 vga.count_h[4]
.sym 106100 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 106102 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106103 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106104 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 106109 vga.count_h[7]
.sym 106110 vga.count_h[5]
.sym 106111 vga.count_h[6]
.sym 106112 vga.count_h[4]
.sym 106114 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106118 $PACKER_VCC_NET
.sym 106119 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106120 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106122 $PACKER_VCC_NET
.sym 106123 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106124 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 106127 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 106128 vga.count_h[4]
.sym 106130 $PACKER_VCC_NET
.sym 106131 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106134 $PACKER_VCC_NET
.sym 106135 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106136 vga.count_h[6]
.sym 106139 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106140 vga.count_h[7]
.sym 106142 $PACKER_VCC_NET
.sym 106143 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106144 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106147 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106148 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106150 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 106151 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106152 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 106154 vga.count_h[7]
.sym 106155 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 106156 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106158 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 106159 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106160 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106163 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 106164 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 106165 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 106166 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 106167 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106168 vga.count_h[6]
.sym 106170 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106172 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 106175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 106176 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 106178 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106183 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106187 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 106190 $PACKER_VCC_NET
.sym 106191 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106194 $PACKER_VCC_NET
.sym 106195 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106199 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106202 $PACKER_VCC_NET
.sym 106203 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106207 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106210 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]
.sym 106211 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 106212 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O[2]
.sym 106216 rst_counter_SB_LUT4_O_6_I3[2]
.sym 106217 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106218 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 106219 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 106220 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106224 rst_counter_SB_LUT4_O_6_I3[0]
.sym 106226 vga.count_h[7]
.sym 106227 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 106228 vga.count_h[6]
.sym 106232 rst_counter_SB_LUT4_O_6_I3[3]
.sym 106236 rst_counter_SB_LUT4_O_I3[1]
.sym 106237 rst_counter_SB_LUT4_O_6_I3[0]
.sym 106238 rst_counter_SB_LUT4_O_6_I3[1]
.sym 106239 rst_counter_SB_LUT4_O_6_I3[2]
.sym 106240 rst_counter_SB_LUT4_O_6_I3[3]
.sym 106242 vga.count_h[4]
.sym 106246 vga.count_h[5]
.sym 106250 vga.count_h[6]
.sym 106254 vga.count_h[7]
.sym 106258 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106259 $PACKER_VCC_NET
.sym 106262 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106266 $PACKER_VCC_NET
.sym 106268 $nextpnr_ICESTORM_LC_31$I3
.sym 106271 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 106272 $nextpnr_ICESTORM_LC_31$COUT
.sym 106786 vga.ball_pos_h[1]
.sym 106791 vga.ball_pos_h[2]
.sym 106792 vga.ball_pos_h[1]
.sym 106795 vga.ball_pos_h[3]
.sym 106796 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 106799 vga.ball_pos_h[4]
.sym 106800 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 106803 vga.ball_pos_h[5]
.sym 106804 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 106807 vga.ball_pos_h[6]
.sym 106808 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 106811 vga.ball_pos_h[7]
.sym 106812 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 106815 vga.ball_pos_h[8]
.sym 106816 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 106819 vga.ball_pos_h[9]
.sym 106820 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 106824 $nextpnr_ICESTORM_LC_74$I3
.sym 106826 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106827 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106828 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 106830 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 106831 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106832 vga.ball_motion_l
.sym 106834 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106835 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 106836 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 106838 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 106839 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106840 vga.ball_motion_l
.sym 106841 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106842 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 106843 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106844 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 106846 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106847 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106848 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106850 vga.ball_pos_h[0]
.sym 106855 vga.ball_pos_h[1]
.sym 106856 vga.ball_pos_h[0]
.sym 106859 vga.ball_pos_h[2]
.sym 106860 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 106863 vga.ball_pos_h[3]
.sym 106864 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 106867 vga.ball_pos_h[4]
.sym 106868 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 106871 vga.ball_pos_h[5]
.sym 106872 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 106875 vga.ball_pos_h[6]
.sym 106876 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 106879 vga.ball_pos_h[7]
.sym 106880 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 106883 vga.ball_pos_h[8]
.sym 106884 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 106885 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106886 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 106887 vga.ball_pos_h[9]
.sym 106888 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106890 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106891 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 106892 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 106893 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106894 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 106895 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106896 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 106898 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 106899 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106900 vga.ball_motion_l
.sym 106902 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106903 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106904 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106906 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 106907 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 106908 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 106910 vga.ball_pos_h[1]
.sym 106911 $PACKER_VCC_NET
.sym 106912 vga.ball_pos_h[0]
.sym 106914 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106918 $PACKER_VCC_NET
.sym 106919 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106922 $PACKER_VCC_NET
.sym 106923 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106927 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106931 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106935 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106938 $PACKER_VCC_NET
.sym 106939 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106943 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106947 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106949 vga.count_v[7]
.sym 106950 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 106951 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 106952 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 106978 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106982 $PACKER_VCC_NET
.sym 106983 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106986 $PACKER_VCC_NET
.sym 106987 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106990 $PACKER_VCC_NET
.sym 106991 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 106994 $PACKER_VCC_NET
.sym 106995 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106999 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107003 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107006 $PACKER_VCC_NET
.sym 107007 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107011 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107016 $nextpnr_ICESTORM_LC_45$I3
.sym 107042 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107047 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107050 $PACKER_VCC_NET
.sym 107051 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107055 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 107059 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107063 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107067 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107071 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107075 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107077 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107078 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107079 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107080 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107082 vga.count_h[7]
.sym 107083 vga.count_h[6]
.sym 107084 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 107087 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107088 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 107090 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107091 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 107092 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 107093 vga.count_h[7]
.sym 107094 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107095 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107096 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 107101 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 107102 vga.count_h[6]
.sym 107103 vga.count_h[4]
.sym 107104 vga.count_h[5]
.sym 107106 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107111 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107114 $PACKER_VCC_NET
.sym 107115 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 107119 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107123 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107127 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107130 $PACKER_VCC_NET
.sym 107131 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107135 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107140 $nextpnr_ICESTORM_LC_19$I3
.sym 107149 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107150 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 107151 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 107152 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 107154 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 107155 vga.count_h[4]
.sym 107156 vga.count_h[5]
.sym 107159 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 107160 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107161 vga.count_h[7]
.sym 107162 vga.count_h[4]
.sym 107163 vga.count_h[5]
.sym 107164 vga.count_h[6]
.sym 107170 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 107175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107179 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107183 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107187 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107191 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107193 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107194 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 107195 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 107196 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 107197 vga.count_h[7]
.sym 107198 vga.count_h[6]
.sym 107199 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 107200 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107220 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 107232 vga.hs_out
.sym 107746 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 107747 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107748 vga.ball_motion_l
.sym 107778 vga.ball_pos_h[0]
.sym 107782 vga.ball_pos_h[1]
.sym 107783 $PACKER_VCC_NET
.sym 107786 vga.ball_pos_h[2]
.sym 107787 $PACKER_VCC_NET
.sym 107788 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107790 vga.ball_pos_h[3]
.sym 107791 $PACKER_VCC_NET
.sym 107792 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107794 vga.ball_pos_h[4]
.sym 107795 $PACKER_VCC_NET
.sym 107796 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 107798 vga.ball_pos_h[5]
.sym 107799 $PACKER_VCC_NET
.sym 107800 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 107802 vga.ball_pos_h[6]
.sym 107803 $PACKER_VCC_NET
.sym 107804 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 107806 vga.ball_pos_h[7]
.sym 107807 $PACKER_VCC_NET
.sym 107808 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 107810 vga.ball_pos_h[8]
.sym 107811 $PACKER_VCC_NET
.sym 107812 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 107813 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107814 vga.ball_pos_h[9]
.sym 107815 vga.ball_motion_l
.sym 107816 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 107818 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 107819 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107820 vga.ball_motion_l
.sym 107823 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107824 vga.ball_motion_l
.sym 107826 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 107827 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107828 vga.ball_motion_l
.sym 107829 vga.ball_pos_h[8]
.sym 107830 vga.ball_pos_h[4]
.sym 107831 vga.ball_pos_h[5]
.sym 107832 vga.ball_pos_h[6]
.sym 107833 vga.ball_pos_h[9]
.sym 107834 vga.ball_pos_h[1]
.sym 107835 vga.ball_pos_h[2]
.sym 107836 vga.ball_pos_h[3]
.sym 107837 vga.ball_pos_h[0]
.sym 107838 vga.ball_pos_h[7]
.sym 107839 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107840 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107842 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107846 $PACKER_VCC_NET
.sym 107847 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107851 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107854 $PACKER_VCC_NET
.sym 107855 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107858 $PACKER_VCC_NET
.sym 107859 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107862 $PACKER_VCC_NET
.sym 107863 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107866 $PACKER_VCC_NET
.sym 107867 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107870 $PACKER_VCC_NET
.sym 107871 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107872 vga.count_v[7]
.sym 107874 $PACKER_VCC_NET
.sym 107875 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107876 vga.count_v[8]
.sym 107877 vga.count_v[2]
.sym 107878 vga.count_v[3]
.sym 107879 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107880 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107881 vga.count_v[8]
.sym 107882 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107883 vga.count_v[6]
.sym 107884 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 107886 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 107887 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 107888 vga.count_v[7]
.sym 107889 vga.count_v[4]
.sym 107890 vga.count_v[5]
.sym 107891 vga.count_v[6]
.sym 107892 vga.count_v[8]
.sym 107895 vga.count_v[0]
.sym 107896 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107897 vga.count_v[4]
.sym 107898 vga.count_v[5]
.sym 107899 vga.count_v[3]
.sym 107900 vga.count_v[2]
.sym 107904 vga.count_v[0]
.sym 107906 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107911 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107912 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107914 $PACKER_VCC_NET
.sym 107915 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107916 vga.count_v[2]
.sym 107919 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107920 vga.count_v[3]
.sym 107922 $PACKER_VCC_NET
.sym 107923 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107924 vga.count_v[4]
.sym 107927 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107928 vga.count_v[5]
.sym 107931 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107932 vga.count_v[6]
.sym 107935 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107939 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107941 vga.count_v[0]
.sym 107942 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 107943 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107944 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 107946 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107947 P2_10_SB_LUT4_I3_O[3]
.sym 107948 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107953 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107954 vga.count_v[8]
.sym 107955 vga.count_v[3]
.sym 107956 vga.count_v[2]
.sym 107958 P2_10_SB_LUT4_I3_O[3]
.sym 107959 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107960 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107961 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107966 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107967 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107968 P2_10_SB_LUT4_I3_O[3]
.sym 107970 vga.count_v[5]
.sym 107974 vga.count_v[6]
.sym 107978 vga.count_v[7]
.sym 107982 vga.count_v[8]
.sym 107986 $PACKER_VCC_NET
.sym 107988 $nextpnr_ICESTORM_LC_8$I3
.sym 107991 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107992 $nextpnr_ICESTORM_LC_8$COUT
.sym 107997 vga.count_v[5]
.sym 107998 vga.count_v[6]
.sym 107999 vga.count_v[7]
.sym 108000 vga.count_v[4]
.sym 108002 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108007 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108011 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 108015 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108018 $PACKER_VCC_NET
.sym 108019 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108023 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108026 $PACKER_VCC_NET
.sym 108027 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108031 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108034 vga.count_v[4]
.sym 108035 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 108036 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 108049 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 108063 vga.blank_h
.sym 108064 vga.blank_v
.sym 108066 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108071 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108075 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108078 $PACKER_VCC_NET
.sym 108079 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 108082 $PACKER_VCC_NET
.sym 108083 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108087 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108091 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108094 $PACKER_VCC_NET
.sym 108095 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108099 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108102 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 108103 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 108104 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 108109 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 108115 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 108116 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 108118 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108119 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 108120 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 108123 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 108124 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 108125 vga.count_h_paddle_r_SB_DFFSR_Q_D[0]
.sym 108126 vga.count_h_paddle_r_SB_DFFSR_Q_D[1]
.sym 108127 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 108128 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 108129 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 108130 vga.count_v_score_update_1
.sym 108131 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 108132 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 108135 vga.score_r[1]
.sym 108136 vga.score_r[0]
.sym 108137 vga.score_r[0]
.sym 108138 vga.score_r[1]
.sym 108139 vga.count_v_score_update_3_SB_LUT4_I1_O[2]
.sym 108140 vga.count_v_score_update_3_SB_LUT4_I1_O[0]
.sym 108141 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108142 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108143 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 108144 vga.count_v_score_update_0
.sym 108145 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 108146 vga.score_r[2]
.sym 108147 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 108148 vga.count_v_score_update_0
.sym 108149 vga.score_r[2]
.sym 108150 vga.score_r[1]
.sym 108151 vga.score_r[0]
.sym 108152 vga.count_v_score_update_1
.sym 108153 vga.score_r[2]
.sym 108154 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 108155 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 108156 vga.count_v_score_update_1
.sym 108802 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108806 vga.count_v[2]
.sym 108810 vga.count_v[3]
.sym 108811 $PACKER_VCC_NET
.sym 108814 vga.count_v[4]
.sym 108818 vga.count_v[5]
.sym 108822 vga.count_v[6]
.sym 108826 vga.count_v[7]
.sym 108830 vga.count_v[8]
.sym 108833 vga.count_v[3]
.sym 108834 vga.count_v[2]
.sym 108835 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 108836 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 108855 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 108856 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108866 vga.count_v[0]
.sym 108867 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108868 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 108870 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108871 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 108874 vga.count_v[2]
.sym 108875 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108876 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 108878 vga.count_v[3]
.sym 108879 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108880 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 108882 vga.count_v[4]
.sym 108883 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 108884 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 108886 vga.count_v[5]
.sym 108887 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 108888 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 108890 vga.count_v[6]
.sym 108891 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 108892 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 108894 vga.count_v[7]
.sym 108895 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 108896 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 108898 vga.count_v[8]
.sym 108899 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 108900 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 108903 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108907 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108911 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108915 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108919 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108923 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108927 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108931 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108935 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108939 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108943 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108947 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108951 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108955 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108959 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108963 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108967 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108971 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108975 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108979 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108983 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108987 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108991 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108994 vga.count_h_ball_SB_LUT4_I2_I1[0]
.sym 108995 vga.count_h_ball
.sym 108996 vga.count_h_ball_SB_LUT4_I2_I1[2]
.sym 108999 P2_10_SB_LUT4_I3_O[3]
.sym 109000 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109010 vga.count_v_score_update_2
.sym 109011 vga.count_v_score_update_1
.sym 109012 vga.count_v_score_update_0
.sym 109018 vga.count_v_score_update_4
.sym 109019 vga.count_v_score_update_3
.sym 109020 vga.count_v_score_update_4_SB_LUT4_I1_I3[2]
.sym 109021 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 109025 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 109039 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 109040 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 109057 vga.count_h_score_l_1_SB_DFFSR_Q_D[3]
.sym 109061 vga.count_h_score_r_2
.sym 109062 vga.score_r_pixels[0]
.sym 109063 vga.score_r_pixels[1]
.sym 109064 vga.count_h_score_r_1
.sym 109069 vga.count_h_score_l_2
.sym 109070 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 109071 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 109072 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 109074 vga.count_v_score_update_3
.sym 109075 vga.count_v_score_update_3_SB_LUT4_I1_I2[1]
.sym 109076 vga.count_v_score_update_2
.sym 109078 vga.score_r[1]
.sym 109079 vga.score_r[2]
.sym 109080 vga.score_r[0]
.sym 109083 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 109084 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 109085 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 109086 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 109087 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 109088 vga.count_h_score_r_0
.sym 109090 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109091 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 109092 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 109093 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 109094 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 109095 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 109096 vga.count_v_score_update_0
.sym 109097 vga.score_r[2]
.sym 109098 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109099 vga.count_v_score_update_3_SB_LUT4_I1_O[3]
.sym 109100 vga.count_v_score_update_1
.sym 109103 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 109104 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 109106 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 109107 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109108 vga.count_v_score_update_1
.sym 109110 vga.score_r[2]
.sym 109111 vga.score_r[1]
.sym 109112 vga.score_r[0]
.sym 109113 vga.score_r[2]
.sym 109114 vga.count_v_score_update_1
.sym 109115 vga.score_r[1]
.sym 109116 vga.score_r[0]
.sym 109117 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 109118 vga.count_v_score_update_0
.sym 109119 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 109120 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 109121 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 109122 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 109123 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109124 vga.count_v_score_update_1
.sym 109125 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 109126 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 109127 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109128 vga.count_v_score_update_0
.sym 109130 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 109131 vga.count_v_score_update_1
.sym 109132 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 109134 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 109135 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109136 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 109137 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 109138 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109139 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 109140 vga.count_v_score_update_2
.sym 109142 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 109143 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 109144 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109145 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 109146 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 109147 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 109148 vga.count_v_score_update_1
.sym 109149 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109150 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109151 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 109152 vga.count_v_score_update_0
.sym 109730 vga.count_v[0]
.sym 109734 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109735 $PACKER_VCC_NET
.sym 109738 vga.count_v[2]
.sym 109739 $PACKER_VCC_NET
.sym 109742 vga.count_v[3]
.sym 109746 vga.count_v[4]
.sym 109750 vga.count_v[5]
.sym 109754 vga.count_v[6]
.sym 109758 vga.count_v[7]
.sym 109762 vga.count_v[8]
.sym 109768 $nextpnr_ICESTORM_LC_56$I3
.sym 109794 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109798 vga.ball_pos_v[2]
.sym 109799 $PACKER_VCC_NET
.sym 109802 vga.ball_pos_v[3]
.sym 109803 $PACKER_VCC_NET
.sym 109804 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109806 vga.ball_pos_v[4]
.sym 109807 $PACKER_VCC_NET
.sym 109808 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109810 vga.ball_pos_v[5]
.sym 109811 $PACKER_VCC_NET
.sym 109812 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109814 vga.ball_pos_v[6]
.sym 109815 $PACKER_VCC_NET
.sym 109816 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109818 vga.ball_pos_v[7]
.sym 109819 $PACKER_VCC_NET
.sym 109820 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109822 vga.ball_pos_v[8]
.sym 109823 $PACKER_VCC_NET
.sym 109824 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 109826 $PACKER_VCC_NET
.sym 109828 $nextpnr_ICESTORM_LC_52$I3
.sym 109829 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109830 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109831 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109832 $nextpnr_ICESTORM_LC_52$COUT
.sym 109833 vga.count_v[4]
.sym 109834 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109835 vga.count_v[6]
.sym 109836 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109837 vga.count_v[5]
.sym 109838 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109839 vga.count_v[7]
.sym 109840 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109841 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109842 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 109843 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 109844 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109845 vga.count_v[2]
.sym 109846 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109847 vga.count_v[8]
.sym 109848 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109851 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2[10]
.sym 109852 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 109853 vga.count_v[3]
.sym 109854 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109855 vga.count_v[0]
.sym 109856 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109858 vga.count_v[0]
.sym 109859 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109862 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109863 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109866 vga.count_v[2]
.sym 109867 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 109870 vga.count_v[3]
.sym 109871 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 109874 vga.count_v[4]
.sym 109875 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 109878 vga.count_v[5]
.sym 109879 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 109882 vga.count_v[6]
.sym 109883 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 109886 vga.count_v[7]
.sym 109887 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 109890 vga.count_v[8]
.sym 109891 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 109895 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 109896 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 109900 $nextpnr_ICESTORM_LC_5$I3
.sym 109901 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109902 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 109903 vga.count_v[2]
.sym 109904 vga.count_v[3]
.sym 109905 vga.count_v[2]
.sym 109906 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 109907 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 109908 vga.count_v[3]
.sym 109910 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109911 vga.count_v[8]
.sym 109912 vga.count_v[0]
.sym 109913 vga.count_v[2]
.sym 109914 vga.count_v[3]
.sym 109915 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 109916 vga.count_v_score_update_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109917 vga.count_v[2]
.sym 109918 vga.count_v[3]
.sym 109919 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 109920 vga.count_v_score_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 109922 vga.count_v[0]
.sym 109925 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109927 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109928 vga.count_v[0]
.sym 109929 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109931 vga.count_v[2]
.sym 109932 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 109933 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109935 vga.count_v[3]
.sym 109936 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 109937 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109939 vga.count_v[4]
.sym 109940 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 109941 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109943 vga.count_v[5]
.sym 109944 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 109945 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109947 vga.count_v[6]
.sym 109948 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 109949 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109951 vga.count_v[7]
.sym 109952 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 109953 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109955 vga.count_v[8]
.sym 109956 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 109959 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109960 vga.count_v[0]
.sym 109969 vga.count_h_paddle_l
.sym 109970 vga.count_v_paddle_l
.sym 109971 vga.count_h_paddle_r
.sym 109972 vga.count_v_paddle_r
.sym 109983 P2_10_SB_LUT4_I3_O[3]
.sym 109984 P1A9$SB_IO_OUT
.sym 109986 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109990 vga.paddle_l_pos_v[3]
.sym 109994 vga.paddle_l_pos_v[4]
.sym 109995 $PACKER_VCC_NET
.sym 109998 vga.paddle_l_pos_v[5]
.sym 109999 $PACKER_VCC_NET
.sym 110002 vga.paddle_l_pos_v[6]
.sym 110006 vga.paddle_l_pos_v[7]
.sym 110010 vga.paddle_l_pos_v[8]
.sym 110016 $nextpnr_ICESTORM_LC_13$I3
.sym 110019 vga.score_r[1]
.sym 110020 vga.score_r[0]
.sym 110025 vga.score_l_pixels[1]
.sym 110026 vga.count_h_score_l_1
.sym 110027 vga.score_l_pixels[2]
.sym 110028 vga.count_h_score_l_0
.sym 110029 vga.count_h_score_l_1
.sym 110030 vga.count_h_score_l_0
.sym 110031 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 110032 vga.count_h_score_l_2_SB_LUT4_I0_O[3]
.sym 110033 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 110034 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 110035 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 110036 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 110039 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110040 vga.score_r[2]
.sym 110045 vga.count_v_score_SB_LUT4_I2_I0[0]
.sym 110046 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 110047 vga.count_v_score
.sym 110048 vga.count_v_score_SB_LUT4_I2_I0[3]
.sym 110050 vga.score_r[0]
.sym 110055 vga.score_r[1]
.sym 110057 P2_7$SB_IO_IN
.sym 110058 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110059 vga.score_r[2]
.sym 110060 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110061 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 110062 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110063 P2_7$SB_IO_IN
.sym 110064 vga.score_r[0]
.sym 110071 vga.count_v_score_update_2
.sym 110072 vga.count_v_score_update_3
.sym 110073 P2_7$SB_IO_IN
.sym 110074 vga.score_r[2]
.sym 110075 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 110076 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110077 vga.score_r[0]
.sym 110078 vga.score_r[1]
.sym 110079 vga.score_r[2]
.sym 110080 vga.count_v_score_update_2
.sym 110081 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 110082 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110083 P2_7$SB_IO_IN
.sym 110084 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 110087 vga.count_v_score_update_3_SB_LUT4_I3_O[0]
.sym 110088 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 110090 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110091 P2_7$SB_IO_IN
.sym 110092 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 110097 vga.count_v_score_update_2
.sym 110098 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 110099 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 110100 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 110101 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 110102 P2_7$SB_IO_IN
.sym 110103 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 110104 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110111 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 110112 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 110658 vga.count_v[0]
.sym 110659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110662 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 110663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 110666 vga.count_v[2]
.sym 110667 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 110670 vga.count_v[3]
.sym 110671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 110674 vga.count_v[4]
.sym 110675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 110678 vga.count_v[5]
.sym 110679 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 110682 vga.count_v[6]
.sym 110683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 110686 vga.count_v[7]
.sym 110687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 110690 vga.count_v[8]
.sym 110691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 110695 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 110699 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110703 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110707 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110711 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110715 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110719 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110723 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110727 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110731 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110735 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110739 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110743 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110747 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110751 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110755 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110759 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110763 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110767 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110771 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110775 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110779 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110783 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 110785 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110786 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 110788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 110798 vga.ball_pos_v[2]
.sym 110799 $PACKER_VCC_NET
.sym 110800 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110814 vga.count_v[7]
.sym 110815 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110816 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110818 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110823 vga.ball_pos_v[2]
.sym 110824 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110827 vga.ball_pos_v[3]
.sym 110828 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110831 vga.ball_pos_v[4]
.sym 110832 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110835 vga.ball_pos_v[5]
.sym 110836 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110839 vga.ball_pos_v[6]
.sym 110840 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110843 vga.ball_pos_v[7]
.sym 110844 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110847 vga.ball_pos_v[8]
.sym 110848 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 110852 $nextpnr_ICESTORM_LC_72$I3
.sym 110853 vga.count_v[4]
.sym 110854 vga.count_v[3]
.sym 110855 vga.count_v_score_update_2_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 110856 vga.count_v[2]
.sym 110858 vga.count_v[8]
.sym 110859 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 110860 vga.count_v[0]
.sym 110861 vga.count_v[6]
.sym 110862 vga.count_v[7]
.sym 110863 vga.count_v_score_update_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 110864 vga.count_v[5]
.sym 110873 vga.count_v[6]
.sym 110874 vga.count_v[7]
.sym 110875 vga.count_v[4]
.sym 110876 vga.count_v[5]
.sym 110882 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110891 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110892 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 110895 vga.paddle_l_pos_v[3]
.sym 110896 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 110899 vga.paddle_l_pos_v[4]
.sym 110900 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 110903 vga.paddle_l_pos_v[5]
.sym 110904 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 110907 vga.paddle_l_pos_v[6]
.sym 110908 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 110911 vga.paddle_l_pos_v[7]
.sym 110912 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 110915 vga.paddle_l_pos_v[8]
.sym 110916 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 110919 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 110920 P2_10_SB_LUT4_I3_O[3]
.sym 110921 vga.ball_motion_l
.sym 110922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 110923 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 110924 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 110925 vga.count_v[8]
.sym 110926 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110927 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110928 vga.count_v[6]
.sym 110930 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110931 vga.count_v[4]
.sym 110932 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110943 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110944 vga.ball_motion_l
.sym 110946 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110951 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110954 $PACKER_VCC_NET
.sym 110955 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110956 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110959 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 110960 vga.paddle_l_pos_v[3]
.sym 110962 $PACKER_VCC_NET
.sym 110963 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 110964 vga.paddle_l_pos_v[4]
.sym 110967 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 110968 vga.paddle_l_pos_v[5]
.sym 110971 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 110972 vga.paddle_l_pos_v[6]
.sym 110975 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 110976 vga.paddle_l_pos_v[7]
.sym 110979 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 110980 vga.paddle_l_pos_v[8]
.sym 110984 $nextpnr_ICESTORM_LC_47$I3
.sym 110987 vga.ball_motion_l
.sym 110988 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 110993 vga.count_h_score_l_1_SB_DFFSR_Q_D[2]
.sym 110999 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 111000 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 111002 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 111003 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 111004 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 111009 vga.ball_motion_l
.sym 111010 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 111011 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 111012 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 111013 vga.score_r[1]
.sym 111014 P2_7$SB_IO_IN
.sym 111015 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 111016 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111018 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 111019 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 111020 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 111028 vga.vs_out
.sym 111035 vga.score_r[1]
.sym 111036 vga.score_r[0]
.sym 111038 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 111039 P2_7$SB_IO_IN
.sym 111040 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 111042 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 111047 vga.count_v_score_update_3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 111049 P2_7$SB_IO_IN
.sym 111050 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 111051 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 111052 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111053 vga.count_v_score_update_3_SB_LUT4_I3_O[1]
.sym 111054 P2_7$SB_IO_IN
.sym 111055 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 111056 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111618 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111622 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111623 $PACKER_VCC_NET
.sym 111626 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111627 $PACKER_VCC_NET
.sym 111628 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 111630 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 111631 $PACKER_VCC_NET
.sym 111632 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 111634 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 111635 $PACKER_VCC_NET
.sym 111636 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 111638 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 111639 $PACKER_VCC_NET
.sym 111640 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 111642 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 111643 $PACKER_VCC_NET
.sym 111644 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 111646 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 111647 $PACKER_VCC_NET
.sym 111648 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 111650 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 111651 $PACKER_VCC_NET
.sym 111652 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 111654 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 111655 $PACKER_VCC_NET
.sym 111656 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 111660 $nextpnr_ICESTORM_LC_43$I3
.sym 111666 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111667 $PACKER_VCC_NET
.sym 111668 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111682 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111690 $PACKER_VCC_NET
.sym 111691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111692 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111695 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 111696 vga.paddle_r_pos_v[3]
.sym 111698 $PACKER_VCC_NET
.sym 111699 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 111700 vga.paddle_r_pos_v[4]
.sym 111703 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 111704 vga.paddle_r_pos_v[5]
.sym 111707 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 111708 vga.paddle_r_pos_v[6]
.sym 111711 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 111712 vga.paddle_r_pos_v[7]
.sym 111715 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 111716 vga.paddle_r_pos_v[8]
.sym 111720 $nextpnr_ICESTORM_LC_16$I3
.sym 111746 vga.count_v[0]
.sym 111747 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111750 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111751 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111754 vga.count_v[2]
.sym 111755 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111758 vga.count_v[3]
.sym 111759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111760 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111762 vga.count_v[4]
.sym 111763 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111764 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111766 vga.count_v[5]
.sym 111767 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111768 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111770 vga.count_v[6]
.sym 111771 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111772 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111774 vga.count_v[7]
.sym 111775 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111778 vga.count_v[8]
.sym 111779 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111791 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111795 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111799 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111803 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111807 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111815 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111819 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111823 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111827 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111831 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111835 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111839 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111843 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111847 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111851 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111855 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111859 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111863 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111867 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111871 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111876 $nextpnr_ICESTORM_LC_54$I3
.sym 111879 vga.ball_pos_v[4]
.sym 111880 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111881 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111882 vga.count_v[8]
.sym 111883 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111884 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111885 vga.count_v[6]
.sym 111886 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111887 vga.count_v[2]
.sym 111888 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111889 vga.count_v[5]
.sym 111890 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111891 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111892 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 111895 vga.ball_pos_h[0]
.sym 111896 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 111897 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111898 vga.count_v[8]
.sym 111899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111900 vga.count_v[0]
.sym 111901 vga.count_v[3]
.sym 111902 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111903 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111904 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111906 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111911 vga.paddle_r_pos_v[3]
.sym 111914 $PACKER_VCC_NET
.sym 111915 vga.paddle_r_pos_v[4]
.sym 111916 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2]
.sym 111919 vga.paddle_r_pos_v[5]
.sym 111920 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[3]
.sym 111923 vga.paddle_r_pos_v[6]
.sym 111924 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[4]
.sym 111927 vga.paddle_r_pos_v[7]
.sym 111928 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[5]
.sym 111931 vga.paddle_r_pos_v[8]
.sym 111932 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3_SB_LUT4_O_I3[6]
.sym 111936 $nextpnr_ICESTORM_LC_59$I3
.sym 111937 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 111938 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111939 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111940 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111941 vga.ball_pos_v[4]
.sym 111942 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 111943 vga.ball_pos_v[8]
.sym 111944 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 111945 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111946 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 111947 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111948 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 111951 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 111952 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 111955 vga.ball_pos_v[2]
.sym 111956 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111959 vga.ball_pos_v[7]
.sym 111960 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 111961 vga.ball_pos_v[5]
.sym 111962 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 111963 vga.ball_pos_v[7]
.sym 111964 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 111965 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111966 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111967 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 111968 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 111970 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111974 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111978 vga.ball_pos_v[2]
.sym 111982 vga.ball_pos_v[3]
.sym 111986 vga.ball_pos_v[4]
.sym 111990 vga.ball_pos_v[5]
.sym 111991 $PACKER_VCC_NET
.sym 111994 vga.ball_pos_v[6]
.sym 111998 vga.ball_pos_v[7]
.sym 112002 vga.ball_pos_v[8]
.sym 112008 $nextpnr_ICESTORM_LC_4$I3
.sym 112661 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112674 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112676 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112678 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112682 vga.ball_pos_v[2]
.sym 112683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112686 vga.ball_pos_v[3]
.sym 112687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 112688 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 112690 vga.ball_pos_v[4]
.sym 112691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 112692 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[4]
.sym 112694 vga.ball_pos_v[5]
.sym 112695 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 112696 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[5]
.sym 112698 vga.ball_pos_v[6]
.sym 112699 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 112700 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 112702 vga.ball_pos_v[7]
.sym 112703 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 112704 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[7]
.sym 112706 vga.ball_pos_v[8]
.sym 112707 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 112708 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[8]
.sym 112711 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 112712 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[9]
.sym 112713 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112714 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112715 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 112716 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 112731 vga.ball_pos_v[3]
.sym 112732 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[3]
.sym 112738 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112739 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112742 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112743 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112746 vga.ball_pos_v[2]
.sym 112747 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112750 vga.ball_pos_v[3]
.sym 112751 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 112754 vga.ball_pos_v[4]
.sym 112755 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 112758 vga.ball_pos_v[5]
.sym 112759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 112762 vga.ball_pos_v[6]
.sym 112763 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 112766 vga.ball_pos_v[7]
.sym 112767 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 112770 vga.ball_pos_v[8]
.sym 112771 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 112775 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112779 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112791 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112795 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112799 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112803 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112807 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112815 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112819 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112823 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112827 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112831 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112835 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112839 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112843 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112847 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112851 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112855 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112859 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112863 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112865 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 112866 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 112867 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 112868 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 112870 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_7_I3[6]
.sym 112871 vga.ball_pos_v[6]
.sym 112872 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 112873 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 112874 vga.ball_pos_v[6]
.sym 112875 vga.ball_pos_v[4]
.sym 112876 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 112877 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112878 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 112879 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112880 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 112881 vga.paddle_l_pos_v[8]
.sym 112882 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 112883 vga.paddle_r_pos_v[8]
.sym 112884 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 112885 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112889 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112890 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112891 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112892 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112893 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112894 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112895 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112896 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112898 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112900 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112902 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112906 vga.ball_pos_v[2]
.sym 112907 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112910 vga.ball_pos_v[3]
.sym 112911 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 112912 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 112914 vga.ball_pos_v[4]
.sym 112915 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 112916 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 112918 vga.ball_pos_v[5]
.sym 112919 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 112920 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 112922 vga.ball_pos_v[6]
.sym 112923 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 112924 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 112926 vga.ball_pos_v[7]
.sym 112927 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 112928 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 112930 vga.ball_pos_v[8]
.sym 112931 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 112932 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 112935 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 112936 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 112938 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[0]
.sym 112939 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1[1]
.sym 112940 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 112943 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 112944 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 113538 vga.count_v[0]
.sym 113539 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113542 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113543 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 113546 vga.count_v[2]
.sym 113547 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 113550 vga.count_v[3]
.sym 113551 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 113554 vga.count_v[4]
.sym 113555 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 113558 vga.count_v[5]
.sym 113559 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 113562 vga.count_v[6]
.sym 113563 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 113566 vga.count_v[7]
.sym 113567 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 113570 vga.count_v[8]
.sym 113571 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 113575 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 113579 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113583 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113587 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113591 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113595 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113599 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113603 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113607 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113611 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113615 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113619 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113623 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113627 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113631 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113635 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113639 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113643 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113647 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113651 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113655 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113659 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113663 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113665 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113666 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113667 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 113668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 113679 vga.paddle_r_pos_v[3]
.sym 113680 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113698 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113703 vga.paddle_l_pos_v[3]
.sym 113706 $PACKER_VCC_NET
.sym 113707 vga.paddle_l_pos_v[4]
.sym 113708 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 113711 vga.paddle_l_pos_v[5]
.sym 113712 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 113715 vga.paddle_l_pos_v[6]
.sym 113716 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 113719 vga.paddle_l_pos_v[7]
.sym 113720 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 113723 vga.paddle_l_pos_v[8]
.sym 113724 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 113728 $nextpnr_ICESTORM_LC_26$I3
.sym 113730 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113734 vga.paddle_r_pos_v[3]
.sym 113735 $PACKER_VCC_NET
.sym 113736 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113738 vga.paddle_r_pos_v[4]
.sym 113740 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113742 vga.paddle_r_pos_v[5]
.sym 113743 $PACKER_VCC_NET
.sym 113744 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113746 vga.paddle_r_pos_v[6]
.sym 113747 $PACKER_VCC_NET
.sym 113748 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113750 vga.paddle_r_pos_v[7]
.sym 113751 $PACKER_VCC_NET
.sym 113752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113754 vga.paddle_r_pos_v[8]
.sym 113755 $PACKER_VCC_NET
.sym 113756 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113758 $PACKER_VCC_NET
.sym 113760 $nextpnr_ICESTORM_LC_84$I3
.sym 113761 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113762 vga.count_v[0]
.sym 113763 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 113764 $nextpnr_ICESTORM_LC_84$COUT
.sym 113765 vga.ball_pos_v[7]
.sym 113766 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113767 vga.ball_pos_v[8]
.sym 113768 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113769 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113770 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113771 vga.count_v[6]
.sym 113772 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113773 vga.count_v[8]
.sym 113774 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113775 vga.count_v[7]
.sym 113776 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 113777 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113778 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 113779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 113780 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113781 vga.count_v[4]
.sym 113782 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 113783 vga.count_v[2]
.sym 113784 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113785 vga.ball_pos_v[5]
.sym 113786 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113787 vga.ball_pos_v[6]
.sym 113788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113794 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113798 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113799 $PACKER_VCC_NET
.sym 113802 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113803 $PACKER_VCC_NET
.sym 113804 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 113806 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 113807 $PACKER_VCC_NET
.sym 113808 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 113810 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 113811 $PACKER_VCC_NET
.sym 113812 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 113814 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 113815 $PACKER_VCC_NET
.sym 113816 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 113818 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 113819 $PACKER_VCC_NET
.sym 113820 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 113822 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 113823 $PACKER_VCC_NET
.sym 113824 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 113826 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 113827 $PACKER_VCC_NET
.sym 113828 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 113830 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 113831 $PACKER_VCC_NET
.sym 113832 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 113836 $nextpnr_ICESTORM_LC_2$I3
.sym 113837 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 113838 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 113839 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 113840 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 113841 vga.paddle_l_pos_v[6]
.sym 113842 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 113843 vga.paddle_r_pos_v[6]
.sym 113844 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 113847 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[0]
.sym 113848 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2[1]
.sym 113851 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 113852 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113853 vga.ball_pos_v[2]
.sym 113854 vga.ball_pos_v[3]
.sym 113855 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 113856 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113857 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 113858 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113859 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 113860 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113861 vga.ball_pos_v[5]
.sym 113862 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 113863 vga.ball_pos_v[8]
.sym 113864 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 113867 vga.paddle_l_pos_v[3]
.sym 113868 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113869 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 113870 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 113871 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 113872 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 113873 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 113874 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 113875 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 113876 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 113879 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 113880 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 113881 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 113882 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 113883 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 113884 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 113886 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 113887 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 113888 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 113897 P2_7$SB_IO_IN
.sym 113898 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 113899 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113900 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 113909 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 113910 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 113911 vga.ball_pos_v[3]
.sym 113912 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[3]
.sym 113913 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113914 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 113915 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113916 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 113917 P2_7$SB_IO_IN
.sym 113918 vga.count_h_score_l_2_SB_LUT4_I0_O[2]
.sym 113919 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 113920 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 113961 P2_10_SB_LUT4_I3_O[0]
.sym 113962 P2_10_SB_LUT4_I3_O[1]
.sym 113963 P2_10_SB_LUT4_I3_O[2]
.sym 113964 P2_10_SB_LUT4_I3_O[3]
.sym 113986 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 113987 P2_9_SB_LUT4_I1_O[0]
.sym 113988 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 113989 P2_10_SB_LUT4_I3_O[0]
.sym 113990 vga.interval_counter[14]
.sym 113991 vga.interval_counter[5]
.sym 113992 vga.interval_counter[4]
.sym 114003 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 114004 P2_10_SB_LUT4_I3_O[2]
.sym 114005 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 114006 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 114007 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 114008 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 114037 vga.interval_counter[20]
.sym 114038 vga.interval_counter[21]
.sym 114039 vga.interval_counter[22]
.sym 114040 vga.interval_counter[23]
.sym 114534 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114535 $PACKER_VCC_NET
.sym 114536 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114538 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 114539 vga.right_up_pressed
.sym 114540 P2_10_SB_LUT4_I3_O[3]
.sym 114543 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114544 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114549 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 114550 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 114551 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114552 vga.right_down_pressed
.sym 114558 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114559 vga.right_down_pressed
.sym 114560 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 114562 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114572 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114575 vga.paddle_r_pos_v[3]
.sym 114576 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 114579 vga.paddle_r_pos_v[4]
.sym 114580 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 114583 vga.paddle_r_pos_v[5]
.sym 114584 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 114587 vga.paddle_r_pos_v[6]
.sym 114588 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 114591 vga.paddle_r_pos_v[7]
.sym 114592 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 114595 vga.paddle_r_pos_v[8]
.sym 114596 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 114597 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 114598 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 114599 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114600 vga.right_down_pressed
.sym 114601 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 114602 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 114603 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114604 vga.right_down_pressed
.sym 114605 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 114606 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 114607 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114608 vga.right_down_pressed
.sym 114609 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 114610 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 114611 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114612 vga.right_down_pressed
.sym 114613 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 114614 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 114615 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114616 vga.right_down_pressed
.sym 114621 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 114622 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 114623 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114624 vga.right_down_pressed
.sym 114649 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 114650 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114651 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114652 vga.right_down_pressed
.sym 114658 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114659 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114662 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114663 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114666 vga.ball_pos_v[2]
.sym 114667 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114670 vga.ball_pos_v[3]
.sym 114671 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114674 vga.ball_pos_v[4]
.sym 114675 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 114678 vga.ball_pos_v[5]
.sym 114679 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 114682 vga.ball_pos_v[6]
.sym 114683 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 114686 vga.ball_pos_v[7]
.sym 114687 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 114690 vga.ball_pos_v[8]
.sym 114691 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 114695 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114699 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114703 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114707 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114711 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114715 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114719 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114723 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114727 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114731 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114735 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114739 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114743 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114747 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114751 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114755 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114759 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114763 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114767 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114771 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114775 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114779 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114783 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114785 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 114786 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 114787 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114788 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 114789 vga.paddle_l_pos_v[5]
.sym 114790 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 114791 vga.paddle_r_pos_v[5]
.sym 114792 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 114793 vga.ball_pos_v[7]
.sym 114794 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 114795 vga.ball_pos_v[8]
.sym 114796 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114797 vga.ball_pos_v[3]
.sym 114798 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 114799 vga.ball_pos_v[4]
.sym 114800 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 114802 vga.paddle_l_pos_v[3]
.sym 114803 $PACKER_VCC_NET
.sym 114804 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114805 vga.ball_pos_v[5]
.sym 114806 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 114807 vga.ball_pos_v[6]
.sym 114808 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 114809 vga.paddle_l_pos_v[7]
.sym 114810 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 114811 vga.paddle_r_pos_v[7]
.sym 114812 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 114813 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114814 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 114815 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 114816 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 114819 vga.ball_pos_v[2]
.sym 114820 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114821 vga.paddle_l_pos_v[4]
.sym 114822 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 114823 vga.paddle_r_pos_v[4]
.sym 114824 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 114827 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 114828 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 114831 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[0]
.sym 114832 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2[1]
.sym 114835 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 114836 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 114839 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 114840 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 114841 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114842 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114843 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 114844 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114845 vga.paddle_l_pos_v[3]
.sym 114846 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 114847 vga.paddle_r_pos_v[3]
.sym 114848 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 114857 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 114858 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114859 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114860 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114865 vga.ball_pos_v[2]
.sym 114866 vga.ball_pos_v[3]
.sym 114867 vga.ball_pos_v[4]
.sym 114868 vga.ball_pos_v[5]
.sym 114873 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114874 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114875 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114876 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114878 vga.ball_pos_v[6]
.sym 114879 vga.ball_pos_v[7]
.sym 114880 vga.ball_pos_v[8]
.sym 114894 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114895 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 114896 P2_10_SB_LUT4_I3_O[3]
.sym 114899 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 114900 P2_10_SB_LUT4_I3_O[3]
.sym 114914 vga.interval_counter[0]
.sym 114919 vga.interval_counter[1]
.sym 114923 vga.interval_counter[2]
.sym 114924 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 114927 vga.interval_counter[3]
.sym 114928 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 114931 vga.interval_counter[4]
.sym 114932 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 114935 vga.interval_counter[5]
.sym 114936 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 114939 vga.interval_counter[6]
.sym 114940 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 114943 vga.interval_counter[7]
.sym 114944 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 114947 vga.interval_counter[8]
.sym 114948 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 114951 P2_9_SB_LUT4_I1_O[1]
.sym 114952 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 114955 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 114956 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 114959 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 114960 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 114963 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114964 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 114967 vga.interval_counter[13]
.sym 114968 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 114971 vga.interval_counter[14]
.sym 114972 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 114975 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 114976 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 114979 vga.interval_counter[16]
.sym 114980 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 114983 P2_9_SB_LUT4_I1_O[0]
.sym 114984 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 114987 vga.interval_counter[18]
.sym 114988 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 114991 vga.interval_counter[19]
.sym 114992 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 114995 vga.interval_counter[20]
.sym 114996 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 114999 vga.interval_counter[21]
.sym 115000 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 115003 vga.interval_counter[22]
.sym 115004 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 115007 vga.interval_counter[23]
.sym 115008 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 115011 P2_10_SB_LUT4_I3_O[0]
.sym 115012 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 115522 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 115526 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115527 $PACKER_VCC_NET
.sym 115530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115531 $PACKER_VCC_NET
.sym 115532 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115534 vga.paddle_r_pos_v[3]
.sym 115535 $PACKER_VCC_NET
.sym 115536 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 115538 vga.paddle_r_pos_v[4]
.sym 115539 $PACKER_VCC_NET
.sym 115540 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 115542 vga.paddle_r_pos_v[5]
.sym 115543 $PACKER_VCC_NET
.sym 115544 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 115546 vga.paddle_r_pos_v[6]
.sym 115547 $PACKER_VCC_NET
.sym 115548 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 115550 vga.paddle_r_pos_v[7]
.sym 115551 $PACKER_VCC_NET
.sym 115552 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 115554 vga.paddle_r_pos_v[8]
.sym 115555 $PACKER_VCC_NET
.sym 115556 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 115586 vga.count_v[0]
.sym 115587 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115590 vga.count_h_ball_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 115591 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115592 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115594 vga.count_v[2]
.sym 115595 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115598 vga.count_v[3]
.sym 115599 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115600 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 115602 vga.count_v[4]
.sym 115603 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 115604 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 115606 vga.count_v[5]
.sym 115607 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 115608 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 115610 vga.count_v[6]
.sym 115611 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 115612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 115614 vga.count_v[7]
.sym 115615 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 115616 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 115618 vga.count_v[8]
.sym 115619 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 115620 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 115623 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115627 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115631 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115635 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115639 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115643 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115647 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115651 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115655 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115659 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115663 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115667 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115671 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115675 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115679 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115683 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115687 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115691 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115695 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115699 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115703 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115707 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115711 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 115716 $nextpnr_ICESTORM_LC_28$I3
.sym 115717 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 115718 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 115719 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115720 vga.left_down_pressed
.sym 115721 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 115722 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 115723 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115724 vga.left_down_pressed
.sym 115725 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 115726 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 115727 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115728 vga.left_down_pressed
.sym 115729 vga.count_v[4]
.sym 115730 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 115731 vga.count_v[5]
.sym 115732 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 115733 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 115734 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 115735 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115736 vga.left_down_pressed
.sym 115737 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 115738 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 115739 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115740 vga.left_down_pressed
.sym 115741 vga.count_v[2]
.sym 115742 vga.count_v[3]
.sym 115743 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 115744 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115746 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115750 vga.paddle_l_pos_v[3]
.sym 115751 $PACKER_VCC_NET
.sym 115754 vga.paddle_l_pos_v[4]
.sym 115756 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115758 vga.paddle_l_pos_v[5]
.sym 115759 $PACKER_VCC_NET
.sym 115760 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 115762 vga.paddle_l_pos_v[6]
.sym 115763 $PACKER_VCC_NET
.sym 115764 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 115766 vga.paddle_l_pos_v[7]
.sym 115767 $PACKER_VCC_NET
.sym 115768 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 115770 vga.paddle_l_pos_v[8]
.sym 115771 $PACKER_VCC_NET
.sym 115772 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 115774 $PACKER_VCC_NET
.sym 115776 $nextpnr_ICESTORM_LC_69$I3
.sym 115779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115780 $nextpnr_ICESTORM_LC_69$COUT
.sym 115781 vga.ball_pos_v[4]
.sym 115782 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 115783 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115784 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 115785 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 115786 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 115787 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 115788 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115790 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115791 vga.ball_angle[3]
.sym 115792 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 115793 vga.ball_pos_v[3]
.sym 115794 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 115795 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115796 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 115799 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 115800 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115802 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115803 vga.ball_angle[3]
.sym 115804 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 115805 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 115806 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 115807 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 115808 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115809 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 115810 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 115811 vga.ball_angle[3]
.sym 115812 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 115813 vga.ball_pos_v[7]
.sym 115814 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 115815 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115816 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 115819 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 115820 vga.ball_angle[3]
.sym 115821 vga.ball_pos_v[2]
.sym 115822 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 115823 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115824 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 115825 vga.ball_pos_v[8]
.sym 115826 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 115827 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115828 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 115830 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 115831 vga.ball_angle[3]
.sym 115832 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115835 vga.ball_angle[3]
.sym 115836 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115837 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 115838 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115839 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115840 vga.ball_angle[3]
.sym 115842 vga.ball_angle[0]
.sym 115846 $PACKER_VCC_NET
.sym 115847 vga.ball_angle[1]
.sym 115848 vga.ball_angle[0]
.sym 115851 vga.ball_angle[2]
.sym 115852 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 115856 $nextpnr_ICESTORM_LC_80$I3
.sym 115868 vga.ball_angle[0]
.sym 115875 vga.interval_counter[14]
.sym 115876 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 115877 vga.interval_counter[2]
.sym 115878 vga.interval_counter[6]
.sym 115879 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 115880 vga.interval_counter[14]
.sym 115883 vga.interval_counter[1]
.sym 115884 vga.interval_counter[0]
.sym 115885 vga.interval_counter[1]
.sym 115886 vga.interval_counter[5]
.sym 115887 vga.interval_counter[0]
.sym 115888 vga.interval_counter[4]
.sym 115891 vga.interval_counter[6]
.sym 115892 vga.interval_counter[7]
.sym 115893 vga.interval_counter[1]
.sym 115894 vga.interval_counter[2]
.sym 115895 vga.interval_counter[0]
.sym 115896 vga.interval_counter[3]
.sym 115897 vga.interval_counter[2]
.sym 115898 vga.interval_counter[6]
.sym 115899 P2_9_SB_LUT4_I1_O[0]
.sym 115900 P2_9$SB_IO_IN
.sym 115901 vga.interval_counter[13]
.sym 115902 vga.interval_counter[0]
.sym 115903 vga.interval_counter[3]
.sym 115904 vga.interval_counter[1]
.sym 115905 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115906 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 115907 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 115908 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 115909 vga.interval_counter[5]
.sym 115910 P2_9_SB_LUT4_I3_O[1]
.sym 115911 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 115912 vga.interval_counter[4]
.sym 115913 P2_10_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
.sym 115914 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 115915 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 115916 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 115917 P2_9_SB_LUT4_I1_O[0]
.sym 115918 P2_9_SB_LUT4_I1_O[1]
.sym 115919 P2_9_SB_LUT4_I1_O[2]
.sym 115920 P2_9_SB_LUT4_I1_O[3]
.sym 115921 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 115922 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 115923 vga.interval_counter[3]
.sym 115924 vga.interval_counter[7]
.sym 115925 vga.interval_counter[7]
.sym 115926 vga.interval_counter[4]
.sym 115927 vga.interval_counter[16]
.sym 115928 vga.interval_counter[5]
.sym 115929 vga.interval_counter[13]
.sym 115930 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115931 P2_9_SB_LUT4_I1_O[1]
.sym 115932 vga.interval_counter[8]
.sym 115933 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 115934 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 115935 P2_9_SB_LUT4_I1_O[2]
.sym 115936 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 115938 vga.interval_counter[16]
.sym 115939 vga.interval_counter[18]
.sym 115940 vga.interval_counter[19]
.sym 115957 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 115958 vga.interval_counter[18]
.sym 115959 vga.interval_counter[19]
.sym 115960 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 115962 P2_9$SB_IO_IN
.sym 115963 vga.interval_counter[16]
.sym 115964 vga.interval_counter[8]
.sym 116444 P2_3$SB_IO_IN
.sym 116463 P2_3$SB_IO_IN
.sym 116464 vga.right_up_1d
.sym 116514 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116518 vga.paddle_r_pos_v[3]
.sym 116522 vga.paddle_r_pos_v[4]
.sym 116523 $PACKER_VCC_NET
.sym 116526 vga.paddle_r_pos_v[5]
.sym 116527 $PACKER_VCC_NET
.sym 116530 vga.paddle_r_pos_v[6]
.sym 116534 vga.paddle_r_pos_v[7]
.sym 116538 vga.paddle_r_pos_v[8]
.sym 116544 $nextpnr_ICESTORM_LC_22$I3
.sym 116578 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116582 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116583 $PACKER_VCC_NET
.sym 116584 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116586 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116587 $PACKER_VCC_NET
.sym 116588 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116590 vga.paddle_l_pos_v[3]
.sym 116591 $PACKER_VCC_NET
.sym 116592 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116594 vga.paddle_l_pos_v[4]
.sym 116595 $PACKER_VCC_NET
.sym 116596 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 116598 vga.paddle_l_pos_v[5]
.sym 116599 $PACKER_VCC_NET
.sym 116600 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 116602 vga.paddle_l_pos_v[6]
.sym 116603 $PACKER_VCC_NET
.sym 116604 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 116606 vga.paddle_l_pos_v[7]
.sym 116607 $PACKER_VCC_NET
.sym 116608 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 116610 vga.paddle_l_pos_v[8]
.sym 116611 $PACKER_VCC_NET
.sym 116612 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 116642 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 116646 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116647 $PACKER_VCC_NET
.sym 116648 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 116650 vga.ball_pos_v[2]
.sym 116651 $PACKER_VCC_NET
.sym 116652 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 116654 vga.ball_pos_v[3]
.sym 116655 $PACKER_VCC_NET
.sym 116656 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 116658 vga.ball_pos_v[4]
.sym 116659 $PACKER_VCC_NET
.sym 116660 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 116662 vga.ball_pos_v[5]
.sym 116663 $PACKER_VCC_NET
.sym 116664 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 116666 vga.ball_pos_v[6]
.sym 116667 $PACKER_VCC_NET
.sym 116668 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 116670 vga.ball_pos_v[7]
.sym 116671 $PACKER_VCC_NET
.sym 116672 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 116673 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116674 vga.ball_pos_v[8]
.sym 116675 vga.ball_angle[3]
.sym 116676 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 116678 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116679 vga.ball_angle[3]
.sym 116680 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 116681 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 116682 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 116683 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116684 vga.left_down_pressed
.sym 116686 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 116687 vga.left_up_pressed
.sym 116688 P2_10_SB_LUT4_I3_O[3]
.sym 116690 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116691 vga.left_down_pressed
.sym 116692 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 116694 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116695 vga.ball_angle[3]
.sym 116696 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116698 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116699 vga.ball_angle[3]
.sym 116700 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 116701 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 116702 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 116703 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116704 vga.left_down_pressed
.sym 116705 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116706 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 116707 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 116708 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116709 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116710 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116711 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 116712 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116713 vga.ball_pos_v[6]
.sym 116714 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116715 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 116716 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 116717 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116718 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116719 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 116720 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116721 vga.ball_pos_v[5]
.sym 116722 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116723 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 116724 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 116727 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 116728 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 116730 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116731 vga.ball_angle[3]
.sym 116732 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 116738 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 116743 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116747 vga.ball_pos_v[2]
.sym 116748 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116751 vga.ball_pos_v[3]
.sym 116752 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116755 vga.ball_pos_v[4]
.sym 116756 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 116759 vga.ball_pos_v[5]
.sym 116760 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 116763 vga.ball_pos_v[6]
.sym 116764 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 116767 vga.ball_pos_v[7]
.sym 116768 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 116771 vga.ball_pos_v[8]
.sym 116772 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 116773 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116774 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116775 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 116776 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116779 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116780 vga.ball_ratio[0]
.sym 116786 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116787 vga.ball_angle[3]
.sym 116788 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 116793 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116794 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 116795 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 116796 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116797 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116798 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 116799 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 116800 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116802 vga.ball_ratio[0]
.sym 116805 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116807 vga.ball_ratio[1]
.sym 116808 vga.ball_ratio[0]
.sym 116809 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116811 vga.ball_ratio[2]
.sym 116812 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116814 vga.ball_angle[1]
.sym 116815 vga.ball_ratio[1]
.sym 116816 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116818 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 116819 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 116820 P2_10_SB_LUT4_I3_O[3]
.sym 116821 vga.ball_angle[2]
.sym 116822 vga.ball_angle[0]
.sym 116823 vga.ball_angle[1]
.sym 116824 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 116825 vga.ball_angle[0]
.sym 116826 vga.ball_ratio[0]
.sym 116827 vga.ball_angle[2]
.sym 116828 vga.ball_ratio[2]
.sym 116829 vga.ball_angle[2]
.sym 116830 vga.ball_angle[0]
.sym 116831 vga.ball_angle[1]
.sym 116832 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116849 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 116850 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 116851 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116852 P2_10$SB_IO_IN
.sym 116860 vga.interval_counter[0]
.sym 116865 vga.interval_counter[13]
.sym 116866 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 116867 P2_9_SB_LUT4_I1_O[1]
.sym 116868 vga.interval_counter[8]
.sym 116869 P2_9_SB_LUT4_I1_O[1]
.sym 116870 vga.interval_counter[8]
.sym 116871 P2_9$SB_IO_IN
.sym 116872 P2_9_SB_LUT4_I1_O[0]
.sym 116877 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 116878 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 116879 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 116880 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 116881 P2_9_SB_LUT4_I2_O[0]
.sym 116882 P2_9_SB_LUT4_I2_O[1]
.sym 116883 P2_9_SB_LUT4_I1_O[1]
.sym 116884 P2_9_SB_LUT4_I2_O[3]
.sym 116885 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 116886 P2_9_SB_LUT4_I3_O[1]
.sym 116887 P2_9_SB_LUT4_I3_O[2]
.sym 116888 P2_9_SB_LUT4_I3_O[3]
.sym 116889 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 116890 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 116891 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 116892 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 116895 vga.interval_counter[13]
.sym 116896 P2_9_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 117392 P2_4$SB_IO_IN
.sym 117419 P2_4$SB_IO_IN
.sym 117420 vga.right_down_1d
.sym 117456 P2_9_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 117651 P2_2$SB_IO_IN
.sym 117652 vga.left_down_1d
.sym 117663 P2_1$SB_IO_IN
.sym 117664 vga.left_up_1d
.sym 117667 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117682 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117683 $PACKER_VCC_NET
.sym 117684 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117689 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 117690 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 117691 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117692 vga.left_down_pressed
.sym 118600 P2_2$SB_IO_IN
.sym 118612 P2_1$SB_IO_IN
