 1
中文摘要： 
    本計畫 AlGaN/GaN 異質接面電晶體，在 AlGaN/GaN HBT 的元件製作與特性分析之
上，利用 MOCVD 成長一個 Al0.17Ga0.83N/GaN HBT 結構，並成功完成元件的製作與分
析。在國際上第 6 位完成 GaN 電晶體，是國內第一個成功發表 GaN HBT 論文。成長的
結構利用了 x-ray 與 SIMS 作分析。而線缺陷則利用了 EPD (etching pits density) 來作分
析。所製作出的元件有較高的元件漏電流，原因主要是來自於線缺陷所造成的結果，並
利用等效電路與軟體來進一步分析漏電流的來源，完成準確的實驗與理論探討。 
 
關鍵字： 
    氮化鎵、異質接面電晶體、平面結構。 
 
Abstracts: 
    The major accomplishment of this work is to fabricate a working AlGaN/GaN HBT, 
which is the 6th every reported in the world and 1st GaN based HBT fabricated in Taiwan. An 
Al0.17Ga0.83N/GaN heterojunction bipolar transistor (HBT) grown on c-face sapphire substrate 
by metalorganic chemical vapor deposition is presented. The epi-taxial layers are analyzed by 
x-ray diffraction pattern and secondary ion mass spectroscopy. The threading dislocations are 
revealed by etch pit density (EPD) measurement. The average value of the EPD is 3.38×108 
cm-2. The fabricated HBT with 75 × 75 μm2 emitter area demonstrates a high emitter-collector 
leakage current. Finally, a systematical analysis is to investigate the leaky behavior observed 
from Gummel plot by using an equivalent circuit. An excellent agreement and observation is 
report and published on 2007 SSE. 
 
Keywords: 
    GaN, AlGaN/GaN HBTs, planar structure. 
 
研究目的： 
儘管以矽 (Si) 和砷化鎵 (GaAs) 為主要材料的電子元件已經在我們生活上廣泛的被
使用，但是這些材料或化合物對於高溫和嚴厲環境的容忍性非常低。對於寬能隙材料卻無
此困擾，尤其是 III-V 氮化鎵(GaN)與 SiC 材料最具權威和代表性。就以寬能隙的優點來說，
寬能隙材料不但可以提供天文和高功率元件使用之外，它在惡劣的操作環境下依然可以有
非常好的功率輸出特性。為了達到高崩潰電壓許多材料與元件相繼受到注意，其中寬能隙
材料的氮化鎵 GaN 最受關注，主要是因為氮化鎵具有下列幾項優點： 
(1) GaN 電子傳輸速度快 (high electron saturation velocity, vsat = 2 × 107 cm/s)及高的電
場 overshoot，可以得到高的截止頻率。 
(2) GaN的寬能隙(Eg = 3.4 eV)，可以得到較高的崩潰電場 (a critical breakdown field of 
5 MV/cm) ，而提高功率輸出。 
(3) 較高的 thermal conductivity，散熱性較 GaAs 佳。 
 
GaN 材料在功率上的表現和 SiC 相近，比 GaAs，Si 或 GaInP 等化合物材料還要好。
而其 Johnson’s Figure of Merit, Ebk × vsat of 1.6 × 1026 (V/sec)2, 比矽材料高了 282 倍。此外與
 3
    吾人利用成功大學許進恭教授所成長的 Al0.17Ga0.83N/GaN HBT 結構，初步製作出
HBT 的元件。圖五是本實驗製程的簡略圖。圖六則為 emitter 面積為 75 × 75 μm2的光罩
設計圖。圖七則為 base-emitter 和 base-collector 電流電壓的特性圖。圖七得到元件反偏漏
電流很大，在電壓-10V 電流已經大於 10-6A 以上。這可能是乾蝕刻與線缺陷造成的。圖
八與九為量測的 Gummel plot 與 common-emitter 電流電壓的特性圖。在圖九可以看得出，
漏電流對於元件操作造成很大的影響。 
 
3. 利用等效電路分析元件的特性 
 利用物理分析建立的等效電路(如圖十)，來進一步分析圖八與九實際測量的結果。
本質電晶體特性乃直接使用軟體 ISE 搭配 VBIC 參數使用，在外部 base-collector 與
collector-emitter 間，額外使用串聯的電阻與蕭特基二極體來模擬漏電流與非甌姆接觸。
其分析模擬比較結果在圖十一(Gummel plot)與圖十二(common emitter IV)，其準確的比較
圖，提供此元件的工作原理，也能得到本質電晶體特性。在圖十三與圖十四中，各種電
流路徑被分析，其漏電流主要來自 base-collector 介面主導整個電晶體的特性。最後在圖
十五與十六，本質(intrinsic)電晶體特性可以藉由扣除漏電流與非非甌姆接觸，得到真正
的電晶體特性。 
 
 
結論： 
    製作 GaN 元件上面會遇到許多困難，其中以基極電阻值因乾式蝕刻製程，升高許多
為主要問題。本計畫主要是在做相關性的研究，並將實驗結果理論分析討論。所製作出
AlGaN/GaN HBT 的元件，並做了特性上的分析，但是因為 base-collector 介面漏電流的
影響，讓電晶體在 Gummel plot 測量時有超過 106 的電流增益，但是經過物理分析建立的
等效電路分析後，發現此虛假的電流增益是因為高漏電流原因。本質電晶體特性可以藉
由扣除漏電流與非非甌姆接觸，得到真正的電晶體特性。 
 
計畫成果自評： 
本計畫完成了 p 型氮化鎵(GaN)在 RIE 乾式蝕刻後的表面分析和歐姆電性的分析，
和 AlGaN/GaN 異質接面電晶體之製作。並利用等效電路與 ISE/VBIC 模型軟體來進一步
電晶體與分析漏電流的來源，完成準確的實驗與理論探討。這是在國際上第 6 位完成 GaN
電晶體，是國內第一個成功發表 GaN HBT 論文。相關國際會議論文三篇。 
1. Kuang-Po Hsueh, Yue-Ming Hisn, Jinn-Kong Sheu, Wei-Chih Lai, Chun-Ju Tun, Chia-Hung 
Hsu and Bi-Hsuan Lin, “Effects of Leakage Current and Schottky-like Ohmic Contact on the 
Characterization of Al0.17Ga0.83N/GaN HBTs,” Solid State Electronics, Vol 51/7 pp 1073-1078, 
2007. 
2. Kuang-Po Hsueh, Yue-Ming Hsin, and Jinn-Kong Sheu, “Low Schottky barrier to etched 
p-GaN using regrown AlInGaN and InGaN contact layer,” Journal of Applied Physics, 99, 
026106, 2006 (SCI)(EI) 
3. Kuang-Po Hsueh, Hung-Tsao Hsu, Che-Ming Wang, Shou-Chian Huang, Yue-Ming Hsin, 
and Jinn-Kong Sheu, “Effect of Cl2/Ar dry etching on p-GaN with Ni/Au metallization 
characterization,” Applied Physics Letters, 87, 252107, 2005 
 
 
參考文獻： 
 5
c-face sapphire substrate
n+-GaN sub-collector (3 μm)
UID-GaN collector (500 nm)
n+-AlGaN emitter (100 nm)
n+-GaN emitter (50 nm)
contact layer (5 nm)
emitter 
base
collector
n-AlGaN etching monitor layer (20 nm)
p-GaN base (100 nm)
GaN nucleation layer (30 nm)
 
圖一 A schematic cross-section of the Al0.17Ga0.83N/GaN HBT. 
 
34.2 34.4 34.6 34.8 35.0 35.210
0
102
104
106 Al0 . 04Ga0 . 96N
Al0 . 17Ga0 . 83N
GaN
co
un
ts
 p
er
 se
co
nd
 
2θ (degree)
 
圖二 The x-ray scattering intensity distribution of a 2θ-ω scan across the GaN (002) reflection of 
the Al0.17Ga0.83N/GaN HBT. 
 
 7
 
圖六 The layout of the Al0.17Ga0.83N/GaN HBT. 
-20 -15 -10 -5 0 5 10
10-13
10-11
10-9
10-7
10-5
10-3
10-1
  BC Diode Current
  BE Diode Current
 
 
D
io
de
 C
ur
re
nt
   
(A
)
Applied Voltage (V)
 
圖七 Measured base-emitter and base-collector I-V characteristics of an Al0.17Ga0.83N/GaN n-p-n 
HBT. 
0 5 10 1510
-14
10-12
10-10
10-8
10-6
10-4
10-2
101
102
103
104
105
106
107
IC
β
IB
C
ur
re
nt
 G
ai
n
C
ur
re
nt
 (A
)
Applied Bias (V)
 
VBC = 0 V 
 
圖八 Measured Gummel plots of an Al0.17Ga0.83N/GaN HBT with VBC = 0 V. Emitter size = 75 × 
75 μm2. 
 
 9
0 2 4 6 8 10 12 14
10-14
10-12
10-10
10-8
10-6
10-4
10-2
100
  Measured      
  Simulated
IC
IB
 
I (
A
)
VBE (V)
 
VBC = 0 V 
 
圖十一  Comparison of measured and simulated Gummel plots. 
0 1 2 3 4 5 6
0
1
2
3
IB = 0 to 2 mA  ( 500 μA/step )
  Measured
  Simulated
 
 I C
 (m
A
)
VCE (V)
 
圖十二  Comparison of simulated and measured common-emitter I-V. 
 
 11
3 4 5 610
-9
10-7
10-5
10-3
 
the intrinsic device IC
IB
 
C
ur
re
nt
 (A
)
Applied Bias (V)
 
圖十五 The Gummel plot of the intrinsic transistor extracted by using equivalent circuit model. 
 
0 1 2 3 4 5 6
0
1
2
3
IB = 0 to 2 mA  
( 500 μA/step )
  the intrinsic device
 
 I C
 (m
A
)
VCE (V)
 
圖十六 The common-emitter I-V of the intrinsic transistor extracted by using equivalent circuit 
model. 
亞 洲 太 平 洋 微 波 國 際 會 議 上 仍 在 有 關 於 通 訊 上 (optical fiber system ，
ultra-wideband MMICs for wireless and optical communications)的有大量論文發
表。其他則是以傳統的微波通訊系統為主，如天線， EM 模擬，功率放大器，
低雜訊放大器，波導，調變系統，濾波器，包裝等。 
個人覺得主要的參與心得，乃在於無線通訊系統中，微小化是未來市場很重
要的趨勢，許多的研究與發展在於如何行成高度積體化的 RF-IC，如何減少零件
與成本也是很重要的議題。所以全部的功能希望將可以結合一體在單一晶片上，
目前最低成本製程的 CMOS 將是寬頻 (<10 GHz)的首選。在結合一體在單一晶
片上時，會有許多問題產生，例如如何選擇通道與將 on-chip image 去除。目標
是利用低功率方式來工作電路。而電路的模擬是製作的第一步，尤其在非線性的
表現通常是模擬軟體最難克服的重點。 
 這是一個以微波系統為主的研討會，在亞洲國際上仍以日本與韓國的投入最
多，而大陸的研究正逐漸的發展，主要在模擬與被動元件方面，國內的學術上研
究也有很好的結果，並可以結合產業界更幾家重要的代工廠存在(TSMC, UMC
與 WIN)，加上 CIC 的製程提供，整個系統可以說是相當的完善，。 
 
三、建議 
 國內在此一領域從事的研究相當多，論文提出也不少，相當成功。唯應注意
大陸相關參與的熱烈，台灣的研究應該更重視基礎的建立，而非只向利益看齊。 
 
四、攜回資料名稱及內容 
 此次參予大會，共攜回厚重會議論文集 3 本、光碟片 1 張，參展廠商資料集、
與其他會議相關資料。 
 
 bump diameter is 50-μm. For circuit operated at 30 
GHz application, the height of bump varying from 
20 to 100μm is acceptable with < -20 dB loss. 
Inasmuch as the fabrication and the circuit layout 
are concerned, the Au-Sn bump with a diameter of 
50-μm and a height of 30-μm was used for Ka-band 
applications.  
Two discrete 0.15μm GaAs pHEMTs (2×75μm 
and 4×75μm gate periphery) with cutoff frequency 
(fT) of ~90GHz from WIN Semiconductors were 
used and characterized for this flip-chip microwave 
oscillator. The pHEMT device was fabricated with 
backside through via as the electrical ground after 
thinning wafer to final substrate thickness of 4-mil. 
GaAs wafer cost used for discrete devices to 
fabricate microwave circuit is significantly reduced 
compared with regular MMICs. Furthermore, a 
simple process for GaAs device without 
interconnection metallization and backside via 
process is sufficient for the flip-chip assembled 
circuit, which can reduce overall cost and shorted 
the process cycle but still maintain good microwave 
performance. 
To implement the flip-chip bonding, carrier 
(Al2O3 substrate) and the chip (GaAs pHEMT with 
RF pads) were heated to 300°C and 280°C, 
respectively, during bonding. The equivalent circuit 
of the pHEMT with both rf-pad and flip-chip bump 
model is shown in Fig. 1 [8][9]. The equivalent 
circuit model for flip-chip assembly was 
implemented by series resistor and inductor with 
parallel capacitors. Fig. 4 shows the measured and 
calculated S-parameters of the 0.15μm-gate GaAs 
pHEMT flip-chip assembled on Al2O3 substrate. 
Good agreement has been achieved from 50 MHz to 
40 GHz. The extracted the equivalent circuit 
parameters of the Au-Sn flip-chip model are listed 
in Table I. 
 
Fig. 1 The equivalent circuit of the pHEMT with rf-pad 
and flip-chip bump model. 
 
 
 
 
Table I Extracted parameters for Au-Sn flip-chip 
model. 
Parameter Value Parameter Value 
L1 (pH) 18 L2 (pH) 18 
R1(Ω) 0.4 R2 (Ω) 0.4 
C1 (fF) 15 C3(fF) 15 
C2 (fF) 15 C4 (fF) 15 
III. FLIP-CHIP ASSEMBLED CIRCUIT PERFORMANCE 
In order to implement a flip-chip assembled Ka-
band power amplifier, two-stage two transistors 
with stabilizer resistor and bypass capacitors were 
used. In addition to the characterized 0.15μm 
pHEMT with rf pads effect and flip-chip assembly 
equivalent circuit model, CPW passive elements and 
connections on Al2O3 substrate were fabricated to 
complete the oscillator. Fig. 2(a) shows the circuit 
diagram including device rf pad effect and flip-chip 
model. And Fig. 2(b) shows the corresponding 
layout with empty area dedicated to two pHEMTs 
for 1st- and 2nd-stage amplifier. 
 
 
(a) 
 
IMN
ISMN
OMN
Ground VG GroundGround
VD Ground VD GroundGround
2×75 4×75
RFin RFout
VG
ID1 ID2
 
(b) 
Fig. 2 (a) The circuit diagram for a flip-chip assembled 
pHEMT power amplifier. (b) Circuit layout with empty 
area for 2×75μm and 4×75μm pHEMTs.  
 
Fig. 3 (a) shows the optical photo for the 
fabricated passive components and CPW 
connections on Al2O3 substrate without pHEMT 
devices. Fig. 3 (b) shows the photo of the flip-chip 
assembled chip and carrier. 
 
