#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Fri May  5 13:54:40 2023
# Process ID: 13964
# Current directory: C:/Users/User/Desktop/hw3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14876 C:\Users\User\Desktop\hw3\project_1\project_1.xpr
# Log file: C:/Users/User/Desktop/hw3/project_1/vivado.log
# Journal file: C:/Users/User/Desktop/hw3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/hw3/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/User/Desktop/hw3/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.750 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/hw3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/hw3/project_1/project_1.sim/sim_1/behav/xsim/CO_P3_test_data3.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/hw3/project_1/project_1.sim/sim_1/behav/xsim/CO_P3_test_data2.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/hw3/project_1/project_1.sim/sim_1/behav/xsim/CO_P3_test_data1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/hw3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1bit
INFO: [VRFC 10-2458] undeclared symbol addAnd, assumed default net type wire [C:/Users/User/Desktop/計組/hw3/ALU_1bit.v:29]
INFO: [VRFC 10-2458] undeclared symbol addOR, assumed default net type wire [C:/Users/User/Desktop/計組/hw3/ALU_1bit.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol overflow, assumed default net type wire [C:/Users/User/Desktop/計組/hw3/Simple_Single_CPU.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Zero_Filled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Filled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/hw3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto f886a9782a8c4f7bbf0d88ad81807401 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto f886a9782a8c4f7bbf0d88ad81807401 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Simple_Single_CPU.v" Line 1. Module Simple_Single_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Program_Counter.v" Line 1. Module Program_Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Instr_Memory.v" Line 1. Module Instr_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Mux2to1.v" Line 1. Module Mux2to1(size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Reg_File.v" Line 1. Module Reg_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_Ctrl.v" Line 1. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Sign_Extend.v" Line 1. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Zero_Filled.v" Line 1. Module Zero_Filled doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU.v" Line 1. Module ALU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Mux3to1.v" Line 1. Module Mux3to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Simple_Single_CPU.v" Line 1. Module Simple_Single_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Program_Counter.v" Line 1. Module Program_Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Instr_Memory.v" Line 1. Module Instr_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Mux2to1.v" Line 1. Module Mux2to1(size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Reg_File.v" Line 1. Module Reg_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_Ctrl.v" Line 1. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Sign_Extend.v" Line 1. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Zero_Filled.v" Line 1. Module Zero_Filled doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU.v" Line 1. Module ALU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/計組/hw3/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.Mux2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Zero_Filled
Compiling module xil_defaultlib.Mux2to1(size=32)
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.ALU_1bit
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Mux3to1(size=32)
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1102.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/hw3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
============================================
   Congratulation. You pass  TA's pattern   
============================================
$stop called at time : 90 ns : File "C:/Users/User/Desktop/計組/hw3/TestBench.v" Line 263
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1102.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  5 16:08:01 2023...
