Analysis & Synthesis report for final_project_top
Sat Apr 28 21:21:50 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Apr 28 21:21:50 2018          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; final_project_top                          ;
; Top-level Entity Name              ; final_top_level                            ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; final_top_level    ; final_project_top  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Apr 28 21:21:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: hexdriver
Info (12021): Found 4 design units, including 4 entities, in source file lut.sv
    Info (12023): Found entity 1: sin_lut
    Info (12023): Found entity 2: cos_lut
    Info (12023): Found entity 3: wgt_mean
    Info (12023): Found entity 4: ray_lut
Info (12021): Found 1 design units, including 1 entities, in source file ang_lut.sv
    Info (12023): Found entity 1: ang_lut
Info (12021): Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv
    Info (12023): Found entity 1: ps2_mouse_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_top_level.sv
    Info (12023): Found entity 1: final_top_level
Info (12021): Found 6 design units, including 6 entities, in source file vector.sv
    Info (12023): Found entity 1: add_vector
    Info (12023): Found entity 2: sub_vector
    Info (12023): Found entity 3: mult_real
    Info (12023): Found entity 4: dot_product_scale
    Info (12023): Found entity 5: sqrt_real_32
    Info (12023): Found entity 6: sqrt_real
Info (12021): Found 3 design units, including 3 entities, in source file frame_buffer.sv
    Info (12023): Found entity 1: frame_buffer
    Info (12023): Found entity 2: color_shrink
    Info (12023): Found entity 3: color_expand
Info (12021): Found 1 design units, including 1 entities, in source file collision_detection.sv
    Info (12023): Found entity 1: collision_detection
Error (10170): Verilog HDL syntax error at sphere_reg.sv(61) near text "-" File: D:/ECE_385/final_project/sphere_reg.sv Line: 61
Error (10170): Verilog HDL syntax error at sphere_reg.sv(63) near text "-" File: D:/ECE_385/final_project/sphere_reg.sv Line: 63
Error (10170): Verilog HDL syntax error at sphere_reg.sv(66) near text "-" File: D:/ECE_385/final_project/sphere_reg.sv Line: 66
Error (10170): Verilog HDL syntax error at sphere_reg.sv(68) near text "-" File: D:/ECE_385/final_project/sphere_reg.sv Line: 68
Error (10112): Ignored design unit "sphere_reg_4" at sphere_reg.sv(5) due to previous errors File: D:/ECE_385/final_project/sphere_reg.sv Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file sphere_reg.sv
Info (12021): Found 1 design units, including 1 entities, in source file writeupdate.sv
    Info (12023): Found entity 1: increment_write
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper
Info (12021): Found 2 design units, including 2 entities, in source file output_files/testbench.sv
    Info (12023): Found entity 1: testbench
    Info (12023): Found entity 2: random_testbench
Info (12021): Found 17 design units, including 17 entities, in source file random.sv
    Info (12023): Found entity 1: rand_lut
    Info (12023): Found entity 2: random_0
    Info (12023): Found entity 3: random_1
    Info (12023): Found entity 4: random_2
    Info (12023): Found entity 5: random_3
    Info (12023): Found entity 6: random_4
    Info (12023): Found entity 7: random_5
    Info (12023): Found entity 8: random_6
    Info (12023): Found entity 9: random_7
    Info (12023): Found entity 10: random_8
    Info (12023): Found entity 11: random_9
    Info (12023): Found entity 12: random_10
    Info (12023): Found entity 13: random_11
    Info (12023): Found entity 14: random_12
    Info (12023): Found entity 15: random_13
    Info (12023): Found entity 16: random_14
    Info (12023): Found entity 17: random_15
Info (12021): Found 1 design units, including 1 entities, in source file hit_detection.sv
    Info (12023): Found entity 1: hit_detection
Info (12021): Found 1 design units, including 1 entities, in source file output_files/input_handler.sv
    Info (12023): Found entity 1: input_handler
Info (144001): Generated suppressed messages file D:/ECE_385/final_project/output_files/final_project_top.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning
    Error: Peak virtual memory: 735 megabytes
    Error: Processing ended: Sat Apr 28 21:21:50 2018
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ECE_385/final_project/output_files/final_project_top.map.smsg.


