# DeviceTree èªªæ˜

åœ¨ `arch/arm64/boot/dts/rockchip/rk3399.dtsi` ä¸­å¯ä»¥çœ‹åˆ° PCIe çš„ Device Tree å®šç¾©å¦‚ä¸‹ï¼š

```dts
pcie0: pcie@f8000000 {
	compatible = "rockchip,rk3399-pcie";
	#address-cells = <3>;
	#size-cells = <2>;
	aspm-no-l0s;
	clocks = <&cru ACLK_PCIE>, <&cru ACLK_PERF_PCIE>,
		 <&cru PCLK_PCIE>, <&cru SCLK_PCIE_PM>;
	clock-names = "aclk", "aclk-perf", "hclk", "pm";
	bus-range = <0x0 0x1f>;
	max-link-speed = <1>;
	linux,pci-domain = <0>;
	msi-map = <0x0 &its 0x0 0x1000>;
	interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
		     <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
		     <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>;
	interrupt-names = "sys", "legacy", "client";
	#interrupt-cells = <1>;
	interrupt-map-mask = <0 0 0 7>;
	interrupt-map = <0 0 0 1 &pcie0_intc 0>,
			<0 0 0 2 &pcie0_intc 1>,
			<0 0 0 3 &pcie0_intc 2>,
			<0 0 0 4 &pcie0_intc 3>;
	phys = <&pcie_phy>;
	phy-names = "pcie-phy";
	ranges = <0x83000000 0x0 0xfa000000 0x0 0xfa000000 0x0 0x1e00000
		  0x81000000 0x0 0xfbe00000 0x0 0xfbe00000 0x0 0x100000>;
	reg = <0x0 0xf8000000 0x0 0x2000000>,
	      <0x0 0xfd000000 0x0 0x1000000>;
	reg-names = "axi-base", "apb-base";
	resets = <&cru SRST_PCIE_CORE>, <&cru SRST_PCIE_MGMT>,
		 <&cru SRST_PCIE_MGMT_STICKY>, <&cru SRST_PCIE_PIPE>,
		 <&cru SRST_PCIE_PM>, <&cru SRST_P_PCIE>,
		 <&cru SRST_A_PCIE>;
	reset-names = "core", "mgmt", "mgmt-sticky", "pipe",
		      "pm", "pclk", "aclk";
	status = "disabled";
	pcie0_intc: interrupt-controller {
		interrupt-controller;
		#address-cells = <0>;
		#interrupt-cells = <1>;
	};
};
```

ç¾åœ¨æˆ‘å€‘ä¾†é€è¡Œè§£æï¼š

---

### `compatible = "rockchip,rk3399-pcie";`

é€™è¡Œæœƒå°æ‡‰åˆ°é©…å‹•ç¨‹å¼ä¸­çš„ `of_device_id` çµæ§‹ï¼Œç”¨ä¾†åŒ¹é…é©…å‹•èˆ‡è£ç½®æ¨¹ä¸­çš„ç¯€é»ã€‚

```c
// drivers/pci/host/pcie-rockchip.c
static const struct of_device_id rockchip_pcie_of_match[] = {
	{ .compatible = "rockchip,rk3399-pcie", },
	{}
};
```

ç•¶ Kernel è§£æ Device Tree æ™‚ï¼Œæœƒæ ¹æ“š `compatible` ä¸­çš„å­—ä¸²èˆ‡é©…å‹•ä¸­çš„æ¸…å–®åšæ¯”å°ï¼Œè‹¥åŒ¹é…æˆåŠŸï¼Œå‰‡æœƒç¶å®šå°æ‡‰çš„é©…å‹•ç¨‹å¼ã€‚

---

### `#address-cells = <3>;`

### `#size-cells = <2>;`

é€™å…©è¡Œçš„è¨­å®šè¡¨ç¤ºï¼š

* `#address-cells = <3>`ï¼šå­ç¯€é»çš„åœ°å€æ¬„ä½éœ€ä½¿ç”¨ä¸‰å€‹ `32-bit` æ•´æ•¸è¡¨ç¤ºï¼Œé€šå¸¸ç”¨æ–¼ PCIe é€™ç¨®éœ€è¦è¡¨ç¤ºå®Œæ•´ PCI bus ä½å€çš„è¨­å‚™ï¼ˆé«˜ä½ã€ä¸­ä½ã€ä½ä½ï¼‰ã€‚
* `#size-cells = <2>`ï¼šç”¨å…©å€‹ `32-bit` æ•´æ•¸ä¾†è¡¨ç¤ºè©²ç¯€é»æˆ–å­ç¯€é»çš„è¨˜æ†¶é«”å€æ®µå¤§å°ã€‚

é€™äº›å€¼æœƒåœ¨è§£æ `ranges` å±¬æ€§æ™‚ä½¿ç”¨ï¼Œç”¨ä¾†å®šç¾© PCI bus èˆ‡ SoC memory bus çš„å°æ‡‰é—œä¿‚ã€‚

---

### `aspm-no-l0s`

è¡¨ç¤º ASPM (Active State Power Management) ä¸æ”¯æ´ L0s ç‹€æ…‹ã€‚åœ¨é©…å‹•ä¸­ï¼Œç•¶ Device Tree ä¸­æœ‰ `aspm-no-l0s` å±¬æ€§æ™‚ï¼Œæœƒæ¸…é™¤ Root Complex ç«¯çš„ L0s èƒ½åŠ›ã€‚

```c
// Clear L0s from RC's link cap
if (of_property_read_bool(dev->of_node, "aspm-no-l0s")) {
	status = rockchip_pcie_read(rockchip, PCIE_RC_CONFIG_LINK_CAP);
	status &= ~PCIE_RC_CONFIG_LINK_CAP_L0S;
	rockchip_pcie_write(rockchip, status, PCIE_RC_CONFIG_LINK_CAP);
}
```

---

### Clock and Reset Settings

```dts
clocks = <&cru ACLK_PCIE>, <&cru ACLK_PERF_PCIE>,
	 <&cru PCLK_PCIE>, <&cru SCLK_PCIE_PM>;
clock-names = "aclk", "aclk-perf", "hclk", "pm";

resets = <&cru SRST_PCIE_CORE>, <&cru SRST_PCIE_MGMT>,
	 <&cru SRST_PCIE_MGMT_STICKY>, <&cru SRST_PCIE_PIPE>,
	 <&cru SRST_PCIE_PM>, <&cru SRST_P_PCIE>,
	 <&cru SRST_A_PCIE>;
reset-names = "core", "mgmt", "mgmt-sticky", "pipe",
	"pm", "pclk", "aclk";
```

é€™äº› clock å’Œ reset è¨­å®šæœƒåœ¨ `rockchip_pcie_parse_dt` ä¸­è§£æï¼Œä¸¦å„²å­˜åœ¨ `struct rockchip_pcie` ä¸­ã€‚

```c
struct rockchip_pcie {
	...
	struct reset_control *core_rst;
	struct reset_control *mgmt_rst;
	struct reset_control *mgmt_sticky_rst;
	struct reset_control *pipe_rst;
	struct reset_control *pm_rst;
	struct reset_control *pclk_rst;
	struct reset_control *aclk_rst;
	struct clk *aclk_pcie;
	struct clk *aclk_perf_pcie;
	struct clk *hclk_pcie;
	struct clk *clk_pcie_pm;
	...
};
```

---

### Bus Range Settings

```dts
bus-range = <0x0 0x1f>;
```

åœ¨ `rockchip_pcie_probe` å‘¼å« `of_pci_get_host_bridge_resources` è§£æã€‚

```c
int of_pci_get_host_bridge_resources(...) {
	...
	err = of_pci_parse_bus_range(dev, bus_range);
	if (err) {
		bus_range->start = busno;
		bus_range->end = bus_max;
		bus_range->flags = IORESOURCE_BUS;
	} else {
		if (bus_range->end > bus_range->start + bus_max)
			bus_range->end = bus_range->start + bus_max;
	}
	pci_add_resource(resources, bus_range);
	...
}
```

---

### Link Speed Setting

```dts
max-link-speed = <1>;
```

é€é `of_pci_get_max_link_speed` è§£æã€‚

```c
int of_pci_get_max_link_speed(struct device_node *node) {
	u32 max_link_speed;
	if (of_property_read_u32(node, "max-link-speed", &max_link_speed) ||
	    max_link_speed > 4)
		return -EINVAL;
	return max_link_speed;
}
```

| æ•¸å­— | é€Ÿåº¦ç­‰ç´š                 | å‚³è¼¸é€Ÿåº¦ï¼ˆæ¯ laneï¼‰ |
| -- | -------------------- | ------------ |
| 1  | PCIe Gen1 (2.5 GT/s) | ç´„ 250 MB/s   |
| 2  | PCIe Gen2 (5.0 GT/s) | ç´„ 500 MB/s   |
| 3  | PCIe Gen3 (8.0 GT/s) | ç´„ 985 MB/s   |
| 4  | PCIe Gen4 (16 GT/s)  | ç´„ 1969 MB/s  |

---

### PCI Domain Setting

```dts
linux,pci-domain = <0>;
```

é€é `of_get_pci_domain_nr` å–å¾—ã€‚ç”¨ä¾†å€åˆ†å¤šå€‹ PCIe æ§åˆ¶å™¨çš„ domainã€‚

PCI è£ç½®å®Œæ•´ä½å€æ ¼å¼ï¼š`[domain]:[bus]:[device].[function]`

---

### MSI Mapping

```dts
msi-map = <0x0 &its 0x0 0x1000>;
```

æ ¼å¼å¦‚ä¸‹ï¼š

```
msi-map = <device-id-base phandle msi-base msi-count>;
```

| æ¬„ä½             | èªªæ˜                           |
| -------------- | ---------------------------- |
| device-id-base | èµ·å§‹ RID                       |
| phandle        | æŒ‡å‘ GIC-ITS çš„ node            |
| msi-base       | ITS ä¸­çš„ virtual device ID èµ·å§‹å€¼ |
| msi-count      | å¯ç”¨ ID æ•¸é‡                     |

---

### Interrupts Settings

```dts
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
	     <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
	     <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>;
interrupt-names = "sys", "legacy", "client";
#interrupt-cells = <1>;
interrupt-map-mask = <0 0 0 7>;
interrupt-map = <0 0 0 1 &pcie0_intc 0>,
		<0 0 0 2 &pcie0_intc 1>,
		<0 0 0 3 &pcie0_intc 2>,
		<0 0 0 4 &pcie0_intc 3>;

pcie0_intc: interrupt-controller {
		interrupt-controller;
		#address-cells = <0>;
		#interrupt-cells = <1>;
	};		
```

é€™æ¨£è¨­å®šè¡¨ç¤º PCIe Device ç”¢ç”Ÿçš„ INTA\~INTD å°‡é€é `pcie0_intc` åšä¸­æ–·è½‰è­¯ã€‚

#### sys interrupt handler

è™•ç† Core èˆ‡ PHY äº‹ä»¶ã€‚

#### legacy interrupt handler

ç”¨ `irq_set_chained_handler_and_data()` è€Œé `devm_request_irq()` æ˜¯å› ç‚º legacy ä¸­æ–·ä¸æ˜¯å–®ç´”è¨­å‚™ä¸­æ–·ï¼Œè€Œæ˜¯å¾ PCIe RC æ¥æ”¶åˆ°çš„â€œä¸­æ–·åˆ†æ´¾å™¨â€è¨Šè™Ÿï¼Œéœ€è¦é€é `irq_domain` å°æ‡‰å¾Œè½‰ç™¼ã€‚

```c
irq_set_chained_handler_and_data(irq, rockchip_pcie_legacy_int_handler, rockchip);
```

è™•ç†å‡½æ•¸å¦‚ä¸‹ï¼š

```c
static void rockchip_pcie_legacy_int_handler(struct irq_desc *desc) {
	...
	reg = rockchip_pcie_read(rockchip, PCIE_CLIENT_INT_STATUS);
	reg = (reg & PCIE_CLIENT_INTR_MASK) >> PCIE_CLIENT_INTR_SHIFT;
	while (reg) {
		hwirq = ffs(reg) - 1;
		reg &= ~BIT(hwirq);
		virq = irq_find_mapping(rockchip->irq_domain, hwirq);
		if (virq)
			generic_handle_irq(virq);
		else
			dev_err(dev, "unexpected IRQ, INT%d\n", hwirq);
	}
	...
}
```

ç„¶å¾Œåœ¨ `rockchip_pcie_probe` è£¡å‘¼å«ï¼š

```c
rockchip_pcie_init_irq_domain(rockchip);
```

ä¾†å»ºç«‹å°æ‡‰çš„ `irq_domain`ã€‚

---

### PHY Setting

```dts
phys = <&pcie_phy>;
phy-names = "pcie-phy";
```

é©…å‹•åœ¨ `rockchip_pcie_parse_dt()` ä¸­å‘¼å« `devm_phy_get()` ä»¥å–å¾—å°æ‡‰çš„ PHYï¼Œä¸¦å°‡å…¶å„²å­˜æ–¼ `rockchip_pcie` çµæ§‹é«”ä¸­ï¼š

```c
static int rockchip_pcie_parse_dt(struct rockchip_pcie* rockchip)
{
	...

	rockchip->phy = devm_phy_get(dev, "pcie_phy");
	if (IS_ERR(rockchip->phy)) {
		if (PTR_ERR(rockchip->phy) != -EPROBE_DEFER)
			dev_err(dev, "Failed to get PCIe PHY\n");
		return PTR_ERR(rockchip->phy);
	}

	...
}
```

ä¹‹å¾Œåœ¨ `rockchip_pcie_init_port()` ä¸­ï¼Œæœƒé€é `phy_init()` åŠ `phy_power_on()` å®Œæˆ PHY çš„åˆå§‹åŒ–èˆ‡ä¸Šé›»ï¼š

```c
static int rockchip_pcie_init_port(struct rockchip_pcie *rockchip)
{
	...

	err = phy_init(rockchip->phy);
	if (err) {
		dev_err(dev, "Failed to init PHY, err: %d\n", err);
		return err;
	}

	err = phy_power_on(rockchip->phy);
	if (err) {
		dev_err(dev, "Failed to power on PHY, err: %d\n", err);
		return err;
	}

	...
}
```

è€Œåœ¨ `rockchip_pcie_suspend_noirq()` ä¸­ï¼Œå‰‡æœƒå‘¼å« `phy_power_off()` å’Œ `phy_exit()` ä¾†å®Œæˆ suspend éšæ®µçš„ PHY é—œé–‰èˆ‡è³‡æºé‡‹æ”¾ï¼š

```c
static int __maybe_unused rockchip_pcie_suspend_noirq(struct device *dev)
{
	...

	phy_power_off(rockchip->phy);
	phy_exit(rockchip->phy);

	...
}
```

---

### Ranges Settingï¼ˆPCIe Address Mappingï¼‰

```dts
ranges = <0x83000000 0x0 0xfa000000  0x0 0xfa000000  0x0 0x1e00000
          0x81000000 0x0 0xfbe00000  0x0 0xfbe00000  0x0 0x100000>;
```

é©…å‹•åœ¨ `rockchip_pcie_probe()` ä¸­ï¼Œé€é `of_pci_get_host_bridge_resources()` ä¾†è§£æä¸Šè¿° `ranges` å±¬æ€§ï¼š

```c
static int rockchip_pcie_probe(struct platform_device *pdev)
{
	...

	err = of_pci_get_host_bridge_resources(dev->of_node, 0, 0xff,
					       &res, &io_base);
	if (err)
		goto err_init_port;

	...
}
```

é€™å€‹ API æœ€çµ‚æœƒå‘¼å« `of_pci_range_parser_init()` å°‡ `ranges` åˆå§‹åŒ–æˆä¸€å€‹å¯è§£æçš„çµæ§‹ï¼Œä¸¦é€é `for_each_of_pci_range()` ä¾†ä¾åºè§£ææ¯ç­† entryï¼š

```c
int of_pci_get_host_bridge_resources(...)
{
	...

	err = of_pci_range_parser_init(&parser, dev);
	if (err)
		goto parse_failed;

	for_each_of_pci_range(&parser, &range) {
		...
		of_pci_range_to_resource(&range, dev, res);
		pci_add_resource_offset(resources, res, res->start - range.pci_addr);
	}
}
```

---

#### `ranges` æ ¼å¼èªªæ˜

`ranges` æ¯ä¸€ç­† entry çš„çµæ§‹ç‚ºï¼š

```
<child_bus_addr> <parent_phys_addr> <size>
```

å…¶ä¸­ï¼š

* `child_bus_addr` çš„é•·åº¦ç”±æ­¤ node çš„ `#address-cells` æ±ºå®šï¼ˆRK3399 ç‚º 3ï¼‰
* `parent_phys_addr` çš„é•·åº¦ç”±æ ¹ç¯€é»çš„ `#address-cells` æ±ºå®šï¼ˆRK3399 ç‚º 2ï¼‰
* `size` çš„é•·åº¦ç”±æ­¤ node çš„ `#size-cells` æ±ºå®šï¼ˆRK3399 ç‚º 2ï¼‰

æ‰€ä»¥æ¯ç­† `ranges` entry ä½”ç”¨ 3 + 2 + 2 = **7 å€‹ 32-bit cells**ã€‚

---

#### ğŸ§¾ å¯¦éš›è§£æ

RK3399 çš„ `ranges` å°‡è¢«è§£æç‚ºå…©å€‹ entryï¼š

```text
Entry 1:
0x83000000 0x0 0xfa000000   // PCIe bus address
0x0        0xfa000000       // CPU physical address
0x0        0x1e00000        // size: 0x1e00000 (30M Bytes)

Entry 2:
0x81000000 0x0 0xfbe00000   // PCIe I/O address
0x0        0xfbe00000       // CPU physical address
0x0        0x100000         // size: 0x100000 (1M Bytes)
```

---

#### ğŸ·ï¸ Address Typeï¼ˆæ ¹æ“š PCI specï¼‰

æ¯ç­† `child_bus_addr` çš„é«˜ 32-bit è¡¨ç¤ºå…¶è³‡æºé¡å‹ï¼š

| è³‡æºé¡å‹                | æ¨™èªŒä½å€¼       |
| ------------------- | ---------- |
| I/O                 | 0x81000000 |
| Memory              | 0x82000000 |
| Prefetchable Memory | 0x83000000 |

é€™äº›è³‡è¨Šæœ€çµ‚æœƒè¢«è½‰æ›ç‚º `struct resource` çµæ§‹ï¼Œä¾›å¾ŒçºŒ PCI è£ç½®ä½¿ç”¨ã€‚

---

### Register Setting

```dts
reg = <0x0 0xf8000000 0x0 0x2000000>,
      <0x0 0xfd000000 0x0 0x1000000>;
reg-names = "axi-base", "apb-base";
```

æ ¹æ“š RK3399 æ ¹ç¯€é»ä¸­ `#address-cells = <2>` èˆ‡ `#size-cells = <2>`ï¼Œæ¯ç­† `reg` entry ç‚ºï¼š

```
<phys_addr (2 cells)> <size (2 cells)>
```

å› æ­¤å¯è¢«è§£æç‚ºï¼š

```text
AXI Base:
Phys Addr = 0xf8000000
Size      = 0x2000000  (32MB)

APB Base:
Phys Addr = 0xfd000000
Size      = 0x1000000  (16MB)
```

é€™äº›å€åŸŸæ˜¯ PCIe controller çš„ MMIO å¯„å­˜å™¨ç©ºé–“ï¼Œæœƒè¢« ioremap åˆ° kernel space ä¾›é©…å‹•ä½¿ç”¨ã€‚

---

