<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_6b2c1e3aae921ca15ccf6ff784661eea.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef _SAMG55_SPI_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define _SAMG55_SPI_COMPONENT_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_spi.xhtml">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#ad734fbd4fd26168d4677c0620e5efc02">   57</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_spi.xhtml#ad734fbd4fd26168d4677c0620e5efc02">SPI_CR</a>;        </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a648508291f5d4893e6e85546bcf153db">   58</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#a648508291f5d4893e6e85546bcf153db">SPI_MR</a>;        </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#af9e9f674383afb8c517e99b44a4fc9eb">   59</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_spi.xhtml#af9e9f674383afb8c517e99b44a4fc9eb">SPI_RDR</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a8c8f55ee122f6b0ad33d438a4f1ff1ef">   60</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_spi.xhtml#a8c8f55ee122f6b0ad33d438a4f1ff1ef">SPI_TDR</a>;       </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#ae1f91a373e95428f2e2b1d6bfab333b2">   61</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_spi.xhtml#ae1f91a373e95428f2e2b1d6bfab333b2">SPI_SR</a>;        </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a2cde5578804cb090b599fe07eeaa04d4">   62</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_spi.xhtml#a2cde5578804cb090b599fe07eeaa04d4">SPI_IER</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a8c8575c6d9cf819ce6aff62ea79276eb">   63</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_spi.xhtml#a8c8575c6d9cf819ce6aff62ea79276eb">SPI_IDR</a>;       </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a9b25e67749c807004595f3301c65b9ad">   64</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_spi.xhtml#a9b25e67749c807004595f3301c65b9ad">SPI_IMR</a>;       </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a25020c28d26d3ffec0c2a8dea5432172">   65</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[4];</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#ac9b25d8e566638e1ae193b804c09c52f">   66</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_CSR[2];    </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a09ad808523a8dd72dccdba9fa633ab8b">   67</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[4];</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a2684ff9e064589ee52aee8e30bf8046f">   68</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#a2684ff9e064589ee52aee8e30bf8046f">SPI_CMPR</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a935787c9de80accf154c36cd9f04859c">   69</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[38];</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#aa50a6b8d402cbb0f75e48cdbfd3a077c">   70</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#aa50a6b8d402cbb0f75e48cdbfd3a077c">SPI_WPMR</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#adc4d26963ecf8db62fc9fea6e8841c33">   71</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_spi.xhtml#adc4d26963ecf8db62fc9fea6e8841c33">SPI_WPSR</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a7507d1d921981fe6c0035be411a49ba4">   72</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved4[5];</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a5ec47f23d215a6fc82f3d44c950552f5">   73</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#a5ec47f23d215a6fc82f3d44c950552f5">SPI_RPR</a>;       </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a62b11fc9faced58701e29cdc21764e2a">   74</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#a62b11fc9faced58701e29cdc21764e2a">SPI_RCR</a>;       </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a35d241545a51c84508a8db5cb2cdbaec">   75</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#a35d241545a51c84508a8db5cb2cdbaec">SPI_TPR</a>;       </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#af953d2ec0baa5194f7eac96f6ef6d02e">   76</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#af953d2ec0baa5194f7eac96f6ef6d02e">SPI_TCR</a>;       </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#ad1998c4f1270d51750e20340cf36c6d2">   77</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#ad1998c4f1270d51750e20340cf36c6d2">SPI_RNPR</a>;      </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#ae48688fc320b68028e3188394697d10a">   78</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#ae48688fc320b68028e3188394697d10a">SPI_RNCR</a>;      </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a007152d97e8784f378265b5b9b5bd2d7">   79</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#a007152d97e8784f378265b5b9b5bd2d7">SPI_TNPR</a>;      </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a0eac84429daa7277e68a62208efd38c3">   80</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_spi.xhtml#a0eac84429daa7277e68a62208efd38c3">SPI_TNCR</a>;      </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a07382c5151d462f6cfd70335d7e01a8d">   81</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_spi.xhtml#a07382c5151d462f6cfd70335d7e01a8d">SPI_PTCR</a>;      </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_spi.xhtml#a2d3b9be834aa8108416e67ddd8cb6008">   82</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_spi.xhtml#a2d3b9be834aa8108416e67ddd8cb6008">SPI_PTSR</a>;      </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;} <a class="code" href="struct_spi.xhtml">Spi</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* -------- SPI_CR : (SPI Offset: 0x000) SPI Control Register -------- */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga18e49c9e57711f924dfedfd2f0ed649c">   86</a></span>&#160;<span class="preprocessor">#define SPI_CR_SPIEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6033c504d035c6742001457c4af46117">   87</a></span>&#160;<span class="preprocessor">#define SPI_CR_SPIDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gae38a67df1f3efd301c202f553c2731b3">   88</a></span>&#160;<span class="preprocessor">#define SPI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaaffb901a22dfe5f83e7e1849b53d8f1f">   89</a></span>&#160;<span class="preprocessor">#define SPI_CR_REQCLR (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaee7187afaf8a064de2b4386d5ca386b2">   90</a></span>&#160;<span class="preprocessor">#define SPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_MR : (SPI Offset: 0x004) SPI Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6cb9df56f1ed31b09bb13f2cb667b7b0">   92</a></span>&#160;<span class="preprocessor">#define SPI_MR_MSTR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9ca9841edc87c230a7133e73225eace4">   93</a></span>&#160;<span class="preprocessor">#define SPI_MR_PS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaabed13bbc11a6de9dd4973503c65efb1">   94</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCSDEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad2eab481c4b49f2d927c266e7d311fa1">   95</a></span>&#160;<span class="preprocessor">#define SPI_MR_BRSRCCLK (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gae38ad52c84a5a98bbb033255b2078762">   96</a></span>&#160;<span class="preprocessor">#define   SPI_MR_BRSRCCLK_PERIPH_CLK (0x0u &lt;&lt; 3) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga1ed02131f2042fa86bf2e1f5924d05de">   97</a></span>&#160;<span class="preprocessor">#define   SPI_MR_BRSRCCLK_PMC_PCK (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad83d639a5fcafd4e97017d4cc9fb8975">   98</a></span>&#160;<span class="preprocessor">#define SPI_MR_MODFDIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab353dbc5ae459b9babad4a2b3cc1be97">   99</a></span>&#160;<span class="preprocessor">#define SPI_MR_WDRBT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab385ebbd203f156ff46a39ea17755452">  100</a></span>&#160;<span class="preprocessor">#define SPI_MR_LLB (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad084523f106de5a5f86845f5ff1d2bec">  101</a></span>&#160;<span class="preprocessor">#define SPI_MR_CMPMODE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad8b9b5fe33b54414724fb746efaa61c5">  102</a></span>&#160;<span class="preprocessor">#define   SPI_MR_CMPMODE_FLAG_ONLY (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga77fc6869e2ff62023b51109e8ef6c2d8">  103</a></span>&#160;<span class="preprocessor">#define   SPI_MR_CMPMODE_START_CONDITION (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga98bb8412434c4013fe81a209876a936d">  104</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCS_Pos 16</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga204505b639ffd30a0b3fe42cdaf5754c">  105</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCS_Msk (0x3u &lt;&lt; SPI_MR_PCS_Pos) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga7c6b524f610c76238ca9e4cb24ccb603">  106</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabf2b423c0da7c1324db52c625d476049">  107</a></span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS_Pos 24</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9ba686c6d3aba29bfa363b65ddd16877">  108</a></span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS_Msk (0xffu &lt;&lt; SPI_MR_DLYBCS_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga375e18a7ef3cfdfd1bdfafcc3c9235de">  109</a></span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x008) SPI Receive Data Register -------- */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga3c3b4a9abdcc8edbd135513a88460bfc">  111</a></span>&#160;<span class="preprocessor">#define SPI_RDR_RD_Pos 0</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga09e45fbff420a0436869160ea3e96b4b">  112</a></span>&#160;<span class="preprocessor">#define SPI_RDR_RD_Msk (0xffffu &lt;&lt; SPI_RDR_RD_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6a9992a6cca823fbe997b6045451aa6d">  113</a></span>&#160;<span class="preprocessor">#define SPI_RDR_PCS_Pos 16</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga2dd5820a581e24546853af787e511dbd">  114</a></span>&#160;<span class="preprocessor">#define SPI_RDR_PCS_Msk (0xfu &lt;&lt; SPI_RDR_PCS_Pos) </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_TDR : (SPI Offset: 0x00C) SPI Transmit Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9b2a421f5088b3753b4a067fdd96e9c9">  116</a></span>&#160;<span class="preprocessor">#define SPI_TDR_TD_Pos 0</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabbaac983bfec5d0d9a48192c549e2581">  117</a></span>&#160;<span class="preprocessor">#define SPI_TDR_TD_Msk (0xffffu &lt;&lt; SPI_TDR_TD_Pos) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6ce99dec36e2a21756edb67f34ce7884">  118</a></span>&#160;<span class="preprocessor">#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga73461db4882d2fc9f46965ca39cfa5db">  119</a></span>&#160;<span class="preprocessor">#define SPI_TDR_PCS_Pos 16</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga0b195ce01bdd06c5f0eb6c892108f1fc">  120</a></span>&#160;<span class="preprocessor">#define SPI_TDR_PCS_Msk (0xfu &lt;&lt; SPI_TDR_PCS_Pos) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabe73c458c7378a83a85454f37e62030c">  121</a></span>&#160;<span class="preprocessor">#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6cafe9086ebb0a0b39ada838a98528bc">  122</a></span>&#160;<span class="preprocessor">#define SPI_TDR_LASTXFER (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_SR : (SPI Offset: 0x010) SPI Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab1016447bf7e9804ded0679d3acceb6c">  124</a></span>&#160;<span class="preprocessor">#define SPI_SR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga83c040f5551321ce4d005ed71ae179ad">  125</a></span>&#160;<span class="preprocessor">#define SPI_SR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabaa043349833dc7b8138969c64f63adf">  126</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaf26d14d58b00dde1fc4e9b6ee306f187">  127</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga654770e2c8330c34744aad2b68505bf6">  128</a></span>&#160;<span class="preprocessor">#define SPI_SR_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gafee547f32746973fe83150582a870de0">  129</a></span>&#160;<span class="preprocessor">#define SPI_SR_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga098a999b437e681d5919676946acf133">  130</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab1a67d37dd28c3cae3c9e7b1802a3914">  131</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabeda016ebc9ea6b515755cd56e78a8fe">  132</a></span>&#160;<span class="preprocessor">#define SPI_SR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga84407cd4d97c87ff79ddf135427ecfe4">  133</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaaa676bbaa36a74be559ee6a5d46eaa9d">  134</a></span>&#160;<span class="preprocessor">#define SPI_SR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaa12d0e78ea8b8c5402a377cf31a4fe19">  135</a></span>&#160;<span class="preprocessor">#define SPI_SR_CMP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gae7580fa93c7e03c5bb5538abc0dfc152">  136</a></span>&#160;<span class="preprocessor">#define SPI_SR_SPIENS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IER : (SPI Offset: 0x014) SPI Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga1105f94156b60c5ee82de84925b30178">  138</a></span>&#160;<span class="preprocessor">#define SPI_IER_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga04e042ee66fcf2a93c27921abca640e4">  139</a></span>&#160;<span class="preprocessor">#define SPI_IER_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga052ed154bfbc9fa3aa97e3a3aa619687">  140</a></span>&#160;<span class="preprocessor">#define SPI_IER_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga34a22f2529e88361ef639e93eb318659">  141</a></span>&#160;<span class="preprocessor">#define SPI_IER_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga4a2f128d82daf1e1c65cd0fbf23988f7">  142</a></span>&#160;<span class="preprocessor">#define SPI_IER_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaffdb41307e92eddbed4e3a7a3821b1ff">  143</a></span>&#160;<span class="preprocessor">#define SPI_IER_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga2a1704244b25cb096f78285a3db5d03f">  144</a></span>&#160;<span class="preprocessor">#define SPI_IER_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad9094778f4b2bc2f5f4987bba9d8a290">  145</a></span>&#160;<span class="preprocessor">#define SPI_IER_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaccb704204fcb7d07ca807b608c3e19ca">  146</a></span>&#160;<span class="preprocessor">#define SPI_IER_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga0113a457347e793c91055a4edb98e5a3">  147</a></span>&#160;<span class="preprocessor">#define SPI_IER_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga1ff8797fb0a9d82230514cd9d5caac59">  148</a></span>&#160;<span class="preprocessor">#define SPI_IER_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaae7f36764b872071b5e1608fde5fb917">  149</a></span>&#160;<span class="preprocessor">#define SPI_IER_CMP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x018) SPI Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabdb3e78af146a108e460424053a9db92">  151</a></span>&#160;<span class="preprocessor">#define SPI_IDR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga87757165dbe02f10c128f465eec220ba">  152</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga30165a04bb5f28d0b4868be8474acf1c">  153</a></span>&#160;<span class="preprocessor">#define SPI_IDR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga2d169c1bd619fe85b3387b374f580b09">  154</a></span>&#160;<span class="preprocessor">#define SPI_IDR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga7d70033502968ce022e6da4d7a4e41cf">  155</a></span>&#160;<span class="preprocessor">#define SPI_IDR_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga16af462d25e294782a53842df3577e89">  156</a></span>&#160;<span class="preprocessor">#define SPI_IDR_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga98f603f7f6a65fc65bdd86331bc69af0">  157</a></span>&#160;<span class="preprocessor">#define SPI_IDR_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga1946e479b597da2207871e6e99a571ed">  158</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga728d5a8cad7c29250360f0157b5e8f79">  159</a></span>&#160;<span class="preprocessor">#define SPI_IDR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaddf4b26c2541629e1997132e50178b4f">  160</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga795088b6ea6b89af56c9d5bd3bba66cb">  161</a></span>&#160;<span class="preprocessor">#define SPI_IDR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga2569af598c336186d67a6abef93eadfd">  162</a></span>&#160;<span class="preprocessor">#define SPI_IDR_CMP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x01C) SPI Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gacba1530f6c28a001ec4c36c25d391cdf">  164</a></span>&#160;<span class="preprocessor">#define SPI_IMR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga1ae4f282e180509cbb5e8b19598243b9">  165</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga8a2186d7a3469d20ed526dd3678bcbf2">  166</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gac07260e5ce36c6a0b6911ffe0a8b0a63">  167</a></span>&#160;<span class="preprocessor">#define SPI_IMR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga028366ccea4bbf9b6bf817fc5c91fd67">  168</a></span>&#160;<span class="preprocessor">#define SPI_IMR_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga29a6b350d6fe16cbc2f0ee3017aed951">  169</a></span>&#160;<span class="preprocessor">#define SPI_IMR_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga31e1ab447e1c747e821ecc60906825b1">  170</a></span>&#160;<span class="preprocessor">#define SPI_IMR_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gacba0b97a51e66dc1d7c2036d12d8a6d6">  171</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga19e20161f498a459839b5b2b1e45be4b">  172</a></span>&#160;<span class="preprocessor">#define SPI_IMR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad4614e5714a116d626d45bb98fabac74">  173</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga4b17e314a7181955c68b713a74d2a386">  174</a></span>&#160;<span class="preprocessor">#define SPI_IMR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9db2e669c2c8f6921969325a8329574b">  175</a></span>&#160;<span class="preprocessor">#define SPI_IMR_CMP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_CSR[2] : (SPI Offset: 0x030) SPI Chip Select Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaa32540a52ce9bec344c733e63578c1e5">  177</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CPOL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab1ac2d1468b0bcaf5699b4f7ca338278">  178</a></span>&#160;<span class="preprocessor">#define SPI_CSR_NCPHA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaf55a6eabcdcc72e93d8316de76e22f0f">  179</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CSNAAT (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaa80e81d8dc4efe289e56e31f04896bb1">  180</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CSAAT (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga258e39598582afc45f14b9ef8cdf42fe">  181</a></span>&#160;<span class="preprocessor">#define SPI_CSR_BITS_Pos 4</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9f4c680f57d1ded5c34993cffc91bd94">  182</a></span>&#160;<span class="preprocessor">#define SPI_CSR_BITS_Msk (0xfu &lt;&lt; SPI_CSR_BITS_Pos) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga8549c361b375d157602dee315513c150">  183</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_8_BIT (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab02437662c1d559ea485ac7d39e88dba">  184</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_9_BIT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6fc81b52de5354cd3b92615ad1b55496">  185</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_10_BIT (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga0cb17f459512707bd7d1dd718a3abe6e">  186</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_11_BIT (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga4d7b32df6f855f2dddf62b27a61c167f">  187</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_12_BIT (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga73c6f8ce576ea59ae84a0745bde2fcf9">  188</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_13_BIT (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9f50944da65963d4e710e798eb1b4ffb">  189</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_14_BIT (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga421d68bc73d5065443e29cdd9f3fc2d8">  190</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_15_BIT (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga04ecfd6c12d345ef631c6e8cfc29df6c">  191</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_16_BIT (0x8u &lt;&lt; 4) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gae6ae17c888b48816bf0e11a161d8ac71">  192</a></span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR_Pos 8</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga2f43c4d328adbac6ce40e5cfbf489c3d">  193</a></span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR_Msk (0xffu &lt;&lt; SPI_CSR_SCBR_Pos) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga79a3b403edc0716791844ff68b28f345">  194</a></span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6e819d6b871a3792ec34ccb65bc0d408">  195</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS_Pos 16</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaa09d39f94f35fb03298dc0fd811d86b5">  196</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS_Msk (0xffu &lt;&lt; SPI_CSR_DLYBS_Pos) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga3941994b67e6d6f31e1bf2c5be54a20a">  197</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gae954fb84cf6a98ba767786c6bf99b8ea">  198</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT_Pos 24</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gacfa9a89f587873cca6797fb1a3a1f76d">  199</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT_Msk (0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga83472baced06540c97a84138c4e0921c">  200</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* -------- SPI_CMPR : (SPI Offset: 0x048) SPI Comparison Register -------- */</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad2332c89f65d6946952ffc05ea5e57be">  202</a></span>&#160;<span class="preprocessor">#define SPI_CMPR_VAL1_Pos 0</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9d504a50712238a01e58999391362b6a">  203</a></span>&#160;<span class="preprocessor">#define SPI_CMPR_VAL1_Msk (0xffffu &lt;&lt; SPI_CMPR_VAL1_Pos) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga782fe54294e46687739d236d9316cb2e">  204</a></span>&#160;<span class="preprocessor">#define SPI_CMPR_VAL1(value) ((SPI_CMPR_VAL1_Msk &amp; ((value) &lt;&lt; SPI_CMPR_VAL1_Pos)))</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga48722f29e85fd99299237963bde10b9e">  205</a></span>&#160;<span class="preprocessor">#define SPI_CMPR_VAL2_Pos 16</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga501f7c067d0ffb4a2f5997527693c2f9">  206</a></span>&#160;<span class="preprocessor">#define SPI_CMPR_VAL2_Msk (0xffffu &lt;&lt; SPI_CMPR_VAL2_Pos) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gae92e53ebab7f8657ea80559b5ffc81c6">  207</a></span>&#160;<span class="preprocessor">#define SPI_CMPR_VAL2(value) ((SPI_CMPR_VAL2_Msk &amp; ((value) &lt;&lt; SPI_CMPR_VAL2_Pos)))</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* -------- SPI_WPMR : (SPI Offset: 0x0E4) SPI Write Protection Mode Register -------- */</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabac843beb0be37bdb38953c1180c7761">  209</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga554eabdaa35d2efa16e3b68128386a2c">  210</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga7254c94ec647be0fb21569bd816dff76">  211</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SPI_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gad5eacda218874e9f160526fd09b840f7">  212</a></span>&#160;<span class="preprocessor">#define   SPI_WPMR_WPKEY_PASSWD (0x535049u &lt;&lt; 8) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_WPSR : (SPI Offset: 0x0E8) SPI Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga2fdfc086344d7f94c78b3411f9300ff6">  214</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab5938ab029cbff7d33f85030efee59a1">  215</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga85243137e58ab2f2dfe757f0d5847744">  216</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVSRC_Msk (0xffu &lt;&lt; SPI_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_RPR : (SPI Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga0417d1b3c85cad94dbcd1d0124418750">  218</a></span>&#160;<span class="preprocessor">#define SPI_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga898c9e97c619104423090925b1914b94">  219</a></span>&#160;<span class="preprocessor">#define SPI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; SPI_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga97db03dfac83755cf20c2bf3c2aa4a28">  220</a></span>&#160;<span class="preprocessor">#define SPI_RPR_RXPTR(value) ((SPI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; SPI_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* -------- SPI_RCR : (SPI Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9a16c801473e03d0069eef61bfacdeb4">  222</a></span>&#160;<span class="preprocessor">#define SPI_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga03e600a313aaa011d47c654629ca1cd5">  223</a></span>&#160;<span class="preprocessor">#define SPI_RCR_RXCTR_Msk (0xffffu &lt;&lt; SPI_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga0521de2d21e13c24fc163d02395d5041">  224</a></span>&#160;<span class="preprocessor">#define SPI_RCR_RXCTR(value) ((SPI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; SPI_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* -------- SPI_TPR : (SPI Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga87f18d0a32e886e21819df80ec6f7c30">  226</a></span>&#160;<span class="preprocessor">#define SPI_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga4363ad22abbafb00d68dc1f29bf5356c">  227</a></span>&#160;<span class="preprocessor">#define SPI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; SPI_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga299c34344f9ffd16fe8b8322aeaf7067">  228</a></span>&#160;<span class="preprocessor">#define SPI_TPR_TXPTR(value) ((SPI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; SPI_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* -------- SPI_TCR : (SPI Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga246fcaa1ece7a7bf30c6c97a49032284">  230</a></span>&#160;<span class="preprocessor">#define SPI_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gac33fbab0069d07ea5afebffee150877d">  231</a></span>&#160;<span class="preprocessor">#define SPI_TCR_TXCTR_Msk (0xffffu &lt;&lt; SPI_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga9dfb89e26d5c35d10118ee4963a5089e">  232</a></span>&#160;<span class="preprocessor">#define SPI_TCR_TXCTR(value) ((SPI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; SPI_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* -------- SPI_RNPR : (SPI Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga1ab2a3d4d51045176e2ef6491940a604">  234</a></span>&#160;<span class="preprocessor">#define SPI_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gafaccffe583eccb9da751183ae3de486c">  235</a></span>&#160;<span class="preprocessor">#define SPI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; SPI_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6bb08000d1ecdc4334f6e46eb727fb8d">  236</a></span>&#160;<span class="preprocessor">#define SPI_RNPR_RXNPTR(value) ((SPI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; SPI_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* -------- SPI_RNCR : (SPI Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga6445b2e94b96e6b1c763b480d3147605">  238</a></span>&#160;<span class="preprocessor">#define SPI_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaa4a85411b6f19c2b496cb47d176a56ae">  239</a></span>&#160;<span class="preprocessor">#define SPI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; SPI_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gafe7fcdfef510dd08e253dab8eb7357dc">  240</a></span>&#160;<span class="preprocessor">#define SPI_RNCR_RXNCTR(value) ((SPI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; SPI_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* -------- SPI_TNPR : (SPI Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gabaa8eb0e615b53a8ba5b734bf30cf68b">  242</a></span>&#160;<span class="preprocessor">#define SPI_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga77164dcb0a8acfdd2bd442cb819cae4a">  243</a></span>&#160;<span class="preprocessor">#define SPI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; SPI_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga8b5dcc748b16cccdb113796de4ca2a89">  244</a></span>&#160;<span class="preprocessor">#define SPI_TNPR_TXNPTR(value) ((SPI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; SPI_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* -------- SPI_TNCR : (SPI Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga496078710cca8cf4f80994e706487498">  246</a></span>&#160;<span class="preprocessor">#define SPI_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga1ea9c5b95a991f758fb6e521b3e0f500">  247</a></span>&#160;<span class="preprocessor">#define SPI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; SPI_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga0ecb10603772886526d0fefe3679d198">  248</a></span>&#160;<span class="preprocessor">#define SPI_TNCR_TXNCTR(value) ((SPI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; SPI_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* -------- SPI_PTCR : (SPI Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gac528edf357192406a29d82afc63ef33d">  250</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga3c49c6e872b364063588461fd4b8088c">  251</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaf43bb8fed9bb3efc150c1751be2fbcc6">  252</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga36feff24b5dc059f611157f525fe6bb2">  253</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga086badb2f2b7b4f0432b5192a56bee09">  254</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gab5591c505431e3ae9363a378dac6f3ef">  255</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_RXCBDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga0153dd669aa8c2f9bb0a1a064e9ee1f6">  256</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga500cea4092ab470b2e41c6fb597453f5">  257</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_TXCBDIS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaf2e58f5f7068b46eb04bdc7105fcbb36">  258</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_ERRCLR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_PTSR : (SPI Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gaeb03212dff9be998fe52c265683fa99c">  260</a></span>&#160;<span class="preprocessor">#define SPI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga207b7f62b571c5d0cd6656a1d870a31b">  261</a></span>&#160;<span class="preprocessor">#define SPI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga68f72a40b69f1a50abf76772772d5b09">  262</a></span>&#160;<span class="preprocessor">#define SPI_PTSR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#gae2f0b8e00d2b6a1148b1f8ecbb6b5d2a">  263</a></span>&#160;<span class="preprocessor">#define SPI_PTSR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___s_p_i.xhtml#ga715d7cde88b2368fddbdab1f47045ffd">  264</a></span>&#160;<span class="preprocessor">#define SPI_PTSR_ERR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_SPI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_spi_xhtml_a9b25e67749c807004595f3301c65b9ad"><div class="ttname"><a href="struct_spi.xhtml#a9b25e67749c807004595f3301c65b9ad">Spi::SPI_IMR</a></div><div class="ttdeci">__I uint32_t SPI_IMR</div><div class="ttdoc">(Spi Offset: 0x01C) SPI Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> spi.h:64</div></div>
<div class="ttc" id="struct_spi_xhtml_a0eac84429daa7277e68a62208efd38c3"><div class="ttname"><a href="struct_spi.xhtml#a0eac84429daa7277e68a62208efd38c3">Spi::SPI_TNCR</a></div><div class="ttdeci">__IO uint32_t SPI_TNCR</div><div class="ttdoc">(Spi Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> spi.h:80</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="struct_spi_xhtml_a648508291f5d4893e6e85546bcf153db"><div class="ttname"><a href="struct_spi.xhtml#a648508291f5d4893e6e85546bcf153db">Spi::SPI_MR</a></div><div class="ttdeci">__IO uint32_t SPI_MR</div><div class="ttdoc">(Spi Offset: 0x004) SPI Mode Register </div><div class="ttdef"><b>Definition:</b> spi.h:58</div></div>
<div class="ttc" id="struct_spi_xhtml_a5ec47f23d215a6fc82f3d44c950552f5"><div class="ttname"><a href="struct_spi.xhtml#a5ec47f23d215a6fc82f3d44c950552f5">Spi::SPI_RPR</a></div><div class="ttdeci">__IO uint32_t SPI_RPR</div><div class="ttdoc">(Spi Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> spi.h:73</div></div>
<div class="ttc" id="struct_spi_xhtml_af953d2ec0baa5194f7eac96f6ef6d02e"><div class="ttname"><a href="struct_spi.xhtml#af953d2ec0baa5194f7eac96f6ef6d02e">Spi::SPI_TCR</a></div><div class="ttdeci">__IO uint32_t SPI_TCR</div><div class="ttdoc">(Spi Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> spi.h:76</div></div>
<div class="ttc" id="struct_spi_xhtml_a2d3b9be834aa8108416e67ddd8cb6008"><div class="ttname"><a href="struct_spi.xhtml#a2d3b9be834aa8108416e67ddd8cb6008">Spi::SPI_PTSR</a></div><div class="ttdeci">__I uint32_t SPI_PTSR</div><div class="ttdoc">(Spi Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> spi.h:82</div></div>
<div class="ttc" id="struct_spi_xhtml_a007152d97e8784f378265b5b9b5bd2d7"><div class="ttname"><a href="struct_spi.xhtml#a007152d97e8784f378265b5b9b5bd2d7">Spi::SPI_TNPR</a></div><div class="ttdeci">__IO uint32_t SPI_TNPR</div><div class="ttdoc">(Spi Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> spi.h:79</div></div>
<div class="ttc" id="struct_spi_xhtml_aa50a6b8d402cbb0f75e48cdbfd3a077c"><div class="ttname"><a href="struct_spi.xhtml#aa50a6b8d402cbb0f75e48cdbfd3a077c">Spi::SPI_WPMR</a></div><div class="ttdeci">__IO uint32_t SPI_WPMR</div><div class="ttdoc">(Spi Offset: 0x0E4) SPI Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> spi.h:70</div></div>
<div class="ttc" id="struct_spi_xhtml_a35d241545a51c84508a8db5cb2cdbaec"><div class="ttname"><a href="struct_spi.xhtml#a35d241545a51c84508a8db5cb2cdbaec">Spi::SPI_TPR</a></div><div class="ttdeci">__IO uint32_t SPI_TPR</div><div class="ttdoc">(Spi Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> spi.h:75</div></div>
<div class="ttc" id="struct_spi_xhtml_ad1998c4f1270d51750e20340cf36c6d2"><div class="ttname"><a href="struct_spi.xhtml#ad1998c4f1270d51750e20340cf36c6d2">Spi::SPI_RNPR</a></div><div class="ttdeci">__IO uint32_t SPI_RNPR</div><div class="ttdoc">(Spi Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> spi.h:77</div></div>
<div class="ttc" id="struct_spi_xhtml_ae1f91a373e95428f2e2b1d6bfab333b2"><div class="ttname"><a href="struct_spi.xhtml#ae1f91a373e95428f2e2b1d6bfab333b2">Spi::SPI_SR</a></div><div class="ttdeci">__I uint32_t SPI_SR</div><div class="ttdoc">(Spi Offset: 0x010) SPI Status Register </div><div class="ttdef"><b>Definition:</b> spi.h:61</div></div>
<div class="ttc" id="struct_spi_xhtml_a2684ff9e064589ee52aee8e30bf8046f"><div class="ttname"><a href="struct_spi.xhtml#a2684ff9e064589ee52aee8e30bf8046f">Spi::SPI_CMPR</a></div><div class="ttdeci">__IO uint32_t SPI_CMPR</div><div class="ttdoc">(Spi Offset: 0x048) SPI Comparison Register </div><div class="ttdef"><b>Definition:</b> spi.h:68</div></div>
<div class="ttc" id="struct_spi_xhtml_a8c8f55ee122f6b0ad33d438a4f1ff1ef"><div class="ttname"><a href="struct_spi.xhtml#a8c8f55ee122f6b0ad33d438a4f1ff1ef">Spi::SPI_TDR</a></div><div class="ttdeci">__O uint32_t SPI_TDR</div><div class="ttdoc">(Spi Offset: 0x00C) SPI Transmit Data Register </div><div class="ttdef"><b>Definition:</b> spi.h:60</div></div>
<div class="ttc" id="struct_spi_xhtml_a62b11fc9faced58701e29cdc21764e2a"><div class="ttname"><a href="struct_spi.xhtml#a62b11fc9faced58701e29cdc21764e2a">Spi::SPI_RCR</a></div><div class="ttdeci">__IO uint32_t SPI_RCR</div><div class="ttdoc">(Spi Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> spi.h:74</div></div>
<div class="ttc" id="struct_spi_xhtml_a2cde5578804cb090b599fe07eeaa04d4"><div class="ttname"><a href="struct_spi.xhtml#a2cde5578804cb090b599fe07eeaa04d4">Spi::SPI_IER</a></div><div class="ttdeci">__O uint32_t SPI_IER</div><div class="ttdoc">(Spi Offset: 0x014) SPI Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> spi.h:62</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="struct_spi_xhtml_af9e9f674383afb8c517e99b44a4fc9eb"><div class="ttname"><a href="struct_spi.xhtml#af9e9f674383afb8c517e99b44a4fc9eb">Spi::SPI_RDR</a></div><div class="ttdeci">__I uint32_t SPI_RDR</div><div class="ttdoc">(Spi Offset: 0x008) SPI Receive Data Register </div><div class="ttdef"><b>Definition:</b> spi.h:59</div></div>
<div class="ttc" id="struct_spi_xhtml_a8c8575c6d9cf819ce6aff62ea79276eb"><div class="ttname"><a href="struct_spi.xhtml#a8c8575c6d9cf819ce6aff62ea79276eb">Spi::SPI_IDR</a></div><div class="ttdeci">__O uint32_t SPI_IDR</div><div class="ttdoc">(Spi Offset: 0x018) SPI Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> spi.h:63</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:246</div></div>
<div class="ttc" id="struct_spi_xhtml_ad734fbd4fd26168d4677c0620e5efc02"><div class="ttname"><a href="struct_spi.xhtml#ad734fbd4fd26168d4677c0620e5efc02">Spi::SPI_CR</a></div><div class="ttdeci">__O uint32_t SPI_CR</div><div class="ttdoc">(Spi Offset: 0x000) SPI Control Register </div><div class="ttdef"><b>Definition:</b> spi.h:57</div></div>
<div class="ttc" id="struct_spi_xhtml"><div class="ttname"><a href="struct_spi.xhtml">Spi</a></div><div class="ttdoc">Spi hardware registers. </div><div class="ttdef"><b>Definition:</b> spi.h:56</div></div>
<div class="ttc" id="struct_spi_xhtml_adc4d26963ecf8db62fc9fea6e8841c33"><div class="ttname"><a href="struct_spi.xhtml#adc4d26963ecf8db62fc9fea6e8841c33">Spi::SPI_WPSR</a></div><div class="ttdeci">__I uint32_t SPI_WPSR</div><div class="ttdoc">(Spi Offset: 0x0E8) SPI Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> spi.h:71</div></div>
<div class="ttc" id="struct_spi_xhtml_ae48688fc320b68028e3188394697d10a"><div class="ttname"><a href="struct_spi.xhtml#ae48688fc320b68028e3188394697d10a">Spi::SPI_RNCR</a></div><div class="ttdeci">__IO uint32_t SPI_RNCR</div><div class="ttdoc">(Spi Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> spi.h:78</div></div>
<div class="ttc" id="struct_spi_xhtml_a07382c5151d462f6cfd70335d7e01a8d"><div class="ttname"><a href="struct_spi.xhtml#a07382c5151d462f6cfd70335d7e01a8d">Spi::SPI_PTCR</a></div><div class="ttdeci">__O uint32_t SPI_PTCR</div><div class="ttdoc">(Spi Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> spi.h:81</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
