@W: MO111 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\component\work\webserver\mss_ccc_0\webserver_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module Webserver_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\component\work\webserver\mss_ccc_0\webserver_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module Webserver_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\component\work\webserver\mss_ccc_0\webserver_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module Webserver_tmp_MSS_CCC_0_MSS_CCC) 
@W: MT462 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\hdl\stepper_motor.v":52:8:76:9|Net stepper_motor_control_1.un1_next_state62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\hdl\stepper_motor.v":52:8:76:9|Net stepper_motor_control_0.un1_next_state62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT246 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\component\work\webserver\webserver.v":739:7:739:19|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\component\work\webserver\webserver.v":678:0:678:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\kylebs\desktop\freertos-lwip-takedeux\freertos-lwip\webserver_uiprtos_sc_df\eval_kit\sf_webserver_demo\component\work\webserver\mss_ccc_0\webserver_tmp_mss_ccc_0_mss_ccc.v":95:15:95:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
