#! /opt/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7f9e7a007540 .scope module, "test_controller" "test_controller" 2 5;
 .timescale -9 -12;
v0x7f9e7a021650_0 .var "ALU0", 0 0;
v0x7f9e7a0329e0_0 .var "ALUcomplete", 0 0;
v0x7f9e7a032a70_0 .net "ALUsel", 4 0, v0x7f9e7a030da0_0;  1 drivers
v0x7f9e7a032b00_0 .net "Aenable", 0 0, v0x7f9e7a030e40_0;  1 drivers
v0x7f9e7a032b90_0 .net "Asel", 1 0, v0x7f9e7a030ee0_0;  1 drivers
v0x7f9e7a032c20_0 .net "Aval", 31 0, v0x7f9e7a030fd0_0;  1 drivers
v0x7f9e7a032cd0_0 .net "Benable", 0 0, v0x7f9e7a031080_0;  1 drivers
v0x7f9e7a032d80_0 .net "Bsel", 0 0, v0x7f9e7a031120_0;  1 drivers
v0x7f9e7a032e30_0 .net "Bval", 31 0, v0x7f9e7a0311c0_0;  1 drivers
v0x7f9e7a032f60_0 .net "Osel", 1 0, v0x7f9e7a0312d0_0;  1 drivers
v0x7f9e7a032ff0_0 .var "PCin", 31 0;
v0x7f9e7a033080_0 .net "PCout", 31 0, v0x7f9e7a031430_0;  1 drivers
v0x7f9e7a033130_0 .var "clk", 0 0;
v0x7f9e7a0331e0_0 .var "funct2", 1 0;
v0x7f9e7a033290_0 .var "funct3", 2 0;
v0x7f9e7a033340_0 .var "funct7", 6 0;
v0x7f9e7a0333f0_0 .var "imm12", 11 0;
v0x7f9e7a0335a0_0 .var "immhi", 19 0;
v0x7f9e7a033630_0 .net "immvalue", 31 0, v0x7f9e7a0319b0_0;  1 drivers
v0x7f9e7a0336c0_0 .var "mem_Message", 31 0;
v0x7f9e7a033750_0 .var "mem_ack", 0 0;
v0x7f9e7a0337e0_0 .net "mem_address", 31 0, v0x7f9e7a031bb0_0;  1 drivers
v0x7f9e7a033890_0 .net "mem_read", 0 0, v0x7f9e7a031c60_0;  1 drivers
v0x7f9e7a033940_0 .net "messReg", 31 0, v0x7f9e7a031d00_0;  1 drivers
v0x7f9e7a0339f0_0 .var "op", 6 0;
v0x7f9e7a033aa0_0 .var "rd", 4 0;
v0x7f9e7a033b50_0 .net "rdOut", 4 0, v0x7f9e7a031f10_0;  1 drivers
v0x7f9e7a033c00_0 .net "rdWrite", 0 0, v0x7f9e7a031fc0_0;  1 drivers
v0x7f9e7a033cb0_0 .var "result_1", 31 0;
v0x7f9e7a033d60_0 .var "result_2", 31 0;
v0x7f9e7a033e10_0 .var "rs1", 4 0;
v0x7f9e7a033ec0_0 .var "rs2", 4 0;
S_0x7f9e7a0214e0 .scope module, "uut" "controller" 2 44, 3 3 0, S_0x7f9e7a007540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ALU0";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 2 "funct2";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /INPUT 5 "rs1";
    .port_info 7 /INPUT 5 "rs2";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 12 "imm12";
    .port_info 10 /INPUT 20 "immhi";
    .port_info 11 /INPUT 1 "ALUcomplete";
    .port_info 12 /INPUT 32 "PCin";
    .port_info 13 /OUTPUT 32 "PCout";
    .port_info 14 /INPUT 32 "result_1";
    .port_info 15 /INPUT 32 "result_2";
    .port_info 16 /INPUT 1 "mem_ack";
    .port_info 17 /INPUT 32 "mem_Message";
    .port_info 18 /OUTPUT 5 "ALUsel";
    .port_info 19 /OUTPUT 2 "Asel";
    .port_info 20 /OUTPUT 1 "Bsel";
    .port_info 21 /OUTPUT 2 "Osel";
    .port_info 22 /OUTPUT 5 "rdOut";
    .port_info 23 /OUTPUT 1 "rdWrite";
    .port_info 24 /OUTPUT 32 "messReg";
    .port_info 25 /OUTPUT 32 "Aval";
    .port_info 26 /OUTPUT 32 "Bval";
    .port_info 27 /OUTPUT 1 "Aenable";
    .port_info 28 /OUTPUT 1 "Benable";
    .port_info 29 /OUTPUT 1 "mem_read";
    .port_info 30 /OUTPUT 32 "mem_address";
    .port_info 31 /OUTPUT 32 "immvalue";
v0x7f9e7a0076b0_0 .net "ALU0", 0 0, v0x7f9e7a021650_0;  1 drivers
v0x7f9e7a030d00_0 .net "ALUcomplete", 0 0, v0x7f9e7a0329e0_0;  1 drivers
v0x7f9e7a030da0_0 .var "ALUsel", 4 0;
v0x7f9e7a030e40_0 .var "Aenable", 0 0;
v0x7f9e7a030ee0_0 .var "Asel", 1 0;
v0x7f9e7a030fd0_0 .var "Aval", 31 0;
v0x7f9e7a031080_0 .var "Benable", 0 0;
v0x7f9e7a031120_0 .var "Bsel", 0 0;
v0x7f9e7a0311c0_0 .var "Bval", 31 0;
v0x7f9e7a0312d0_0 .var "Osel", 1 0;
v0x7f9e7a031380_0 .net "PCin", 31 0, v0x7f9e7a032ff0_0;  1 drivers
v0x7f9e7a031430_0 .var "PCout", 31 0;
v0x7f9e7a0314e0_0 .net "clk", 0 0, v0x7f9e7a033130_0;  1 drivers
v0x7f9e7a031580_0 .net "funct2", 1 0, v0x7f9e7a0331e0_0;  1 drivers
v0x7f9e7a031630_0 .net "funct3", 2 0, v0x7f9e7a033290_0;  1 drivers
v0x7f9e7a0316e0_0 .net "funct7", 6 0, v0x7f9e7a033340_0;  1 drivers
v0x7f9e7a031790_0 .net "imm12", 11 0, v0x7f9e7a0333f0_0;  1 drivers
v0x7f9e7a031920_0 .net "immhi", 19 0, v0x7f9e7a0335a0_0;  1 drivers
v0x7f9e7a0319b0_0 .var "immvalue", 31 0;
v0x7f9e7a031a60_0 .net "mem_Message", 31 0, v0x7f9e7a0336c0_0;  1 drivers
v0x7f9e7a031b10_0 .net "mem_ack", 0 0, v0x7f9e7a033750_0;  1 drivers
v0x7f9e7a031bb0_0 .var "mem_address", 31 0;
v0x7f9e7a031c60_0 .var "mem_read", 0 0;
v0x7f9e7a031d00_0 .var "messReg", 31 0;
v0x7f9e7a031db0_0 .net "op", 6 0, v0x7f9e7a0339f0_0;  1 drivers
v0x7f9e7a031e60_0 .net "rd", 4 0, v0x7f9e7a033aa0_0;  1 drivers
v0x7f9e7a031f10_0 .var "rdOut", 4 0;
v0x7f9e7a031fc0_0 .var "rdWrite", 0 0;
v0x7f9e7a032060_0 .net "result_1", 31 0, v0x7f9e7a033cb0_0;  1 drivers
v0x7f9e7a032110_0 .net "result_2", 31 0, v0x7f9e7a033d60_0;  1 drivers
v0x7f9e7a0321c0_0 .net "rs1", 4 0, v0x7f9e7a033e10_0;  1 drivers
v0x7f9e7a032270_0 .net "rs2", 4 0, v0x7f9e7a033ec0_0;  1 drivers
v0x7f9e7a032320_0 .var "tempVal", 31 0;
v0x7f9e7a031840_0 .var "tempValA", 31 0;
v0x7f9e7a0325b0_0 .var "tempValB", 31 0;
v0x7f9e7a032640_0 .var "tempimmvalue", 31 0;
E_0x7f9e7a008a30 .event posedge, v0x7f9e7a0314e0_0;
    .scope S_0x7f9e7a0214e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a032640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a032320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a031840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a0325b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f9e7a0214e0;
T_1 ;
    %wait E_0x7f9e7a008a30;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e7a031430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9e7a030da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a030ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a031120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a0312d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9e7a031f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a031fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a030e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a031080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a031c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e7a0319b0_0, 0;
    %load/vec4 v0x7f9e7a031db0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a030ee0_0, 0;
    %load/vec4 v0x7f9e7a031790_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7f9e7a031790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e7a032640_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x7f9e7a031790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e7a032640_0, 0, 32;
T_1.3 ;
    %load/vec4 v0x7f9e7a032640_0;
    %assign/vec4 v0x7f9e7a0319b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e7a031120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e7a030e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e7a031080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9e7a030da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a0312d0_0, 0;
    %load/vec4 v0x7f9e7a030d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e7a031c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a030e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a031080_0, 0;
T_1.4 ;
    %load/vec4 v0x7f9e7a031b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e7a030e40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9e7a030ee0_0, 0;
    %load/vec4 v0x7f9e7a031630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7f9e7a030da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a0312d0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x7f9e7a030da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a0312d0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7f9e7a030da0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9e7a0312d0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7f9e7a030da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a0312d0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x7f9e7a030da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e7a0312d0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9e7a031e60_0;
    %assign/vec4 v0x7f9e7a031f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e7a031fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e7a031c60_0, 0;
    %load/vec4 v0x7f9e7a031380_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f9e7a031430_0, 0;
T_1.6 ;
    %jmp T_1.1;
T_1.1 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9e7a007540;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a033130_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f9e7a033130_0;
    %inv;
    %store/vec4 v0x7f9e7a033130_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7f9e7a007540;
T_3 ;
    %vpi_call 2 88 "$monitor", "Time: %0dns | PCout: %b | ALUsel: %b | Asel: %b | Bsel: %b | Osel: %b | rdOut: %b | rdWrite: %b | Aenable: %b | Benable: %b | mem_read: %b | immvalue: %b | ALUcomplete: %b", $time, v0x7f9e7a033080_0, v0x7f9e7a032a70_0, v0x7f9e7a032b90_0, v0x7f9e7a032d80_0, v0x7f9e7a032f60_0, v0x7f9e7a033b50_0, v0x7f9e7a033c00_0, v0x7f9e7a032b00_0, v0x7f9e7a032cd0_0, v0x7f9e7a033890_0, v0x7f9e7a033630_0, v0x7f9e7a0329e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a021650_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f9e7a0339f0_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e7a0331e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9e7a033290_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f9e7a033340_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e7a033e10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e7a033ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e7a033aa0_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7f9e7a0333f0_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7f9e7a0335a0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a032ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a033cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a033d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a033750_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e7a0336c0_0, 0, 32;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x7f9e7a0339f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9e7a033290_0, 0, 3;
    %pushi/vec4 2049, 0, 12;
    %store/vec4 v0x7f9e7a0333f0_0, 0, 12;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f9e7a033e10_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f9e7a033aa0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9e7a032ff0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a033750_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e7a0329e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e7a033750_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a0329e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9e7a033290_0, 0, 3;
    %pushi/vec4 2050, 0, 12;
    %store/vec4 v0x7f9e7a0333f0_0, 0, 12;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f9e7a033e10_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f9e7a033aa0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7f9e7a032ff0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a033750_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e7a0329e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e7a033750_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a0329e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e7a033750_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 145 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controlTB.v";
    "./Control.v";
