
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d814  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001134  0800da18  0800da18  0001da18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb4c  0800eb4c  000202e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb4c  0800eb4c  0001eb4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb54  0800eb54  000202e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb54  0800eb54  0001eb54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb58  0800eb58  0001eb58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e8  20000000  0800eb5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000184e4  200002e8  0800ee44  000202e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200187cc  0800ee44  000287cc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000202e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001df8f  00000000  00000000  00020316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003742  00000000  00000000  0003e2a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  000419e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  00042ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b561  00000000  00000000  00043ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018b33  00000000  00000000  0006f401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010420f  00000000  00000000  00087f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018c143  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006490  00000000  00000000  0018c198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002e8 	.word	0x200002e8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d9fc 	.word	0x0800d9fc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002ec 	.word	0x200002ec
 800023c:	0800d9fc 	.word	0x0800d9fc

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9a6 	b.w	80009ec <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	4604      	mov	r4, r0
 8000730:	468c      	mov	ip, r1
 8000732:	2b00      	cmp	r3, #0
 8000734:	f040 8083 	bne.w	800083e <__udivmoddi4+0x116>
 8000738:	428a      	cmp	r2, r1
 800073a:	4617      	mov	r7, r2
 800073c:	d947      	bls.n	80007ce <__udivmoddi4+0xa6>
 800073e:	fab2 f282 	clz	r2, r2
 8000742:	b142      	cbz	r2, 8000756 <__udivmoddi4+0x2e>
 8000744:	f1c2 0020 	rsb	r0, r2, #32
 8000748:	fa24 f000 	lsr.w	r0, r4, r0
 800074c:	4091      	lsls	r1, r2
 800074e:	4097      	lsls	r7, r2
 8000750:	ea40 0c01 	orr.w	ip, r0, r1
 8000754:	4094      	lsls	r4, r2
 8000756:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800075a:	0c23      	lsrs	r3, r4, #16
 800075c:	fbbc f6f8 	udiv	r6, ip, r8
 8000760:	fa1f fe87 	uxth.w	lr, r7
 8000764:	fb08 c116 	mls	r1, r8, r6, ip
 8000768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076c:	fb06 f10e 	mul.w	r1, r6, lr
 8000770:	4299      	cmp	r1, r3
 8000772:	d909      	bls.n	8000788 <__udivmoddi4+0x60>
 8000774:	18fb      	adds	r3, r7, r3
 8000776:	f106 30ff 	add.w	r0, r6, #4294967295
 800077a:	f080 8119 	bcs.w	80009b0 <__udivmoddi4+0x288>
 800077e:	4299      	cmp	r1, r3
 8000780:	f240 8116 	bls.w	80009b0 <__udivmoddi4+0x288>
 8000784:	3e02      	subs	r6, #2
 8000786:	443b      	add	r3, r7
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	b2a4      	uxth	r4, r4
 800078c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000790:	fb08 3310 	mls	r3, r8, r0, r3
 8000794:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000798:	fb00 fe0e 	mul.w	lr, r0, lr
 800079c:	45a6      	cmp	lr, r4
 800079e:	d909      	bls.n	80007b4 <__udivmoddi4+0x8c>
 80007a0:	193c      	adds	r4, r7, r4
 80007a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80007a6:	f080 8105 	bcs.w	80009b4 <__udivmoddi4+0x28c>
 80007aa:	45a6      	cmp	lr, r4
 80007ac:	f240 8102 	bls.w	80009b4 <__udivmoddi4+0x28c>
 80007b0:	3802      	subs	r0, #2
 80007b2:	443c      	add	r4, r7
 80007b4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007b8:	eba4 040e 	sub.w	r4, r4, lr
 80007bc:	2600      	movs	r6, #0
 80007be:	b11d      	cbz	r5, 80007c8 <__udivmoddi4+0xa0>
 80007c0:	40d4      	lsrs	r4, r2
 80007c2:	2300      	movs	r3, #0
 80007c4:	e9c5 4300 	strd	r4, r3, [r5]
 80007c8:	4631      	mov	r1, r6
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	b902      	cbnz	r2, 80007d2 <__udivmoddi4+0xaa>
 80007d0:	deff      	udf	#255	; 0xff
 80007d2:	fab2 f282 	clz	r2, r2
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d150      	bne.n	800087c <__udivmoddi4+0x154>
 80007da:	1bcb      	subs	r3, r1, r7
 80007dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	2601      	movs	r6, #1
 80007e6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ea:	0c21      	lsrs	r1, r4, #16
 80007ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80007f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007f4:	fb08 f30c 	mul.w	r3, r8, ip
 80007f8:	428b      	cmp	r3, r1
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0xe4>
 80007fc:	1879      	adds	r1, r7, r1
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0xe2>
 8000804:	428b      	cmp	r3, r1
 8000806:	f200 80e9 	bhi.w	80009dc <__udivmoddi4+0x2b4>
 800080a:	4684      	mov	ip, r0
 800080c:	1ac9      	subs	r1, r1, r3
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1110 	mls	r1, lr, r0, r1
 8000818:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x10c>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x10a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80d9 	bhi.w	80009e4 <__udivmoddi4+0x2bc>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e7bf      	b.n	80007be <__udivmoddi4+0x96>
 800083e:	428b      	cmp	r3, r1
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x12e>
 8000842:	2d00      	cmp	r5, #0
 8000844:	f000 80b1 	beq.w	80009aa <__udivmoddi4+0x282>
 8000848:	2600      	movs	r6, #0
 800084a:	e9c5 0100 	strd	r0, r1, [r5]
 800084e:	4630      	mov	r0, r6
 8000850:	4631      	mov	r1, r6
 8000852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000856:	fab3 f683 	clz	r6, r3
 800085a:	2e00      	cmp	r6, #0
 800085c:	d14a      	bne.n	80008f4 <__udivmoddi4+0x1cc>
 800085e:	428b      	cmp	r3, r1
 8000860:	d302      	bcc.n	8000868 <__udivmoddi4+0x140>
 8000862:	4282      	cmp	r2, r0
 8000864:	f200 80b8 	bhi.w	80009d8 <__udivmoddi4+0x2b0>
 8000868:	1a84      	subs	r4, r0, r2
 800086a:	eb61 0103 	sbc.w	r1, r1, r3
 800086e:	2001      	movs	r0, #1
 8000870:	468c      	mov	ip, r1
 8000872:	2d00      	cmp	r5, #0
 8000874:	d0a8      	beq.n	80007c8 <__udivmoddi4+0xa0>
 8000876:	e9c5 4c00 	strd	r4, ip, [r5]
 800087a:	e7a5      	b.n	80007c8 <__udivmoddi4+0xa0>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f603 	lsr.w	r6, r0, r3
 8000884:	4097      	lsls	r7, r2
 8000886:	fa01 f002 	lsl.w	r0, r1, r2
 800088a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800088e:	40d9      	lsrs	r1, r3
 8000890:	4330      	orrs	r0, r6
 8000892:	0c03      	lsrs	r3, r0, #16
 8000894:	fbb1 f6fe 	udiv	r6, r1, lr
 8000898:	fa1f f887 	uxth.w	r8, r7
 800089c:	fb0e 1116 	mls	r1, lr, r6, r1
 80008a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a4:	fb06 f108 	mul.w	r1, r6, r8
 80008a8:	4299      	cmp	r1, r3
 80008aa:	fa04 f402 	lsl.w	r4, r4, r2
 80008ae:	d909      	bls.n	80008c4 <__udivmoddi4+0x19c>
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	f106 3cff 	add.w	ip, r6, #4294967295
 80008b6:	f080 808d 	bcs.w	80009d4 <__udivmoddi4+0x2ac>
 80008ba:	4299      	cmp	r1, r3
 80008bc:	f240 808a 	bls.w	80009d4 <__udivmoddi4+0x2ac>
 80008c0:	3e02      	subs	r6, #2
 80008c2:	443b      	add	r3, r7
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b281      	uxth	r1, r0
 80008c8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008cc:	fb0e 3310 	mls	r3, lr, r0, r3
 80008d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008d4:	fb00 f308 	mul.w	r3, r0, r8
 80008d8:	428b      	cmp	r3, r1
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x1c4>
 80008dc:	1879      	adds	r1, r7, r1
 80008de:	f100 3cff 	add.w	ip, r0, #4294967295
 80008e2:	d273      	bcs.n	80009cc <__udivmoddi4+0x2a4>
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d971      	bls.n	80009cc <__udivmoddi4+0x2a4>
 80008e8:	3802      	subs	r0, #2
 80008ea:	4439      	add	r1, r7
 80008ec:	1acb      	subs	r3, r1, r3
 80008ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008f2:	e778      	b.n	80007e6 <__udivmoddi4+0xbe>
 80008f4:	f1c6 0c20 	rsb	ip, r6, #32
 80008f8:	fa03 f406 	lsl.w	r4, r3, r6
 80008fc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000900:	431c      	orrs	r4, r3
 8000902:	fa20 f70c 	lsr.w	r7, r0, ip
 8000906:	fa01 f306 	lsl.w	r3, r1, r6
 800090a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800090e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000912:	431f      	orrs	r7, r3
 8000914:	0c3b      	lsrs	r3, r7, #16
 8000916:	fbb1 f9fe 	udiv	r9, r1, lr
 800091a:	fa1f f884 	uxth.w	r8, r4
 800091e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000922:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000926:	fb09 fa08 	mul.w	sl, r9, r8
 800092a:	458a      	cmp	sl, r1
 800092c:	fa02 f206 	lsl.w	r2, r2, r6
 8000930:	fa00 f306 	lsl.w	r3, r0, r6
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x220>
 8000936:	1861      	adds	r1, r4, r1
 8000938:	f109 30ff 	add.w	r0, r9, #4294967295
 800093c:	d248      	bcs.n	80009d0 <__udivmoddi4+0x2a8>
 800093e:	458a      	cmp	sl, r1
 8000940:	d946      	bls.n	80009d0 <__udivmoddi4+0x2a8>
 8000942:	f1a9 0902 	sub.w	r9, r9, #2
 8000946:	4421      	add	r1, r4
 8000948:	eba1 010a 	sub.w	r1, r1, sl
 800094c:	b2bf      	uxth	r7, r7
 800094e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000952:	fb0e 1110 	mls	r1, lr, r0, r1
 8000956:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800095a:	fb00 f808 	mul.w	r8, r0, r8
 800095e:	45b8      	cmp	r8, r7
 8000960:	d907      	bls.n	8000972 <__udivmoddi4+0x24a>
 8000962:	19e7      	adds	r7, r4, r7
 8000964:	f100 31ff 	add.w	r1, r0, #4294967295
 8000968:	d22e      	bcs.n	80009c8 <__udivmoddi4+0x2a0>
 800096a:	45b8      	cmp	r8, r7
 800096c:	d92c      	bls.n	80009c8 <__udivmoddi4+0x2a0>
 800096e:	3802      	subs	r0, #2
 8000970:	4427      	add	r7, r4
 8000972:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000976:	eba7 0708 	sub.w	r7, r7, r8
 800097a:	fba0 8902 	umull	r8, r9, r0, r2
 800097e:	454f      	cmp	r7, r9
 8000980:	46c6      	mov	lr, r8
 8000982:	4649      	mov	r1, r9
 8000984:	d31a      	bcc.n	80009bc <__udivmoddi4+0x294>
 8000986:	d017      	beq.n	80009b8 <__udivmoddi4+0x290>
 8000988:	b15d      	cbz	r5, 80009a2 <__udivmoddi4+0x27a>
 800098a:	ebb3 020e 	subs.w	r2, r3, lr
 800098e:	eb67 0701 	sbc.w	r7, r7, r1
 8000992:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000996:	40f2      	lsrs	r2, r6
 8000998:	ea4c 0202 	orr.w	r2, ip, r2
 800099c:	40f7      	lsrs	r7, r6
 800099e:	e9c5 2700 	strd	r2, r7, [r5]
 80009a2:	2600      	movs	r6, #0
 80009a4:	4631      	mov	r1, r6
 80009a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009aa:	462e      	mov	r6, r5
 80009ac:	4628      	mov	r0, r5
 80009ae:	e70b      	b.n	80007c8 <__udivmoddi4+0xa0>
 80009b0:	4606      	mov	r6, r0
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0x60>
 80009b4:	4618      	mov	r0, r3
 80009b6:	e6fd      	b.n	80007b4 <__udivmoddi4+0x8c>
 80009b8:	4543      	cmp	r3, r8
 80009ba:	d2e5      	bcs.n	8000988 <__udivmoddi4+0x260>
 80009bc:	ebb8 0e02 	subs.w	lr, r8, r2
 80009c0:	eb69 0104 	sbc.w	r1, r9, r4
 80009c4:	3801      	subs	r0, #1
 80009c6:	e7df      	b.n	8000988 <__udivmoddi4+0x260>
 80009c8:	4608      	mov	r0, r1
 80009ca:	e7d2      	b.n	8000972 <__udivmoddi4+0x24a>
 80009cc:	4660      	mov	r0, ip
 80009ce:	e78d      	b.n	80008ec <__udivmoddi4+0x1c4>
 80009d0:	4681      	mov	r9, r0
 80009d2:	e7b9      	b.n	8000948 <__udivmoddi4+0x220>
 80009d4:	4666      	mov	r6, ip
 80009d6:	e775      	b.n	80008c4 <__udivmoddi4+0x19c>
 80009d8:	4630      	mov	r0, r6
 80009da:	e74a      	b.n	8000872 <__udivmoddi4+0x14a>
 80009dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e0:	4439      	add	r1, r7
 80009e2:	e713      	b.n	800080c <__udivmoddi4+0xe4>
 80009e4:	3802      	subs	r0, #2
 80009e6:	443c      	add	r4, r7
 80009e8:	e724      	b.n	8000834 <__udivmoddi4+0x10c>
 80009ea:	bf00      	nop

080009ec <__aeabi_idiv0>:
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <MX_ADC3_Init1>:
bool Read;
uint32_t adc_value;
bool run = 0;

void MX_ADC3_Init1(bool software1)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  software = software1;
 80009fa:	4a2b      	ldr	r2, [pc, #172]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	7013      	strb	r3, [r2, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a0e:	4b27      	ldr	r3, [pc, #156]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a10:	4a27      	ldr	r2, [pc, #156]	; (8000ab0 <MX_ADC3_Init1+0xc0>)
 8000a12:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a14:	4b25      	ldr	r3, [pc, #148]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a1a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a1c:	4b23      	ldr	r3, [pc, #140]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a22:	4b22      	ldr	r3, [pc, #136]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a28:	4b20      	ldr	r3, [pc, #128]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a36:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a40:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a46:	4b19      	ldr	r3, [pc, #100]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000a4c:	4b17      	ldr	r3, [pc, #92]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a52:	4b16      	ldr	r3, [pc, #88]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	615a      	str	r2, [r3, #20]

  if(software)
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <MX_ADC3_Init1+0x7e>
	  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a68:	4b10      	ldr	r3, [pc, #64]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <MX_ADC3_Init1+0xc4>)
 8000a6c:	629a      	str	r2, [r3, #40]	; 0x28


  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a6e:	480f      	ldr	r0, [pc, #60]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a70:	f002 fe6a 	bl	8003748 <HAL_ADC_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_ADC3_Init1+0x8e>
  {
    Error_Handler();
 8000a7a:	f002 f8d3 	bl	8002c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a82:	2301      	movs	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4806      	ldr	r0, [pc, #24]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a92:	f003 f8e5 	bl	8003c60 <HAL_ADC_ConfigChannel>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC3_Init1+0xb0>
  {
    Error_Handler();
 8000a9c:	f002 f8c2 	bl	8002c24 <Error_Handler>
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000429 	.word	0x20000429
 8000aac:	20010430 	.word	0x20010430
 8000ab0:	40012200 	.word	0x40012200
 8000ab4:	0f000001 	.word	0x0f000001

08000ab8 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000abe:	463b      	mov	r3, r7
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000aca:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000acc:	4a22      	ldr	r2, [pc, #136]	; (8000b58 <MX_ADC3_Init+0xa0>)
 8000ace:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ad6:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000adc:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000af8:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000afa:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000afe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b00:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b1a:	480e      	ldr	r0, [pc, #56]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b1c:	f002 fe14 	bl	8003748 <HAL_ADC_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 8000b26:	f002 f87d 	bl	8002c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b32:	2300      	movs	r3, #0
 8000b34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b36:	463b      	mov	r3, r7
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b3c:	f003 f890 	bl	8003c60 <HAL_ADC_ConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 8000b46:	f002 f86d 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20010430 	.word	0x20010430
 8000b58:	40012200 	.word	0x40012200

08000b5c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	; 0x30
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a31      	ldr	r2, [pc, #196]	; (8000c40 <HAL_ADC_MspInit+0xe4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d15c      	bne.n	8000c38 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000b7e:	4b31      	ldr	r3, [pc, #196]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	4a30      	ldr	r2, [pc, #192]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b88:	6453      	str	r3, [r2, #68]	; 0x44
 8000b8a:	4b2e      	ldr	r3, [pc, #184]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b92:	61bb      	str	r3, [r7, #24]
 8000b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b96:	4b2b      	ldr	r3, [pc, #172]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b9c:	f043 0320 	orr.w	r3, r3, #32
 8000ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba2:	4b28      	ldr	r3, [pc, #160]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	f003 0320 	and.w	r3, r3, #32
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bae:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a24      	ldr	r2, [pc, #144]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb4:	f043 0304 	orr.w	r3, r3, #4
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b22      	ldr	r3, [pc, #136]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b1f      	ldr	r3, [pc, #124]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	4a1e      	ldr	r2, [pc, #120]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> ADC3_IN0
    PA1     ------> ADC3_IN1
    PA2     ------> ADC3_IN2
    PA3     ------> ADC3_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000bde:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 8000be2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be4:	2303      	movs	r3, #3
 8000be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4815      	ldr	r0, [pc, #84]	; (8000c48 <HAL_ADC_MspInit+0xec>)
 8000bf4:	f003 fd1a 	bl	800462c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4810      	ldr	r0, [pc, #64]	; (8000c4c <HAL_ADC_MspInit+0xf0>)
 8000c0c:	f003 fd0e 	bl	800462c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c10:	230f      	movs	r3, #15
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c14:	2303      	movs	r3, #3
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4619      	mov	r1, r3
 8000c22:	480b      	ldr	r0, [pc, #44]	; (8000c50 <HAL_ADC_MspInit+0xf4>)
 8000c24:	f003 fd02 	bl	800462c <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2012      	movs	r0, #18
 8000c2e:	f003 fb4c 	bl	80042ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000c32:	2012      	movs	r0, #18
 8000c34:	f003 fb65 	bl	8004302 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000c38:	bf00      	nop
 8000c3a:	3730      	adds	r7, #48	; 0x30
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40012200 	.word	0x40012200
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40021400 	.word	0x40021400
 8000c4c:	40020800 	.word	0x40020800
 8000c50:	40020000 	.word	0x40020000

08000c54 <config_ADC>:
}

/* USER CODE BEGIN 1 */

void config_ADC(unsigned int channel)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c5c:	f107 0308 	add.w	r3, r7, #8
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]

	sConfig.Channel = (uint32_t) channel;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]

	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <config_ADC+0x38>)
 8000c7e:	f002 ffef 	bl	8003c60 <HAL_ADC_ConfigChannel>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20010430 	.word	0x20010430

08000c90 <read_ADC>:

uint32_t read_ADC(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	Read = false;
 8000c94:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <read_ADC+0x34>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
	if(HAL_ADC_Start_IT(&hadc3) == HAL_OK)
 8000c9a:	480b      	ldr	r0, [pc, #44]	; (8000cc8 <read_ADC+0x38>)
 8000c9c:	f002 fd98 	bl	80037d0 <HAL_ADC_Start_IT>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d10a      	bne.n	8000cbc <read_ADC+0x2c>
	{
	  while(!Read);
 8000ca6:	bf00      	nop
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <read_ADC+0x34>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	f083 0301 	eor.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d1f8      	bne.n	8000ca8 <read_ADC+0x18>
	  HAL_ADC_Stop_IT(&hadc3);
 8000cb6:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <read_ADC+0x38>)
 8000cb8:	f002 fe62 	bl	8003980 <HAL_ADC_Stop_IT>
	}
	return adc_value;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <read_ADC+0x3c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000428 	.word	0x20000428
 8000cc8:	20010430 	.word	0x20010430
 8000ccc:	2001042c 	.word	0x2001042c

08000cd0 <reset_adc_buf>:

void reset_adc_buf(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	e007      	b.n	8000cec <reset_adc_buf+0x1c>
		adc_buf[i] = 0;
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <reset_adc_buf+0x38>)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	ddf2      	ble.n	8000cdc <reset_adc_buf+0xc>

	adc_buf_index = 0;
 8000cf6:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <reset_adc_buf+0x3c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	20010580 	.word	0x20010580
 8000d0c:	20000304 	.word	0x20000304

08000d10 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	adc_it[software]();
 8000d18:	4b05      	ldr	r3, [pc, #20]	; (8000d30 <HAL_ADC_ConvCpltCallback+0x20>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <HAL_ADC_ConvCpltCallback+0x24>)
 8000d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d24:	4798      	blx	r3
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000429 	.word	0x20000429
 8000d34:	20000000 	.word	0x20000000

08000d38 <software_adc_it>:
void (*adc_it[])() = {
	timer_adc_it,
	software_adc_it
};

void software_adc_it(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

	adc_value = HAL_ADC_GetValue(&hadc3);
 8000d3c:	4805      	ldr	r0, [pc, #20]	; (8000d54 <software_adc_it+0x1c>)
 8000d3e:	f002 ff6d 	bl	8003c1c <HAL_ADC_GetValue>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <software_adc_it+0x20>)
 8000d46:	6013      	str	r3, [r2, #0]
	Read = true;
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <software_adc_it+0x24>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	701a      	strb	r2, [r3, #0]
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20010430 	.word	0x20010430
 8000d58:	2001042c 	.word	0x2001042c
 8000d5c:	20000428 	.word	0x20000428

08000d60 <timer_adc_it>:

void timer_adc_it(){
 8000d60:	b598      	push	{r3, r4, r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	adc_buf[adc_buf_index] = HAL_ADC_GetValue(&hadc3);
 8000d64:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <timer_adc_it+0x3c>)
 8000d66:	681c      	ldr	r4, [r3, #0]
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <timer_adc_it+0x40>)
 8000d6a:	f002 ff57 	bl	8003c1c <HAL_ADC_GetValue>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <timer_adc_it+0x44>)
 8000d72:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	process_buf(adc_buf, adc_buf_index);
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <timer_adc_it+0x3c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4809      	ldr	r0, [pc, #36]	; (8000da4 <timer_adc_it+0x44>)
 8000d7e:	f001 fcd7 	bl	8002730 <process_buf>
	adc_buf_index++;
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <timer_adc_it+0x3c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	3301      	adds	r3, #1
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8a:	6013      	str	r3, [r2, #0]
	adc_buf_index &= ADC_BUF_SIZE - 1;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d94:	4a01      	ldr	r2, [pc, #4]	; (8000d9c <timer_adc_it+0x3c>)
 8000d96:	6013      	str	r3, [r2, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	bd98      	pop	{r3, r4, r7, pc}
 8000d9c:	20000304 	.word	0x20000304
 8000da0:	20010430 	.word	0x20010430
 8000da4:	20010580 	.word	0x20010580

08000da8 <check_command>:
bool mode_speed = false, enable = false, direction = false;
unsigned int duty_cycle = 0, speed = 0;


unsigned char check_command(char* message)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
    char cmd = INV;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]

    if((!strncmp((char*) message, "VER", 3)))
 8000db4:	2203      	movs	r2, #3
 8000db6:	49a0      	ldr	r1, [pc, #640]	; (8001038 <check_command+0x290>)
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f008 fd5a 	bl	8009872 <strncmp>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d102      	bne.n	8000dca <check_command+0x22>
        cmd = VER;
 8000dc4:	230b      	movs	r3, #11
 8000dc6:	73fb      	strb	r3, [r7, #15]
 8000dc8:	e130      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FNF", 3)))
 8000dca:	2203      	movs	r2, #3
 8000dcc:	499b      	ldr	r1, [pc, #620]	; (800103c <check_command+0x294>)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f008 fd4f 	bl	8009872 <strncmp>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d102      	bne.n	8000de0 <check_command+0x38>
        cmd = FNF;
 8000dda:	2310      	movs	r3, #16
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e125      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FFF", 3)))
 8000de0:	2203      	movs	r2, #3
 8000de2:	4997      	ldr	r1, [pc, #604]	; (8001040 <check_command+0x298>)
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f008 fd44 	bl	8009872 <strncmp>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d102      	bne.n	8000df6 <check_command+0x4e>
        cmd = FFF;
 8000df0:	2311      	movs	r3, #17
 8000df2:	73fb      	strb	r3, [r7, #15]
 8000df4:	e11a      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FNI", 3)))
 8000df6:	2203      	movs	r2, #3
 8000df8:	4992      	ldr	r1, [pc, #584]	; (8001044 <check_command+0x29c>)
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f008 fd39 	bl	8009872 <strncmp>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d102      	bne.n	8000e0c <check_command+0x64>
        cmd = FNI;
 8000e06:	230e      	movs	r3, #14
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	e10f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FFI", 3)))
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	498e      	ldr	r1, [pc, #568]	; (8001048 <check_command+0x2a0>)
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f008 fd2e 	bl	8009872 <strncmp>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d102      	bne.n	8000e22 <check_command+0x7a>
        cmd = FFI;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e104      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "ST", 2)))
 8000e22:	2202      	movs	r2, #2
 8000e24:	4989      	ldr	r1, [pc, #548]	; (800104c <check_command+0x2a4>)
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f008 fd23 	bl	8009872 <strncmp>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d102      	bne.n	8000e38 <check_command+0x90>
        cmd = ST;
 8000e32:	2313      	movs	r3, #19
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	e0f9      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MR", 2)))
 8000e38:	2202      	movs	r2, #2
 8000e3a:	4985      	ldr	r1, [pc, #532]	; (8001050 <check_command+0x2a8>)
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f008 fd18 	bl	8009872 <strncmp>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <check_command+0xa6>
        cmd = FFI;
 8000e48:	230f      	movs	r3, #15
 8000e4a:	73fb      	strb	r3, [r7, #15]
 8000e4c:	e0ee      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MW", 2)))
 8000e4e:	2202      	movs	r2, #2
 8000e50:	4980      	ldr	r1, [pc, #512]	; (8001054 <check_command+0x2ac>)
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f008 fd0d 	bl	8009872 <strncmp>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d102      	bne.n	8000e64 <check_command+0xbc>
        cmd = MW;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	73fb      	strb	r3, [r7, #15]
 8000e62:	e0e3      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MI", 2)))
 8000e64:	2202      	movs	r2, #2
 8000e66:	497c      	ldr	r1, [pc, #496]	; (8001058 <check_command+0x2b0>)
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f008 fd02 	bl	8009872 <strncmp>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <check_command+0xd2>
        cmd = MI;
 8000e74:	2303      	movs	r3, #3
 8000e76:	73fb      	strb	r3, [r7, #15]
 8000e78:	e0d8      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MO", 2)))
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	4977      	ldr	r1, [pc, #476]	; (800105c <check_command+0x2b4>)
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f008 fcf7 	bl	8009872 <strncmp>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d102      	bne.n	8000e90 <check_command+0xe8>
        cmd = MO;
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	73fb      	strb	r3, [r7, #15]
 8000e8e:	e0cd      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "RD", 2)))
 8000e90:	2202      	movs	r2, #2
 8000e92:	4973      	ldr	r1, [pc, #460]	; (8001060 <check_command+0x2b8>)
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f008 fcec 	bl	8009872 <strncmp>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <check_command+0xfe>
        cmd = RD;
 8000ea0:	2305      	movs	r3, #5
 8000ea2:	73fb      	strb	r3, [r7, #15]
 8000ea4:	e0c2      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "WD", 2)))
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	496e      	ldr	r1, [pc, #440]	; (8001064 <check_command+0x2bc>)
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f008 fce1 	bl	8009872 <strncmp>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d102      	bne.n	8000ebc <check_command+0x114>
        cmd = WD;
 8000eb6:	2306      	movs	r3, #6
 8000eb8:	73fb      	strb	r3, [r7, #15]
 8000eba:	e0b7      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "RA", 2)))
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	496a      	ldr	r1, [pc, #424]	; (8001068 <check_command+0x2c0>)
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f008 fcd6 	bl	8009872 <strncmp>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d102      	bne.n	8000ed2 <check_command+0x12a>
        cmd = RA;
 8000ecc:	2307      	movs	r3, #7
 8000ece:	73fb      	strb	r3, [r7, #15]
 8000ed0:	e0ac      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "WA", 2)))
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	4965      	ldr	r1, [pc, #404]	; (800106c <check_command+0x2c4>)
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f008 fccb 	bl	8009872 <strncmp>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d102      	bne.n	8000ee8 <check_command+0x140>
        cmd = WA;
 8000ee2:	2308      	movs	r3, #8
 8000ee4:	73fb      	strb	r3, [r7, #15]
 8000ee6:	e0a1      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "SP", 2)))
 8000ee8:	2202      	movs	r2, #2
 8000eea:	4961      	ldr	r1, [pc, #388]	; (8001070 <check_command+0x2c8>)
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f008 fcc0 	bl	8009872 <strncmp>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <check_command+0x156>
        cmd = SP;
 8000ef8:	230c      	movs	r3, #12
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e096      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "AC", 2)))
 8000efe:	2202      	movs	r2, #2
 8000f00:	495c      	ldr	r1, [pc, #368]	; (8001074 <check_command+0x2cc>)
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f008 fcb5 	bl	8009872 <strncmp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d102      	bne.n	8000f14 <check_command+0x16c>
        cmd = AC;
 8000f0e:	230d      	movs	r3, #13
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	e08b      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "UN", 2)))
 8000f14:	2202      	movs	r2, #2
 8000f16:	4958      	ldr	r1, [pc, #352]	; (8001078 <check_command+0x2d0>)
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f008 fcaa 	bl	8009872 <strncmp>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d102      	bne.n	8000f2a <check_command+0x182>
        cmd = UN;
 8000f24:	2316      	movs	r3, #22
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	e080      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "EN", 2)))
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	4953      	ldr	r1, [pc, #332]	; (800107c <check_command+0x2d4>)
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f008 fc9f 	bl	8009872 <strncmp>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d102      	bne.n	8000f40 <check_command+0x198>
        cmd = EN;
 8000f3a:	2315      	movs	r3, #21
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e075      	b.n	800102c <check_command+0x284>
    else if( (!strncmp((char*) message, "CS", 2)))
 8000f40:	2202      	movs	r2, #2
 8000f42:	494f      	ldr	r1, [pc, #316]	; (8001080 <check_command+0x2d8>)
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f008 fc94 	bl	8009872 <strncmp>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <check_command+0x1ae>
        cmd = CS;
 8000f50:	2314      	movs	r3, #20
 8000f52:	73fb      	strb	r3, [r7, #15]
 8000f54:	e06a      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "VR", 2)))
 8000f56:	2202      	movs	r2, #2
 8000f58:	494a      	ldr	r1, [pc, #296]	; (8001084 <check_command+0x2dc>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f008 fc89 	bl	8009872 <strncmp>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <check_command+0x1c4>
        cmd = VR;
 8000f66:	2317      	movs	r3, #23
 8000f68:	73fb      	strb	r3, [r7, #15]
 8000f6a:	e05f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "HW", 2)))
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4946      	ldr	r1, [pc, #280]	; (8001088 <check_command+0x2e0>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f008 fc7e 	bl	8009872 <strncmp>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d102      	bne.n	8000f82 <check_command+0x1da>
		cmd = HW;
 8000f7c:	231a      	movs	r3, #26
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	e054      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FSW", 2)))
 8000f82:	2202      	movs	r2, #2
 8000f84:	4941      	ldr	r1, [pc, #260]	; (800108c <check_command+0x2e4>)
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f008 fc73 	bl	8009872 <strncmp>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d102      	bne.n	8000f98 <check_command+0x1f0>
		cmd = FSW;
 8000f92:	231b      	movs	r3, #27
 8000f94:	73fb      	strb	r3, [r7, #15]
 8000f96:	e049      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "SW", 2)))
 8000f98:	2202      	movs	r2, #2
 8000f9a:	493d      	ldr	r1, [pc, #244]	; (8001090 <check_command+0x2e8>)
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f008 fc68 	bl	8009872 <strncmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d102      	bne.n	8000fae <check_command+0x206>
		cmd = SW;
 8000fa8:	231c      	movs	r3, #28
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	e03e      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "STW", 2)))
 8000fae:	2202      	movs	r2, #2
 8000fb0:	4938      	ldr	r1, [pc, #224]	; (8001094 <check_command+0x2ec>)
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f008 fc5d 	bl	8009872 <strncmp>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d102      	bne.n	8000fc4 <check_command+0x21c>
		cmd = STW;
 8000fbe:	231d      	movs	r3, #29
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	e033      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "$", 1)))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	781a      	ldrb	r2, [r3, #0]
 8000fc8:	4b33      	ldr	r3, [pc, #204]	; (8001098 <check_command+0x2f0>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <check_command+0x230>
        cmd = LAST;
 8000fd2:	2309      	movs	r3, #9
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e029      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "?", 1)))
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	781a      	ldrb	r2, [r3, #0]
 8000fdc:	4b2f      	ldr	r3, [pc, #188]	; (800109c <check_command+0x2f4>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d102      	bne.n	8000fec <check_command+0x244>
        cmd = HELP;
 8000fe6:	230a      	movs	r3, #10
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	e01f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "S", 1)))
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	781a      	ldrb	r2, [r3, #0]
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	; (80010a0 <check_command+0x2f8>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d102      	bne.n	8001000 <check_command+0x258>
        cmd = S;
 8000ffa:	2312      	movs	r3, #18
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	e015      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "/", 1)))
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	4b27      	ldr	r3, [pc, #156]	; (80010a4 <check_command+0x2fc>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <check_command+0x26c>
		cmd = INC;
 800100e:	2318      	movs	r3, #24
 8001010:	73fb      	strb	r3, [r7, #15]
 8001012:	e00b      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "\\", 1)))
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	781a      	ldrb	r2, [r3, #0]
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <check_command+0x300>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <check_command+0x280>
		cmd = DEC;
 8001022:	2319      	movs	r3, #25
 8001024:	73fb      	strb	r3, [r7, #15]
 8001026:	e001      	b.n	800102c <check_command+0x284>
    else
    	cmd = INV;
 8001028:	2300      	movs	r3, #0
 800102a:	73fb      	strb	r3, [r7, #15]

    return cmd;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	0800da18 	.word	0x0800da18
 800103c:	0800da1c 	.word	0x0800da1c
 8001040:	0800da20 	.word	0x0800da20
 8001044:	0800da24 	.word	0x0800da24
 8001048:	0800da28 	.word	0x0800da28
 800104c:	0800da2c 	.word	0x0800da2c
 8001050:	0800da30 	.word	0x0800da30
 8001054:	0800da34 	.word	0x0800da34
 8001058:	0800da38 	.word	0x0800da38
 800105c:	0800da3c 	.word	0x0800da3c
 8001060:	0800da40 	.word	0x0800da40
 8001064:	0800da44 	.word	0x0800da44
 8001068:	0800da48 	.word	0x0800da48
 800106c:	0800da4c 	.word	0x0800da4c
 8001070:	0800da50 	.word	0x0800da50
 8001074:	0800da54 	.word	0x0800da54
 8001078:	0800da58 	.word	0x0800da58
 800107c:	0800da5c 	.word	0x0800da5c
 8001080:	0800da60 	.word	0x0800da60
 8001084:	0800da64 	.word	0x0800da64
 8001088:	0800da68 	.word	0x0800da68
 800108c:	0800da6c 	.word	0x0800da6c
 8001090:	0800da70 	.word	0x0800da70
 8001094:	0800da74 	.word	0x0800da74
 8001098:	0800da78 	.word	0x0800da78
 800109c:	0800da7c 	.word	0x0800da7c
 80010a0:	0800da80 	.word	0x0800da80
 80010a4:	0800da84 	.word	0x0800da84
 80010a8:	0800da88 	.word	0x0800da88

080010ac <proc_inv_cmd>:

//------------------------------------------------------------------------------------------------------------------


void proc_inv_cmd(char* message)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	send_UART("Invalid instruction. Type '?' for Help.");
 80010b4:	4803      	ldr	r0, [pc, #12]	; (80010c4 <proc_inv_cmd+0x18>)
 80010b6:	f002 f9bf 	bl	8003438 <send_UART>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	0800da8c 	.word	0x0800da8c

080010c8 <proc_mr_cmd>:


void proc_mr_cmd(char* message)
{
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	unsigned int addr, length;

	if(sscanf((char*)message, "MR %x %x", &addr, &length) == 2)
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	f107 0210 	add.w	r2, r7, #16
 80010d8:	4932      	ldr	r1, [pc, #200]	; (80011a4 <proc_mr_cmd+0xdc>)
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f008 fb50 	bl	8009780 <siscanf>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d157      	bne.n	8001196 <proc_mr_cmd+0xce>
	{
 80010e6:	466b      	mov	r3, sp
 80010e8:	461d      	mov	r5, r3
		char data[length];
 80010ea:	68fc      	ldr	r4, [r7, #12]
 80010ec:	4623      	mov	r3, r4
 80010ee:	3b01      	subs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
 80010f2:	4620      	mov	r0, r4
 80010f4:	f04f 0100 	mov.w	r1, #0
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	00cb      	lsls	r3, r1, #3
 8001102:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001106:	00c2      	lsls	r2, r0, #3
 8001108:	4620      	mov	r0, r4
 800110a:	f04f 0100 	mov.w	r1, #0
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	00cb      	lsls	r3, r1, #3
 8001118:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800111c:	00c2      	lsls	r2, r0, #3
 800111e:	1de3      	adds	r3, r4, #7
 8001120:	08db      	lsrs	r3, r3, #3
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	ebad 0d03 	sub.w	sp, sp, r3
 8001128:	466b      	mov	r3, sp
 800112a:	3300      	adds	r3, #0
 800112c:	617b      	str	r3, [r7, #20]

		if(memory_read(addr, length, data))
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	68f9      	ldr	r1, [r7, #12]
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	4618      	mov	r0, r3
 8001136:	f000 ffd5 	bl	80020e4 <memory_read>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d025      	beq.n	800118c <proc_mr_cmd+0xc4>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001140:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001144:	6879      	ldr	r1, [r7, #4]
 8001146:	4818      	ldr	r0, [pc, #96]	; (80011a8 <proc_mr_cmd+0xe0>)
 8001148:	f008 fba5 	bl	8009896 <strncpy>

			sprintf((char*) message, "Memory read: ");
 800114c:	4917      	ldr	r1, [pc, #92]	; (80011ac <proc_mr_cmd+0xe4>)
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f008 faf6 	bl	8009740 <siprintf>

			for(int i = 0; i < length; i++)
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
 8001158:	e010      	b.n	800117c <proc_mr_cmd+0xb4>
			{
				sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff f87a 	bl	8000254 <strlen>
 8001160:	4602      	mov	r2, r0
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	1898      	adds	r0, r3, r2
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	4413      	add	r3, r2
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	490f      	ldr	r1, [pc, #60]	; (80011b0 <proc_mr_cmd+0xe8>)
 8001172:	f008 fae5 	bl	8009740 <siprintf>
			for(int i = 0; i < length; i++)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3301      	adds	r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
 800117c:	69fa      	ldr	r2, [r7, #28]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	429a      	cmp	r2, r3
 8001182:	d3ea      	bcc.n	800115a <proc_mr_cmd+0x92>
			}
			send_UART((char*) message);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f002 f957 	bl	8003438 <send_UART>
 800118a:	e002      	b.n	8001192 <proc_mr_cmd+0xca>
		}
		else
			send_UART("Invalid Memory Read instruction argument values.\r");
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <proc_mr_cmd+0xec>)
 800118e:	f002 f953 	bl	8003438 <send_UART>
 8001192:	46ad      	mov	sp, r5
	}
	else
		send_UART("Invalid Memory Read instruction syntax.");
}
 8001194:	e002      	b.n	800119c <proc_mr_cmd+0xd4>
		send_UART("Invalid Memory Read instruction syntax.");
 8001196:	4808      	ldr	r0, [pc, #32]	; (80011b8 <proc_mr_cmd+0xf0>)
 8001198:	f002 f94e 	bl	8003438 <send_UART>
}
 800119c:	bf00      	nop
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bdb0      	pop	{r4, r5, r7, pc}
 80011a4:	0800dab4 	.word	0x0800dab4
 80011a8:	20014580 	.word	0x20014580
 80011ac:	0800dac0 	.word	0x0800dac0
 80011b0:	0800dad0 	.word	0x0800dad0
 80011b4:	0800dad8 	.word	0x0800dad8
 80011b8:	0800db0c 	.word	0x0800db0c

080011bc <proc_mw_cmd>:


void proc_mw_cmd(char* message)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	6078      	str	r0, [r7, #4]
	unsigned int addr, length, data;

	if(sscanf((char*) message, "MW %x %x %x", &addr, &length, &data) == 3)
 80011c4:	f107 0110 	add.w	r1, r7, #16
 80011c8:	f107 0214 	add.w	r2, r7, #20
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	460b      	mov	r3, r1
 80011d4:	4912      	ldr	r1, [pc, #72]	; (8001220 <proc_mw_cmd+0x64>)
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f008 fad2 	bl	8009780 <siscanf>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d116      	bne.n	8001210 <proc_mw_cmd+0x54>
	{
		if(memory_write(addr, length, data))
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	6939      	ldr	r1, [r7, #16]
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 ffaf 	bl	800214c <memory_write>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d009      	beq.n	8001208 <proc_mw_cmd+0x4c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80011f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	480a      	ldr	r0, [pc, #40]	; (8001224 <proc_mw_cmd+0x68>)
 80011fc:	f008 fb4b 	bl	8009896 <strncpy>
			send_UART("Memory written with success.");
 8001200:	4809      	ldr	r0, [pc, #36]	; (8001228 <proc_mw_cmd+0x6c>)
 8001202:	f002 f919 	bl	8003438 <send_UART>
		else
			send_UART("Invalid Memory Write instruction argument values.");
	}
	else
		send_UART("Invalid Memory Write instruction syntax.");
}
 8001206:	e006      	b.n	8001216 <proc_mw_cmd+0x5a>
			send_UART("Invalid Memory Write instruction argument values.");
 8001208:	4808      	ldr	r0, [pc, #32]	; (800122c <proc_mw_cmd+0x70>)
 800120a:	f002 f915 	bl	8003438 <send_UART>
}
 800120e:	e002      	b.n	8001216 <proc_mw_cmd+0x5a>
		send_UART("Invalid Memory Write instruction syntax.");
 8001210:	4807      	ldr	r0, [pc, #28]	; (8001230 <proc_mw_cmd+0x74>)
 8001212:	f002 f911 	bl	8003438 <send_UART>
}
 8001216:	bf00      	nop
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	0800db34 	.word	0x0800db34
 8001224:	20014580 	.word	0x20014580
 8001228:	0800db40 	.word	0x0800db40
 800122c:	0800db60 	.word	0x0800db60
 8001230:	0800db94 	.word	0x0800db94

08001234 <proc_mi_cmd>:


void proc_mi_cmd(char* message)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MI %x %x", &port_addr, &pin_setting) == 2)
 800123c:	f107 0308 	add.w	r3, r7, #8
 8001240:	f107 020c 	add.w	r2, r7, #12
 8001244:	4918      	ldr	r1, [pc, #96]	; (80012a8 <proc_mi_cmd+0x74>)
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f008 fa9a 	bl	8009780 <siscanf>
 800124c:	4603      	mov	r3, r0
 800124e:	2b02      	cmp	r3, #2
 8001250:	d123      	bne.n	800129a <proc_mi_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	68ba      	ldr	r2, [r7, #8]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f001 fbd9 	bl	8002a10 <is_GPIO_pin_free>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d016      	beq.n	8001292 <proc_mi_cmd+0x5e>
		{
			if(make_pin_input(port_addr, pin_setting))
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f000 ffa6 	bl	80021bc <make_pin_input>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d009      	beq.n	800128a <proc_mi_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001276:	f44f 7280 	mov.w	r2, #256	; 0x100
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	480b      	ldr	r0, [pc, #44]	; (80012ac <proc_mi_cmd+0x78>)
 800127e:	f008 fb0a 	bl	8009896 <strncpy>
				send_UART("Pin(s) set as input with success.");
 8001282:	480b      	ldr	r0, [pc, #44]	; (80012b0 <proc_mi_cmd+0x7c>)
 8001284:	f002 f8d8 	bl	8003438 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
	  send_UART("Invalid Make Pin Input instruction syntax.");
}
 8001288:	e00a      	b.n	80012a0 <proc_mi_cmd+0x6c>
				send_UART("Invalid Make Pin Input instruction argument values.");
 800128a:	480a      	ldr	r0, [pc, #40]	; (80012b4 <proc_mi_cmd+0x80>)
 800128c:	f002 f8d4 	bl	8003438 <send_UART>
}
 8001290:	e006      	b.n	80012a0 <proc_mi_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 8001292:	4809      	ldr	r0, [pc, #36]	; (80012b8 <proc_mi_cmd+0x84>)
 8001294:	f002 f8d0 	bl	8003438 <send_UART>
}
 8001298:	e002      	b.n	80012a0 <proc_mi_cmd+0x6c>
	  send_UART("Invalid Make Pin Input instruction syntax.");
 800129a:	4808      	ldr	r0, [pc, #32]	; (80012bc <proc_mi_cmd+0x88>)
 800129c:	f002 f8cc 	bl	8003438 <send_UART>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	0800dbc0 	.word	0x0800dbc0
 80012ac:	20014580 	.word	0x20014580
 80012b0:	0800dbcc 	.word	0x0800dbcc
 80012b4:	0800dbf0 	.word	0x0800dbf0
 80012b8:	0800dc24 	.word	0x0800dc24
 80012bc:	0800dc5c 	.word	0x0800dc5c

080012c0 <proc_mo_cmd>:


void proc_mo_cmd(char* message)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MO %x %x", &port_addr, &pin_setting) == 2)
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	f107 020c 	add.w	r2, r7, #12
 80012d0:	4918      	ldr	r1, [pc, #96]	; (8001334 <proc_mo_cmd+0x74>)
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f008 fa54 	bl	8009780 <siscanf>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d123      	bne.n	8001326 <proc_mo_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	68ba      	ldr	r2, [r7, #8]
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 fb93 	bl	8002a10 <is_GPIO_pin_free>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d016      	beq.n	800131e <proc_mo_cmd+0x5e>
		{
			if(make_pin_output(port_addr, pin_setting))
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	4611      	mov	r1, r2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 fffc 	bl	80022f4 <make_pin_output>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d009      	beq.n	8001316 <proc_mo_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001302:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	480b      	ldr	r0, [pc, #44]	; (8001338 <proc_mo_cmd+0x78>)
 800130a:	f008 fac4 	bl	8009896 <strncpy>
				send_UART("Pin(s) set as output with success.");
 800130e:	480b      	ldr	r0, [pc, #44]	; (800133c <proc_mo_cmd+0x7c>)
 8001310:	f002 f892 	bl	8003438 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Make Pin Output instruction syntax.");
}
 8001314:	e00a      	b.n	800132c <proc_mo_cmd+0x6c>
				send_UART("Invalid Make Pin Output instruction argument values.");
 8001316:	480a      	ldr	r0, [pc, #40]	; (8001340 <proc_mo_cmd+0x80>)
 8001318:	f002 f88e 	bl	8003438 <send_UART>
}
 800131c:	e006      	b.n	800132c <proc_mo_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 800131e:	4809      	ldr	r0, [pc, #36]	; (8001344 <proc_mo_cmd+0x84>)
 8001320:	f002 f88a 	bl	8003438 <send_UART>
}
 8001324:	e002      	b.n	800132c <proc_mo_cmd+0x6c>
		send_UART("Invalid Make Pin Output instruction syntax.");
 8001326:	4808      	ldr	r0, [pc, #32]	; (8001348 <proc_mo_cmd+0x88>)
 8001328:	f002 f886 	bl	8003438 <send_UART>
}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	0800dc88 	.word	0x0800dc88
 8001338:	20014580 	.word	0x20014580
 800133c:	0800dc94 	.word	0x0800dc94
 8001340:	0800dcb8 	.word	0x0800dcb8
 8001344:	0800dc24 	.word	0x0800dc24
 8001348:	0800dcf0 	.word	0x0800dcf0

0800134c <proc_rd_cmd>:


void proc_rd_cmd(char* message)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "RD %x %x", &port_addr, &pin_setting) == 2)
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	f107 0220 	add.w	r2, r7, #32
 800135c:	492a      	ldr	r1, [pc, #168]	; (8001408 <proc_rd_cmd+0xbc>)
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f008 fa0e 	bl	8009780 <siscanf>
 8001364:	4603      	mov	r3, r0
 8001366:	2b02      	cmp	r3, #2
 8001368:	d147      	bne.n	80013fa <proc_rd_cmd+0xae>
	{
		GPIO_PinState pin_values[16];

		if(read_dig_input(port_addr, pin_setting, pin_values))
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	69f9      	ldr	r1, [r7, #28]
 800136e:	f107 020c 	add.w	r2, r7, #12
 8001372:	4618      	mov	r0, r3
 8001374:	f001 f85c 	bl	8002430 <read_dig_input>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d039      	beq.n	80013f2 <proc_rd_cmd+0xa6>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800137e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	4821      	ldr	r0, [pc, #132]	; (800140c <proc_rd_cmd+0xc0>)
 8001386:	f008 fa86 	bl	8009896 <strncpy>

			sprintf((char*) message, "Digital input read: ");
 800138a:	4921      	ldr	r1, [pc, #132]	; (8001410 <proc_rd_cmd+0xc4>)
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f008 f9d7 	bl	8009740 <siprintf>

			for(int i = 15; i >= 0; i--)
 8001392:	230f      	movs	r3, #15
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
 8001396:	e025      	b.n	80013e4 <proc_rd_cmd+0x98>
			{
				sprintf((char*) message + strlen((char*) message), "%d", pin_values[i]);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7fe ff5b 	bl	8000254 <strlen>
 800139e:	4602      	mov	r2, r0
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	1898      	adds	r0, r3, r2
 80013a4:	f107 020c 	add.w	r2, r7, #12
 80013a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013aa:	4413      	add	r3, r2
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4918      	ldr	r1, [pc, #96]	; (8001414 <proc_rd_cmd+0xc8>)
 80013b2:	f008 f9c5 	bl	8009740 <siprintf>

				if(!(i % 4) && i)
 80013b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10e      	bne.n	80013de <proc_rd_cmd+0x92>
 80013c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00b      	beq.n	80013de <proc_rd_cmd+0x92>
					strcat((char*) message, " ");
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7fe ff44 	bl	8000254 <strlen>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4413      	add	r3, r2
 80013d4:	4910      	ldr	r1, [pc, #64]	; (8001418 <proc_rd_cmd+0xcc>)
 80013d6:	461a      	mov	r2, r3
 80013d8:	460b      	mov	r3, r1
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	8013      	strh	r3, [r2, #0]
			for(int i = 15; i >= 0; i--)
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	3b01      	subs	r3, #1
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
 80013e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	dad6      	bge.n	8001398 <proc_rd_cmd+0x4c>
			}
			send_UART((char*) message);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f002 f824 	bl	8003438 <send_UART>
		else
			send_UART("Invalid Read Digital Input instruction argument values.");
	}
	else
		send_UART("Invalid Read Digital Input instruction syntax.");
}
 80013f0:	e006      	b.n	8001400 <proc_rd_cmd+0xb4>
			send_UART("Invalid Read Digital Input instruction argument values.");
 80013f2:	480a      	ldr	r0, [pc, #40]	; (800141c <proc_rd_cmd+0xd0>)
 80013f4:	f002 f820 	bl	8003438 <send_UART>
}
 80013f8:	e002      	b.n	8001400 <proc_rd_cmd+0xb4>
		send_UART("Invalid Read Digital Input instruction syntax.");
 80013fa:	4809      	ldr	r0, [pc, #36]	; (8001420 <proc_rd_cmd+0xd4>)
 80013fc:	f002 f81c 	bl	8003438 <send_UART>
}
 8001400:	bf00      	nop
 8001402:	3728      	adds	r7, #40	; 0x28
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	0800dd1c 	.word	0x0800dd1c
 800140c:	20014580 	.word	0x20014580
 8001410:	0800dd28 	.word	0x0800dd28
 8001414:	0800dd40 	.word	0x0800dd40
 8001418:	0800dd44 	.word	0x0800dd44
 800141c:	0800dd48 	.word	0x0800dd48
 8001420:	0800dd80 	.word	0x0800dd80

08001424 <proc_wd_cmd>:


void proc_wd_cmd(char* message)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af02      	add	r7, sp, #8
 800142a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting, pin_values;

	if(sscanf((char*) message, "WD %x %x %x", &port_addr, &pin_setting, &pin_values) == 3)
 800142c:	f107 0110 	add.w	r1, r7, #16
 8001430:	f107 0214 	add.w	r2, r7, #20
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	460b      	mov	r3, r1
 800143c:	4918      	ldr	r1, [pc, #96]	; (80014a0 <proc_wd_cmd+0x7c>)
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f008 f99e 	bl	8009780 <siscanf>
 8001444:	4603      	mov	r3, r0
 8001446:	2b03      	cmp	r3, #3
 8001448:	d123      	bne.n	8001492 <proc_wd_cmd+0x6e>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4611      	mov	r1, r2
 8001450:	4618      	mov	r0, r3
 8001452:	f001 fadd 	bl	8002a10 <is_GPIO_pin_free>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d016      	beq.n	800148a <proc_wd_cmd+0x66>
		{
			if(write_dig_output(port_addr, pin_setting, pin_values))
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	6939      	ldr	r1, [r7, #16]
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4618      	mov	r0, r3
 8001464:	f001 f82e 	bl	80024c4 <write_dig_output>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <proc_wd_cmd+0x5e>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800146e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	480b      	ldr	r0, [pc, #44]	; (80014a4 <proc_wd_cmd+0x80>)
 8001476:	f008 fa0e 	bl	8009896 <strncpy>
				send_UART("Digital output value wrote with success.");
 800147a:	480b      	ldr	r0, [pc, #44]	; (80014a8 <proc_wd_cmd+0x84>)
 800147c:	f001 ffdc 	bl	8003438 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Write Digital Output instruction syntax.");
}
 8001480:	e00a      	b.n	8001498 <proc_wd_cmd+0x74>
				send_UART("Invalid Write Digital Output instruction argument values.");
 8001482:	480a      	ldr	r0, [pc, #40]	; (80014ac <proc_wd_cmd+0x88>)
 8001484:	f001 ffd8 	bl	8003438 <send_UART>
}
 8001488:	e006      	b.n	8001498 <proc_wd_cmd+0x74>
			send_UART("At least one inputted pin is reserved to peripherals.");
 800148a:	4809      	ldr	r0, [pc, #36]	; (80014b0 <proc_wd_cmd+0x8c>)
 800148c:	f001 ffd4 	bl	8003438 <send_UART>
}
 8001490:	e002      	b.n	8001498 <proc_wd_cmd+0x74>
		send_UART("Invalid Write Digital Output instruction syntax.");
 8001492:	4808      	ldr	r0, [pc, #32]	; (80014b4 <proc_wd_cmd+0x90>)
 8001494:	f001 ffd0 	bl	8003438 <send_UART>
}
 8001498:	bf00      	nop
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	0800ddb0 	.word	0x0800ddb0
 80014a4:	20014580 	.word	0x20014580
 80014a8:	0800ddbc 	.word	0x0800ddbc
 80014ac:	0800dde8 	.word	0x0800dde8
 80014b0:	0800dc24 	.word	0x0800dc24
 80014b4:	0800de24 	.word	0x0800de24

080014b8 <proc_ra_cmd>:


void proc_ra_cmd(char* message)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af02      	add	r7, sp, #8
 80014be:	6078      	str	r0, [r7, #4]
	unsigned int addr3, value;

	if(sscanf((char*) message, "RA %x", &addr3) == 1)
 80014c0:	f107 0310 	add.w	r3, r7, #16
 80014c4:	461a      	mov	r2, r3
 80014c6:	492c      	ldr	r1, [pc, #176]	; (8001578 <proc_ra_cmd+0xc0>)
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f008 f959 	bl	8009780 <siscanf>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d13f      	bne.n	8001554 <proc_ra_cmd+0x9c>
	{
		if(analog_read(addr3, &value))
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	f107 020c 	add.w	r2, r7, #12
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f001 f83b 	bl	8002558 <analog_read>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d031      	beq.n	800154c <proc_ra_cmd+0x94>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80014e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	4823      	ldr	r0, [pc, #140]	; (800157c <proc_ra_cmd+0xc4>)
 80014f0:	f008 f9d1 	bl	8009896 <strncpy>

			float volts = (float) value * 3.3 / 4095;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	ee07 3a90 	vmov	s15, r3
 80014fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001502:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8001568 <proc_ra_cmd+0xb0>
 8001506:	ee27 6b06 	vmul.f64	d6, d7, d6
 800150a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8001570 <proc_ra_cmd+0xb8>
 800150e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001512:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001516:	edc7 7a05 	vstr	s15, [r7, #20]

			sprintf((char*) message, "Analog read digital value: ");
 800151a:	4919      	ldr	r1, [pc, #100]	; (8001580 <proc_ra_cmd+0xc8>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f008 f90f 	bl	8009740 <siprintf>
			sprintf((char*) message + strlen((char*) message), "%d // %.2fV", value, volts);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7fe fe96 	bl	8000254 <strlen>
 8001528:	4602      	mov	r2, r0
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	edd7 7a05 	vldr	s15, [r7, #20]
 8001534:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001538:	ed8d 7b00 	vstr	d7, [sp]
 800153c:	4911      	ldr	r1, [pc, #68]	; (8001584 <proc_ra_cmd+0xcc>)
 800153e:	4618      	mov	r0, r3
 8001540:	f008 f8fe 	bl	8009740 <siprintf>

			send_UART((char*) message);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f001 ff77 	bl	8003438 <send_UART>
		else
			send_UART("Invalid Analog Read instruction argument values.");
	}
	else
		send_UART("Invalid Analog Read instruction syntax.");
}
 800154a:	e006      	b.n	800155a <proc_ra_cmd+0xa2>
			send_UART("Invalid Analog Read instruction argument values.");
 800154c:	480e      	ldr	r0, [pc, #56]	; (8001588 <proc_ra_cmd+0xd0>)
 800154e:	f001 ff73 	bl	8003438 <send_UART>
}
 8001552:	e002      	b.n	800155a <proc_ra_cmd+0xa2>
		send_UART("Invalid Analog Read instruction syntax.");
 8001554:	480d      	ldr	r0, [pc, #52]	; (800158c <proc_ra_cmd+0xd4>)
 8001556:	f001 ff6f 	bl	8003438 <send_UART>
}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	f3af 8000 	nop.w
 8001568:	66666666 	.word	0x66666666
 800156c:	400a6666 	.word	0x400a6666
 8001570:	00000000 	.word	0x00000000
 8001574:	40affe00 	.word	0x40affe00
 8001578:	0800de58 	.word	0x0800de58
 800157c:	20014580 	.word	0x20014580
 8001580:	0800de60 	.word	0x0800de60
 8001584:	0800de7c 	.word	0x0800de7c
 8001588:	0800de88 	.word	0x0800de88
 800158c:	0800debc 	.word	0x0800debc

08001590 <proc_wa_cmd>:

void proc_wa_cmd(char* message)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
    unsigned int addr3, volts;

    if(sscanf((char*) message, "WA %x %d", &addr3, &volts) == 2)
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	f107 0210 	add.w	r2, r7, #16
 80015a0:	491f      	ldr	r1, [pc, #124]	; (8001620 <proc_wa_cmd+0x90>)
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f008 f8ec 	bl	8009780 <siscanf>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d12d      	bne.n	800160a <proc_wa_cmd+0x7a>
    {
    	float value = (float) volts * 4095 / 3.3;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001624 <proc_wa_cmd+0x94>
 80015bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015c0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80015c4:	ed9f 5b14 	vldr	d5, [pc, #80]	; 8001618 <proc_wa_cmd+0x88>
 80015c8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015cc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015d0:	edc7 7a05 	vstr	s15, [r7, #20]

        if(analog_write(addr3, value))
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80015da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015de:	ee17 1a90 	vmov	r1, s15
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 ffd2 	bl	800258c <analog_write>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d009      	beq.n	8001602 <proc_wa_cmd+0x72>
        {
            strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80015ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	480c      	ldr	r0, [pc, #48]	; (8001628 <proc_wa_cmd+0x98>)
 80015f6:	f008 f94e 	bl	8009896 <strncpy>
            send_UART("Analog value wrote with success.");
 80015fa:	480c      	ldr	r0, [pc, #48]	; (800162c <proc_wa_cmd+0x9c>)
 80015fc:	f001 ff1c 	bl	8003438 <send_UART>
        else
            send_UART("Invalid Analog Write instruction argument values.");
    }
    else
        send_UART("Invalid Analog Write instruction syntax.");
}
 8001600:	e006      	b.n	8001610 <proc_wa_cmd+0x80>
            send_UART("Invalid Analog Write instruction argument values.");
 8001602:	480b      	ldr	r0, [pc, #44]	; (8001630 <proc_wa_cmd+0xa0>)
 8001604:	f001 ff18 	bl	8003438 <send_UART>
}
 8001608:	e002      	b.n	8001610 <proc_wa_cmd+0x80>
        send_UART("Invalid Analog Write instruction syntax.");
 800160a:	480a      	ldr	r0, [pc, #40]	; (8001634 <proc_wa_cmd+0xa4>)
 800160c:	f001 ff14 	bl	8003438 <send_UART>
}
 8001610:	bf00      	nop
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	66666666 	.word	0x66666666
 800161c:	400a6666 	.word	0x400a6666
 8001620:	0800dee4 	.word	0x0800dee4
 8001624:	457ff000 	.word	0x457ff000
 8001628:	20014580 	.word	0x20014580
 800162c:	0800def0 	.word	0x0800def0
 8001630:	0800df14 	.word	0x0800df14
 8001634:	0800df48 	.word	0x0800df48

08001638 <proc_last_cmd>:


void proc_last_cmd(char* message)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b0c4      	sub	sp, #272	; 0x110
 800163c:	af00      	add	r7, sp, #0
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	6018      	str	r0, [r3, #0]
	if(message[1] == '\r')
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	3301      	adds	r3, #1
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b0d      	cmp	r3, #13
 800164c:	d12a      	bne.n	80016a4 <proc_last_cmd+0x6c>
	{
		char temp[BUFFER_SIZE];

		for(int i = 0; i < BUFFER_SIZE; i++)
 800164e:	2300      	movs	r3, #0
 8001650:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001654:	e010      	b.n	8001678 <proc_last_cmd+0x40>
			temp[i] = last_message[i];
 8001656:	4a17      	ldr	r2, [pc, #92]	; (80016b4 <proc_last_cmd+0x7c>)
 8001658:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800165c:	4413      	add	r3, r2
 800165e:	7819      	ldrb	r1, [r3, #0]
 8001660:	f107 0208 	add.w	r2, r7, #8
 8001664:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001668:	4413      	add	r3, r2
 800166a:	460a      	mov	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < BUFFER_SIZE; i++)
 800166e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001672:	3301      	adds	r3, #1
 8001674:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001678:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800167c:	2bff      	cmp	r3, #255	; 0xff
 800167e:	ddea      	ble.n	8001656 <proc_last_cmd+0x1e>

		unsigned char cmd = check_command((char*) temp);
 8001680:	f107 0308 	add.w	r3, r7, #8
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fb8f 	bl	8000da8 <check_command>
 800168a:	4603      	mov	r3, r0
 800168c:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
		exec_command[cmd]((char*) temp);
 8001690:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8001694:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <proc_last_cmd+0x80>)
 8001696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169a:	f107 0208 	add.w	r2, r7, #8
 800169e:	4610      	mov	r0, r2
 80016a0:	4798      	blx	r3
	}
	else
		send_UART("Invalid $ instruction syntax.");
}
 80016a2:	e002      	b.n	80016aa <proc_last_cmd+0x72>
		send_UART("Invalid $ instruction syntax.");
 80016a4:	4805      	ldr	r0, [pc, #20]	; (80016bc <proc_last_cmd+0x84>)
 80016a6:	f001 fec7 	bl	8003438 <send_UART>
}
 80016aa:	bf00      	nop
 80016ac:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20014580 	.word	0x20014580
 80016b8:	20000008 	.word	0x20000008
 80016bc:	0800df74 	.word	0x0800df74

080016c0 <proc_help_cmd>:


void proc_help_cmd(char* message)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	if(message[1] == '\r')
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3301      	adds	r3, #1
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b0d      	cmp	r3, #13
 80016d0:	d109      	bne.n	80016e6 <proc_help_cmd+0x26>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80016d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	4806      	ldr	r0, [pc, #24]	; (80016f4 <proc_help_cmd+0x34>)
 80016da:	f008 f8dc 	bl	8009896 <strncpy>

		send_UART("MR <addr> <length>\n\r"
 80016de:	4806      	ldr	r0, [pc, #24]	; (80016f8 <proc_help_cmd+0x38>)
 80016e0:	f001 feaa 	bl	8003438 <send_UART>
					"$\n\r"
					"VER");
	}
	else
		send_UART("Invalid ? instruction syntax.");
}
 80016e4:	e002      	b.n	80016ec <proc_help_cmd+0x2c>
		send_UART("Invalid ? instruction syntax.");
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <proc_help_cmd+0x3c>)
 80016e8:	f001 fea6 	bl	8003438 <send_UART>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20014580 	.word	0x20014580
 80016f8:	0800df94 	.word	0x0800df94
 80016fc:	0800e050 	.word	0x0800e050

08001700 <proc_ver_cmd>:


void proc_ver_cmd(char* message)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	static int procs = 0;	// EASTER EGG

	if(message[3] == '\r')
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3303      	adds	r3, #3
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b0d      	cmp	r3, #13
 8001710:	d113      	bne.n	800173a <proc_ver_cmd+0x3a>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001712:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	480b      	ldr	r0, [pc, #44]	; (8001748 <proc_ver_cmd+0x48>)
 800171a:	f008 f8bc 	bl	8009896 <strncpy>
		sprintf((char*) message, "v1.%d - BOCKS & PRIEST - G5 PIEEIC2 EEIC UM - 2022", procs++);
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <proc_ver_cmd+0x4c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	1c5a      	adds	r2, r3, #1
 8001724:	4909      	ldr	r1, [pc, #36]	; (800174c <proc_ver_cmd+0x4c>)
 8001726:	600a      	str	r2, [r1, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4909      	ldr	r1, [pc, #36]	; (8001750 <proc_ver_cmd+0x50>)
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f008 f807 	bl	8009740 <siprintf>
		send_UART((char*) message);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f001 fe80 	bl	8003438 <send_UART>
	}
	else
		send_UART("Invalid VER instruction syntax.");
}
 8001738:	e002      	b.n	8001740 <proc_ver_cmd+0x40>
		send_UART("Invalid VER instruction syntax.");
 800173a:	4806      	ldr	r0, [pc, #24]	; (8001754 <proc_ver_cmd+0x54>)
 800173c:	f001 fe7c 	bl	8003438 <send_UART>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20014580 	.word	0x20014580
 800174c:	20000318 	.word	0x20000318
 8001750:	0800e070 	.word	0x0800e070
 8001754:	0800e0a4 	.word	0x0800e0a4

08001758 <proc_sp_cmd>:

void proc_sp_cmd(char* message)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	unsigned int unit;
	char timeunit[2];

	if(sscanf((char*)message, "SP %s %d", timeunit, &unit) == 2)
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	f107 0208 	add.w	r2, r7, #8
 8001768:	491f      	ldr	r1, [pc, #124]	; (80017e8 <proc_sp_cmd+0x90>)
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f008 f808 	bl	8009780 <siscanf>
 8001770:	4603      	mov	r3, r0
 8001772:	2b02      	cmp	r3, #2
 8001774:	d131      	bne.n	80017da <proc_sp_cmd+0x82>
		{
			if(!strcmp(timeunit,"ms") == 0 || !strcmp(timeunit,"s") == 0 || !strcmp(timeunit,"us") == 0)
 8001776:	f107 0308 	add.w	r3, r7, #8
 800177a:	491c      	ldr	r1, [pc, #112]	; (80017ec <proc_sp_cmd+0x94>)
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fd5f 	bl	8000240 <strcmp>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d111      	bne.n	80017ac <proc_sp_cmd+0x54>
 8001788:	f107 0308 	add.w	r3, r7, #8
 800178c:	4918      	ldr	r1, [pc, #96]	; (80017f0 <proc_sp_cmd+0x98>)
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fd56 	bl	8000240 <strcmp>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d108      	bne.n	80017ac <proc_sp_cmd+0x54>
 800179a:	f107 0308 	add.w	r3, r7, #8
 800179e:	4915      	ldr	r1, [pc, #84]	; (80017f4 <proc_sp_cmd+0x9c>)
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fd4d 	bl	8000240 <strcmp>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d012      	beq.n	80017d2 <proc_sp_cmd+0x7a>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80017ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	4811      	ldr	r0, [pc, #68]	; (80017f8 <proc_sp_cmd+0xa0>)
 80017b4:	f008 f86f 	bl	8009896 <strncpy>

				strcpy(sp_config.timeunit,timeunit);
 80017b8:	f107 0308 	add.w	r3, r7, #8
 80017bc:	4619      	mov	r1, r3
 80017be:	480f      	ldr	r0, [pc, #60]	; (80017fc <proc_sp_cmd+0xa4>)
 80017c0:	f008 f84f 	bl	8009862 <strcpy>
				sp_config.unit = unit;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4a0e      	ldr	r2, [pc, #56]	; (8001800 <proc_sp_cmd+0xa8>)
 80017c8:	6053      	str	r3, [r2, #4]
				send_UART("Sampling timeunit and units changed with success.");
 80017ca:	480e      	ldr	r0, [pc, #56]	; (8001804 <proc_sp_cmd+0xac>)
 80017cc:	f001 fe34 	bl	8003438 <send_UART>
			else
				send_UART("Invalid Sample Period instruction argument values.");
		}
		else
			send_UART("Invalid Sample Period instruction syntax.");
}
 80017d0:	e006      	b.n	80017e0 <proc_sp_cmd+0x88>
				send_UART("Invalid Sample Period instruction argument values.");
 80017d2:	480d      	ldr	r0, [pc, #52]	; (8001808 <proc_sp_cmd+0xb0>)
 80017d4:	f001 fe30 	bl	8003438 <send_UART>
}
 80017d8:	e002      	b.n	80017e0 <proc_sp_cmd+0x88>
			send_UART("Invalid Sample Period instruction syntax.");
 80017da:	480c      	ldr	r0, [pc, #48]	; (800180c <proc_sp_cmd+0xb4>)
 80017dc:	f001 fe2c 	bl	8003438 <send_UART>
}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	0800e0c4 	.word	0x0800e0c4
 80017ec:	0800e0d0 	.word	0x0800e0d0
 80017f0:	0800e0d4 	.word	0x0800e0d4
 80017f4:	0800e0d8 	.word	0x0800e0d8
 80017f8:	20014580 	.word	0x20014580
 80017fc:	2000009c 	.word	0x2000009c
 8001800:	20000090 	.word	0x20000090
 8001804:	0800e0dc 	.word	0x0800e0dc
 8001808:	0800e110 	.word	0x0800e110
 800180c:	0800e144 	.word	0x0800e144

08001810 <proc_ac_cmd>:

void proc_ac_cmd(char* message)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	unsigned int addr3;

	if(sscanf((char*)message, "AC %x", &addr3) == 1)
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	461a      	mov	r2, r3
 800181e:	4912      	ldr	r1, [pc, #72]	; (8001868 <proc_ac_cmd+0x58>)
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f007 ffad 	bl	8009780 <siscanf>
 8001826:	4603      	mov	r3, r0
 8001828:	2b01      	cmp	r3, #1
 800182a:	d116      	bne.n	800185a <proc_ac_cmd+0x4a>
	{
		if(addr3 > 0 && addr3 <= 0x0F)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00f      	beq.n	8001852 <proc_ac_cmd+0x42>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2b0f      	cmp	r3, #15
 8001836:	d80c      	bhi.n	8001852 <proc_ac_cmd+0x42>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	480b      	ldr	r0, [pc, #44]	; (800186c <proc_ac_cmd+0x5c>)
 8001840:	f008 f829 	bl	8009896 <strncpy>

			sp_config.addr3 = addr3;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <proc_ac_cmd+0x60>)
 8001848:	6013      	str	r3, [r2, #0]
			send_UART("Analog Channel for Sampling changed with success.");
 800184a:	480a      	ldr	r0, [pc, #40]	; (8001874 <proc_ac_cmd+0x64>)
 800184c:	f001 fdf4 	bl	8003438 <send_UART>
		else
			send_UART("Invalid Analog Channel instruction argument values.");
	}
	else
		send_UART("Invalid Analog Channel instruction syntax.");
}
 8001850:	e006      	b.n	8001860 <proc_ac_cmd+0x50>
			send_UART("Invalid Analog Channel instruction argument values.");
 8001852:	4809      	ldr	r0, [pc, #36]	; (8001878 <proc_ac_cmd+0x68>)
 8001854:	f001 fdf0 	bl	8003438 <send_UART>
}
 8001858:	e002      	b.n	8001860 <proc_ac_cmd+0x50>
		send_UART("Invalid Analog Channel instruction syntax.");
 800185a:	4808      	ldr	r0, [pc, #32]	; (800187c <proc_ac_cmd+0x6c>)
 800185c:	f001 fdec 	bl	8003438 <send_UART>
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	0800e170 	.word	0x0800e170
 800186c:	20014580 	.word	0x20014580
 8001870:	20000090 	.word	0x20000090
 8001874:	0800e178 	.word	0x0800e178
 8001878:	0800e1ac 	.word	0x0800e1ac
 800187c:	0800e1e0 	.word	0x0800e1e0

08001880 <proc_fni_cmd>:

void proc_fni_cmd(char* message)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3303      	adds	r3, #3
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b0d      	cmp	r3, #13
 8001890:	d10c      	bne.n	80018ac <proc_fni_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001892:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	4808      	ldr	r0, [pc, #32]	; (80018bc <proc_fni_cmd+0x3c>)
 800189a:	f007 fffc 	bl	8009896 <strncpy>
		sp_config.filter_type = Inf;
 800189e:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <proc_fni_cmd+0x40>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 80018a4:	4807      	ldr	r0, [pc, #28]	; (80018c4 <proc_fni_cmd+0x44>)
 80018a6:	f001 fdc7 	bl	8003438 <send_UART>
	}
	else
		send_UART("Invalid IRR Filter On instruction syntax.");
}
 80018aa:	e002      	b.n	80018b2 <proc_fni_cmd+0x32>
		send_UART("Invalid IRR Filter On instruction syntax.");
 80018ac:	4806      	ldr	r0, [pc, #24]	; (80018c8 <proc_fni_cmd+0x48>)
 80018ae:	f001 fdc3 	bl	8003438 <send_UART>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20014580 	.word	0x20014580
 80018c0:	20000090 	.word	0x20000090
 80018c4:	0800e20c 	.word	0x0800e20c
 80018c8:	0800e218 	.word	0x0800e218

080018cc <proc_ffi_cmd>:

void proc_ffi_cmd(char* message)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3303      	adds	r3, #3
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b0d      	cmp	r3, #13
 80018dc:	d114      	bne.n	8001908 <proc_ffi_cmd+0x3c>
	{
		if(sp_config.filter_type == Inf)
 80018de:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <proc_ffi_cmd+0x4c>)
 80018e0:	7b9b      	ldrb	r3, [r3, #14]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d10c      	bne.n	8001900 <proc_ffi_cmd+0x34>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80018e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	480b      	ldr	r0, [pc, #44]	; (800191c <proc_ffi_cmd+0x50>)
 80018ee:	f007 ffd2 	bl	8009896 <strncpy>
			sp_config.filter_type = Nf;
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <proc_ffi_cmd+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 80018f8:	4809      	ldr	r0, [pc, #36]	; (8001920 <proc_ffi_cmd+0x54>)
 80018fa:	f001 fd9d 	bl	8003438 <send_UART>
		else
			send_UART("IRR Filter is already off.");
	}
	else
		send_UART("Invalid IRR Filter Off instruction syntax.");
}
 80018fe:	e006      	b.n	800190e <proc_ffi_cmd+0x42>
			send_UART("IRR Filter is already off.");
 8001900:	4808      	ldr	r0, [pc, #32]	; (8001924 <proc_ffi_cmd+0x58>)
 8001902:	f001 fd99 	bl	8003438 <send_UART>
}
 8001906:	e002      	b.n	800190e <proc_ffi_cmd+0x42>
		send_UART("Invalid IRR Filter Off instruction syntax.");
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <proc_ffi_cmd+0x5c>)
 800190a:	f001 fd95 	bl	8003438 <send_UART>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000090 	.word	0x20000090
 800191c:	20014580 	.word	0x20014580
 8001920:	0800e244 	.word	0x0800e244
 8001924:	0800e250 	.word	0x0800e250
 8001928:	0800e26c 	.word	0x0800e26c

0800192c <proc_fnf_cmd>:

void proc_fnf_cmd(char* message)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3303      	adds	r3, #3
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b0d      	cmp	r3, #13
 800193c:	d10c      	bne.n	8001958 <proc_fnf_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800193e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	4808      	ldr	r0, [pc, #32]	; (8001968 <proc_fnf_cmd+0x3c>)
 8001946:	f007 ffa6 	bl	8009896 <strncpy>
		sp_config.filter_type = Fin;
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <proc_fnf_cmd+0x40>)
 800194c:	2202      	movs	r2, #2
 800194e:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 8001950:	4807      	ldr	r0, [pc, #28]	; (8001970 <proc_fnf_cmd+0x44>)
 8001952:	f001 fd71 	bl	8003438 <send_UART>
	}
	else
		send_UART("Invalid FIR Filter On instruction syntax.");
}
 8001956:	e002      	b.n	800195e <proc_fnf_cmd+0x32>
		send_UART("Invalid FIR Filter On instruction syntax.");
 8001958:	4806      	ldr	r0, [pc, #24]	; (8001974 <proc_fnf_cmd+0x48>)
 800195a:	f001 fd6d 	bl	8003438 <send_UART>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20014580 	.word	0x20014580
 800196c:	20000090 	.word	0x20000090
 8001970:	0800e20c 	.word	0x0800e20c
 8001974:	0800e298 	.word	0x0800e298

08001978 <proc_fff_cmd>:

void proc_fff_cmd(char* message)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3303      	adds	r3, #3
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b0d      	cmp	r3, #13
 8001988:	d114      	bne.n	80019b4 <proc_fff_cmd+0x3c>
	{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800198a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	480c      	ldr	r0, [pc, #48]	; (80019c4 <proc_fff_cmd+0x4c>)
 8001992:	f007 ff80 	bl	8009896 <strncpy>
		if(sp_config.filter_type == Fin){
 8001996:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <proc_fff_cmd+0x50>)
 8001998:	7b9b      	ldrb	r3, [r3, #14]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d106      	bne.n	80019ac <proc_fff_cmd+0x34>
			sp_config.filter_type = Nf;
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <proc_fff_cmd+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 80019a4:	4809      	ldr	r0, [pc, #36]	; (80019cc <proc_fff_cmd+0x54>)
 80019a6:	f001 fd47 	bl	8003438 <send_UART>
		else
			send_UART("FIR Filter is already off.");
	}
	else
		send_UART("Invalid FIR Filter Off instruction syntax.");
}
 80019aa:	e006      	b.n	80019ba <proc_fff_cmd+0x42>
			send_UART("FIR Filter is already off.");
 80019ac:	4808      	ldr	r0, [pc, #32]	; (80019d0 <proc_fff_cmd+0x58>)
 80019ae:	f001 fd43 	bl	8003438 <send_UART>
}
 80019b2:	e002      	b.n	80019ba <proc_fff_cmd+0x42>
		send_UART("Invalid FIR Filter Off instruction syntax.");
 80019b4:	4807      	ldr	r0, [pc, #28]	; (80019d4 <proc_fff_cmd+0x5c>)
 80019b6:	f001 fd3f 	bl	8003438 <send_UART>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20014580 	.word	0x20014580
 80019c8:	20000090 	.word	0x20000090
 80019cc:	0800e244 	.word	0x0800e244
 80019d0:	0800e2c4 	.word	0x0800e2c4
 80019d4:	0800e2e0 	.word	0x0800e2e0

080019d8 <proc_s_cmd>:

void proc_s_cmd(char* message)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	unsigned int k_values;

	if(message[1] == '\r')
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3301      	adds	r3, #1
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b0d      	cmp	r3, #13
 80019e8:	d120      	bne.n	8001a2c <proc_s_cmd+0x54>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80019ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	4827      	ldr	r0, [pc, #156]	; (8001a90 <proc_s_cmd+0xb8>)
 80019f2:	f007 ff50 	bl	8009896 <strncpy>

		reset_adc_buf();
 80019f6:	f7ff f96b 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 80019fa:	4b26      	ldr	r3, [pc, #152]	; (8001a94 <proc_s_cmd+0xbc>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = 0;
 8001a00:	4b25      	ldr	r3, [pc, #148]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
		MX_ADC3_Init1(false);
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7fe fff2 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 8001a0c:	4b22      	ldr	r3, [pc, #136]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff f91f 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 8001a16:	4b20      	ldr	r3, [pc, #128]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a1a:	f001 fa4d 	bl	8002eb8 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 8001a1e:	481f      	ldr	r0, [pc, #124]	; (8001a9c <proc_s_cmd+0xc4>)
 8001a20:	f001 fed6 	bl	80037d0 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001a24:	481e      	ldr	r0, [pc, #120]	; (8001aa0 <proc_s_cmd+0xc8>)
 8001a26:	f004 f979 	bl	8005d1c <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
	}
	else
		send_UART("Invalid Sample instruction syntax.");

}
 8001a2a:	e02d      	b.n	8001a88 <proc_s_cmd+0xb0>
	else if(sscanf((char*)message, "S %d", &k_values) == 1)
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	461a      	mov	r2, r3
 8001a32:	491c      	ldr	r1, [pc, #112]	; (8001aa4 <proc_s_cmd+0xcc>)
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f007 fea3 	bl	8009780 <siscanf>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d120      	bne.n	8001a82 <proc_s_cmd+0xaa>
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001a40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	4812      	ldr	r0, [pc, #72]	; (8001a90 <proc_s_cmd+0xb8>)
 8001a48:	f007 ff25 	bl	8009896 <strncpy>
		reset_adc_buf();
 8001a4c:	f7ff f940 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 8001a50:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <proc_s_cmd+0xbc>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = k_values;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	4a0f      	ldr	r2, [pc, #60]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a5a:	6093      	str	r3, [r2, #8]
		MX_ADC3_Init1(false);
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7fe ffc7 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 8001a62:	4b0d      	ldr	r3, [pc, #52]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f8f4 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a70:	f001 fa22 	bl	8002eb8 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 8001a74:	4809      	ldr	r0, [pc, #36]	; (8001a9c <proc_s_cmd+0xc4>)
 8001a76:	f001 feab 	bl	80037d0 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001a7a:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <proc_s_cmd+0xc8>)
 8001a7c:	f004 f94e 	bl	8005d1c <HAL_TIM_Base_Start_IT>
}
 8001a80:	e002      	b.n	8001a88 <proc_s_cmd+0xb0>
		send_UART("Invalid Sample instruction syntax.");
 8001a82:	4809      	ldr	r0, [pc, #36]	; (8001aa8 <proc_s_cmd+0xd0>)
 8001a84:	f001 fcd8 	bl	8003438 <send_UART>
}
 8001a88:	bf00      	nop
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20014580 	.word	0x20014580
 8001a94:	20000308 	.word	0x20000308
 8001a98:	20000090 	.word	0x20000090
 8001a9c:	20010430 	.word	0x20010430
 8001aa0:	2001869c 	.word	0x2001869c
 8001aa4:	0800e30c 	.word	0x0800e30c
 8001aa8:	0800e314 	.word	0x0800e314

08001aac <proc_st_cmd>:

void proc_st_cmd(char* message)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	if(counter > 0)
 8001ab4:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <proc_st_cmd+0x60>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d01f      	beq.n	8001afc <proc_st_cmd+0x50>
	{
		if(message[2] == '\r')
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3302      	adds	r3, #2
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b0d      	cmp	r3, #13
 8001ac4:	d116      	bne.n	8001af4 <proc_st_cmd+0x48>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001ac6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	4810      	ldr	r0, [pc, #64]	; (8001b10 <proc_st_cmd+0x64>)
 8001ace:	f007 fee2 	bl	8009896 <strncpy>
			counter = 0;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <proc_st_cmd+0x60>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 8001ad8:	2100      	movs	r1, #0
 8001ada:	2000      	movs	r0, #0
 8001adc:	f000 fd56 	bl	800258c <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 8001ae0:	480c      	ldr	r0, [pc, #48]	; (8001b14 <proc_st_cmd+0x68>)
 8001ae2:	f001 ff4d 	bl	8003980 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 8001ae6:	480c      	ldr	r0, [pc, #48]	; (8001b18 <proc_st_cmd+0x6c>)
 8001ae8:	f004 f990 	bl	8005e0c <HAL_TIM_Base_Stop_IT>
			send_UART("Sampling Stopped.");
 8001aec:	480b      	ldr	r0, [pc, #44]	; (8001b1c <proc_st_cmd+0x70>)
 8001aee:	f001 fca3 	bl	8003438 <send_UART>
		else
			send_UART("Invalid Stop Sampling instruction syntax.");
	}
	else
		send_UART("Sampling is not running.");
}
 8001af2:	e006      	b.n	8001b02 <proc_st_cmd+0x56>
			send_UART("Invalid Stop Sampling instruction syntax.");
 8001af4:	480a      	ldr	r0, [pc, #40]	; (8001b20 <proc_st_cmd+0x74>)
 8001af6:	f001 fc9f 	bl	8003438 <send_UART>
}
 8001afa:	e002      	b.n	8001b02 <proc_st_cmd+0x56>
		send_UART("Sampling is not running.");
 8001afc:	4809      	ldr	r0, [pc, #36]	; (8001b24 <proc_st_cmd+0x78>)
 8001afe:	f001 fc9b 	bl	8003438 <send_UART>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000308 	.word	0x20000308
 8001b10:	20014580 	.word	0x20014580
 8001b14:	20010430 	.word	0x20010430
 8001b18:	2001869c 	.word	0x2001869c
 8001b1c:	0800e338 	.word	0x0800e338
 8001b20:	0800e34c 	.word	0x0800e34c
 8001b24:	0800e378 	.word	0x0800e378

08001b28 <proc_cs_cmd>:


void proc_cs_cmd(char* message)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	enable = false;
 8001b30:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <proc_cs_cmd+0x7c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001b36:	210c      	movs	r1, #12
 8001b38:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <proc_cs_cmd+0x80>)
 8001b3a:	f004 faf1 	bl	8006120 <HAL_TIM_PWM_Stop>

	int val;

	if(sscanf((char*) message, "CS %d", &val) == 1)
 8001b3e:	f107 030c 	add.w	r3, r7, #12
 8001b42:	461a      	mov	r2, r3
 8001b44:	4919      	ldr	r1, [pc, #100]	; (8001bac <proc_cs_cmd+0x84>)
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f007 fe1a 	bl	8009780 <siscanf>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d120      	bne.n	8001b94 <proc_cs_cmd+0x6c>
	{
		if(val == 0 || val == 1)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <proc_cs_cmd+0x36>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d116      	bne.n	8001b8c <proc_cs_cmd+0x64>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4812      	ldr	r0, [pc, #72]	; (8001bb0 <proc_cs_cmd+0x88>)
 8001b66:	f007 fe96 	bl	8009896 <strncpy>

			if(val)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <proc_cs_cmd+0x56>
			{
				mode_speed = true;
 8001b70:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <proc_cs_cmd+0x8c>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
				send_UART("Speed control mode selected.");
 8001b76:	4810      	ldr	r0, [pc, #64]	; (8001bb8 <proc_cs_cmd+0x90>)
 8001b78:	f001 fc5e 	bl	8003438 <send_UART>
			if(val)
 8001b7c:	e00e      	b.n	8001b9c <proc_cs_cmd+0x74>
			}
			else
			{
				mode_speed = false;
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	; (8001bb4 <proc_cs_cmd+0x8c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
				send_UART("PWM control mode selected.");
 8001b84:	480d      	ldr	r0, [pc, #52]	; (8001bbc <proc_cs_cmd+0x94>)
 8001b86:	f001 fc57 	bl	8003438 <send_UART>
			if(val)
 8001b8a:	e007      	b.n	8001b9c <proc_cs_cmd+0x74>
			}
		}
		else
			send_UART("Invalid Control System instruction argument values.");
 8001b8c:	480c      	ldr	r0, [pc, #48]	; (8001bc0 <proc_cs_cmd+0x98>)
 8001b8e:	f001 fc53 	bl	8003438 <send_UART>
	}
	else
		send_UART("Invalid Control System instruction syntax.");
}
 8001b92:	e003      	b.n	8001b9c <proc_cs_cmd+0x74>
		send_UART("Invalid Control System instruction syntax.");
 8001b94:	480b      	ldr	r0, [pc, #44]	; (8001bc4 <proc_cs_cmd+0x9c>)
 8001b96:	f001 fc4f 	bl	8003438 <send_UART>
}
 8001b9a:	e7ff      	b.n	8001b9c <proc_cs_cmd+0x74>
 8001b9c:	bf00      	nop
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	2000030d 	.word	0x2000030d
 8001ba8:	200186e8 	.word	0x200186e8
 8001bac:	0800e394 	.word	0x0800e394
 8001bb0:	20014580 	.word	0x20014580
 8001bb4:	2000030c 	.word	0x2000030c
 8001bb8:	0800e39c 	.word	0x0800e39c
 8001bbc:	0800e3bc 	.word	0x0800e3bc
 8001bc0:	0800e3d8 	.word	0x0800e3d8
 8001bc4:	0800e40c 	.word	0x0800e40c

08001bc8 <proc_en_cmd>:


void proc_en_cmd(char* message)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	int val;

	if(sscanf((char*) message, "EN %d", &val) == 1)
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	491e      	ldr	r1, [pc, #120]	; (8001c50 <proc_en_cmd+0x88>)
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f007 fdd1 	bl	8009780 <siscanf>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d12c      	bne.n	8001c3e <proc_en_cmd+0x76>
	{
		if(val == 0 || val == 1)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <proc_en_cmd+0x28>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d122      	bne.n	8001c36 <proc_en_cmd+0x6e>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	4817      	ldr	r0, [pc, #92]	; (8001c54 <proc_en_cmd+0x8c>)
 8001bf8:	f007 fe4d 	bl	8009896 <strncpy>

			if(val)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00e      	beq.n	8001c20 <proc_en_cmd+0x58>
			{
				send_UART("System enabled with success.");
 8001c02:	4815      	ldr	r0, [pc, #84]	; (8001c58 <proc_en_cmd+0x90>)
 8001c04:	f001 fc18 	bl	8003438 <send_UART>
				enable = true;
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <proc_en_cmd+0x94>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]

				if(mode_speed)
 8001c0e:	4b14      	ldr	r3, [pc, #80]	; (8001c60 <proc_en_cmd+0x98>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d117      	bne.n	8001c46 <proc_en_cmd+0x7e>
				{
					// start speed mode
				}
				else
				{
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001c16:	210c      	movs	r1, #12
 8001c18:	4812      	ldr	r0, [pc, #72]	; (8001c64 <proc_en_cmd+0x9c>)
 8001c1a:	f004 f987 	bl	8005f2c <HAL_TIM_PWM_Start>
			if(val)
 8001c1e:	e012      	b.n	8001c46 <proc_en_cmd+0x7e>
				}
			}
			else
			{
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001c20:	210c      	movs	r1, #12
 8001c22:	4810      	ldr	r0, [pc, #64]	; (8001c64 <proc_en_cmd+0x9c>)
 8001c24:	f004 fa7c 	bl	8006120 <HAL_TIM_PWM_Stop>
				send_UART("System disabled with success.");
 8001c28:	480f      	ldr	r0, [pc, #60]	; (8001c68 <proc_en_cmd+0xa0>)
 8001c2a:	f001 fc05 	bl	8003438 <send_UART>
				enable = false;
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <proc_en_cmd+0x94>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
			if(val)
 8001c34:	e007      	b.n	8001c46 <proc_en_cmd+0x7e>
			}
		}
		else
			send_UART("Invalid Enable instruction argument values.");
 8001c36:	480d      	ldr	r0, [pc, #52]	; (8001c6c <proc_en_cmd+0xa4>)
 8001c38:	f001 fbfe 	bl	8003438 <send_UART>
	}
	else
		send_UART("Invalid Enable instruction syntax.");
}
 8001c3c:	e004      	b.n	8001c48 <proc_en_cmd+0x80>
		send_UART("Invalid Enable instruction syntax.");
 8001c3e:	480c      	ldr	r0, [pc, #48]	; (8001c70 <proc_en_cmd+0xa8>)
 8001c40:	f001 fbfa 	bl	8003438 <send_UART>
}
 8001c44:	e000      	b.n	8001c48 <proc_en_cmd+0x80>
			if(val)
 8001c46:	bf00      	nop
}
 8001c48:	bf00      	nop
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	0800e438 	.word	0x0800e438
 8001c54:	20014580 	.word	0x20014580
 8001c58:	0800e440 	.word	0x0800e440
 8001c5c:	2000030d 	.word	0x2000030d
 8001c60:	2000030c 	.word	0x2000030c
 8001c64:	200186e8 	.word	0x200186e8
 8001c68:	0800e460 	.word	0x0800e460
 8001c6c:	0800e480 	.word	0x0800e480
 8001c70:	0800e4ac 	.word	0x0800e4ac

08001c74 <proc_un_cmd>:


void proc_un_cmd(char* message)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	; 0x30
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	char sign;
	int val;
	int args_read;

	if((args_read = sscanf((char*) message, "UN %c%d", &sign, &val)) == 2)
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	f107 0213 	add.w	r2, r7, #19
 8001c84:	4984      	ldr	r1, [pc, #528]	; (8001e98 <proc_un_cmd+0x224>)
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f007 fd7a 	bl	8009780 <siscanf>
 8001c8c:	6178      	str	r0, [r7, #20]
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	f040 80f9 	bne.w	8001e88 <proc_un_cmd+0x214>
	{
		if(val >= 0 && val <= 100 && (sign == '+' || sign == '-'))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f2c0 80da 	blt.w	8001e52 <proc_un_cmd+0x1de>
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2b64      	cmp	r3, #100	; 0x64
 8001ca2:	f300 80d6 	bgt.w	8001e52 <proc_un_cmd+0x1de>
 8001ca6:	7cfb      	ldrb	r3, [r7, #19]
 8001ca8:	2b2b      	cmp	r3, #43	; 0x2b
 8001caa:	d003      	beq.n	8001cb4 <proc_un_cmd+0x40>
 8001cac:	7cfb      	ldrb	r3, [r7, #19]
 8001cae:	2b2d      	cmp	r3, #45	; 0x2d
 8001cb0:	f040 80cf 	bne.w	8001e52 <proc_un_cmd+0x1de>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001cb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	4878      	ldr	r0, [pc, #480]	; (8001e9c <proc_un_cmd+0x228>)
 8001cbc:	f007 fdeb 	bl	8009896 <strncpy>

			if(sign == '+')
 8001cc0:	7cfb      	ldrb	r3, [r7, #19]
 8001cc2:	2b2b      	cmp	r3, #43	; 0x2b
 8001cc4:	d162      	bne.n	8001d8c <proc_un_cmd+0x118>
			{
				if(!direction)
 8001cc6:	4b76      	ldr	r3, [pc, #472]	; (8001ea0 <proc_un_cmd+0x22c>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	f083 0301 	eor.w	r3, r3, #1
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d020      	beq.n	8001d16 <proc_un_cmd+0xa2>
				{
					for(int i = duty_cycle; i > 0; --i)
 8001cd4:	4b73      	ldr	r3, [pc, #460]	; (8001ea4 <proc_un_cmd+0x230>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cda:	e00d      	b.n	8001cf8 <proc_un_cmd+0x84>
					{
						TIM2->CCR4 = duty_cycle = i;
 8001cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cde:	4a71      	ldr	r2, [pc, #452]	; (8001ea4 <proc_un_cmd+0x230>)
 8001ce0:	6013      	str	r3, [r2, #0]
 8001ce2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ce6:	4b6f      	ldr	r3, [pc, #444]	; (8001ea4 <proc_un_cmd+0x230>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(5);
 8001cec:	2005      	movs	r0, #5
 8001cee:	f001 fd07 	bl	8003700 <HAL_Delay>
					for(int i = duty_cycle; i > 0; --i)
 8001cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	dcee      	bgt.n	8001cdc <proc_un_cmd+0x68>
					}
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 0);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d04:	4868      	ldr	r0, [pc, #416]	; (8001ea8 <proc_un_cmd+0x234>)
 8001d06:	f002 fe55 	bl	80049b4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d10:	4866      	ldr	r0, [pc, #408]	; (8001eac <proc_un_cmd+0x238>)
 8001d12:	f002 fe4f 	bl	80049b4 <HAL_GPIO_WritePin>
				}

				if(duty_cycle > val)
 8001d16:	4b63      	ldr	r3, [pc, #396]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d916      	bls.n	8001d4e <proc_un_cmd+0xda>
					for(int i = duty_cycle; i > val ; --i){
 8001d20:	4b60      	ldr	r3, [pc, #384]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d26:	e00d      	b.n	8001d44 <proc_un_cmd+0xd0>
						TIM2->CCR4 = duty_cycle = i;
 8001d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d2a:	4a5e      	ldr	r2, [pc, #376]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d2c:	6013      	str	r3, [r2, #0]
 8001d2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d32:	4b5c      	ldr	r3, [pc, #368]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(5);
 8001d38:	2005      	movs	r0, #5
 8001d3a:	f001 fce1 	bl	8003700 <HAL_Delay>
					for(int i = duty_cycle; i > val ; --i){
 8001d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d40:	3b01      	subs	r3, #1
 8001d42:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	dced      	bgt.n	8001d28 <proc_un_cmd+0xb4>
 8001d4c:	e01a      	b.n	8001d84 <proc_un_cmd+0x110>
					}
				else if(duty_cycle < val)
 8001d4e:	4b55      	ldr	r3, [pc, #340]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d215      	bcs.n	8001d84 <proc_un_cmd+0x110>
					for(int i = duty_cycle; i < val ; ++i){
 8001d58:	4b52      	ldr	r3, [pc, #328]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d5e:	e00d      	b.n	8001d7c <proc_un_cmd+0x108>
						TIM2->CCR4 = duty_cycle = i;
 8001d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d62:	4a50      	ldr	r2, [pc, #320]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d6a:	4b4e      	ldr	r3, [pc, #312]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(5);
 8001d70:	2005      	movs	r0, #5
 8001d72:	f001 fcc5 	bl	8003700 <HAL_Delay>
					for(int i = duty_cycle; i < val ; ++i){
 8001d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d78:	3301      	adds	r3, #1
 8001d7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d80:	429a      	cmp	r2, r3
 8001d82:	dbed      	blt.n	8001d60 <proc_un_cmd+0xec>
					}

				direction = true;
 8001d84:	4b46      	ldr	r3, [pc, #280]	; (8001ea0 <proc_un_cmd+0x22c>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	701a      	strb	r2, [r3, #0]
 8001d8a:	e05e      	b.n	8001e4a <proc_un_cmd+0x1d6>
			}
			else
			{
				if(direction)
 8001d8c:	4b44      	ldr	r3, [pc, #272]	; (8001ea0 <proc_un_cmd+0x22c>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d020      	beq.n	8001dd6 <proc_un_cmd+0x162>
				{
					for(int i = duty_cycle; i > 0; --i){
 8001d94:	4b43      	ldr	r3, [pc, #268]	; (8001ea4 <proc_un_cmd+0x230>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	623b      	str	r3, [r7, #32]
 8001d9a:	e00d      	b.n	8001db8 <proc_un_cmd+0x144>
						TIM2->CCR4 = duty_cycle = i;
 8001d9c:	6a3b      	ldr	r3, [r7, #32]
 8001d9e:	4a41      	ldr	r2, [pc, #260]	; (8001ea4 <proc_un_cmd+0x230>)
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001da6:	4b3f      	ldr	r3, [pc, #252]	; (8001ea4 <proc_un_cmd+0x230>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(5);
 8001dac:	2005      	movs	r0, #5
 8001dae:	f001 fca7 	bl	8003700 <HAL_Delay>
					for(int i = duty_cycle; i > 0; --i){
 8001db2:	6a3b      	ldr	r3, [r7, #32]
 8001db4:	3b01      	subs	r3, #1
 8001db6:	623b      	str	r3, [r7, #32]
 8001db8:	6a3b      	ldr	r3, [r7, #32]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	dcee      	bgt.n	8001d9c <proc_un_cmd+0x128>
					}
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dc4:	4839      	ldr	r0, [pc, #228]	; (8001eac <proc_un_cmd+0x238>)
 8001dc6:	f002 fdf5 	bl	80049b4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 1);
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dd0:	4835      	ldr	r0, [pc, #212]	; (8001ea8 <proc_un_cmd+0x234>)
 8001dd2:	f002 fdef 	bl	80049b4 <HAL_GPIO_WritePin>
				}

				if(duty_cycle > val)
 8001dd6:	4b33      	ldr	r3, [pc, #204]	; (8001ea4 <proc_un_cmd+0x230>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d916      	bls.n	8001e0e <proc_un_cmd+0x19a>
					for(int i = duty_cycle; i > val; --i){
 8001de0:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <proc_un_cmd+0x230>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	e00d      	b.n	8001e04 <proc_un_cmd+0x190>
						TIM2->CCR4 = duty_cycle = i;
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	4a2e      	ldr	r2, [pc, #184]	; (8001ea4 <proc_un_cmd+0x230>)
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001df2:	4b2c      	ldr	r3, [pc, #176]	; (8001ea4 <proc_un_cmd+0x230>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(5);
 8001df8:	2005      	movs	r0, #5
 8001dfa:	f001 fc81 	bl	8003700 <HAL_Delay>
					for(int i = duty_cycle; i > val; --i){
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	3b01      	subs	r3, #1
 8001e02:	61fb      	str	r3, [r7, #28]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	dced      	bgt.n	8001de8 <proc_un_cmd+0x174>
 8001e0c:	e01a      	b.n	8001e44 <proc_un_cmd+0x1d0>
					}
				else if(duty_cycle < val)
 8001e0e:	4b25      	ldr	r3, [pc, #148]	; (8001ea4 <proc_un_cmd+0x230>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d215      	bcs.n	8001e44 <proc_un_cmd+0x1d0>
					for(int i = duty_cycle; i < val; ++i){
 8001e18:	4b22      	ldr	r3, [pc, #136]	; (8001ea4 <proc_un_cmd+0x230>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	61bb      	str	r3, [r7, #24]
 8001e1e:	e00d      	b.n	8001e3c <proc_un_cmd+0x1c8>
						TIM2->CCR4 = duty_cycle = i;
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	4a20      	ldr	r2, [pc, #128]	; (8001ea4 <proc_un_cmd+0x230>)
 8001e24:	6013      	str	r3, [r2, #0]
 8001e26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ea4 <proc_un_cmd+0x230>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(5);
 8001e30:	2005      	movs	r0, #5
 8001e32:	f001 fc65 	bl	8003700 <HAL_Delay>
					for(int i = duty_cycle; i < val; ++i){
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	dbed      	blt.n	8001e20 <proc_un_cmd+0x1ac>
					}
				direction = false;
 8001e44:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <proc_un_cmd+0x22c>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
			}

			send_UART("PWM average voltage changed with success.");
 8001e4a:	4819      	ldr	r0, [pc, #100]	; (8001eb0 <proc_un_cmd+0x23c>)
 8001e4c:	f001 faf4 	bl	8003438 <send_UART>
 8001e50:	e01e      	b.n	8001e90 <proc_un_cmd+0x21c>
		}
		else if(args_read == 1 && sign == '0')
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d113      	bne.n	8001e80 <proc_un_cmd+0x20c>
 8001e58:	7cfb      	ldrb	r3, [r7, #19]
 8001e5a:	2b30      	cmp	r3, #48	; 0x30
 8001e5c:	d110      	bne.n	8001e80 <proc_un_cmd+0x20c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001e5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	480d      	ldr	r0, [pc, #52]	; (8001e9c <proc_un_cmd+0x228>)
 8001e66:	f007 fd16 	bl	8009896 <strncpy>

			TIM2->CCR4 = duty_cycle = 0;
 8001e6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ea4 <proc_un_cmd+0x230>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e74:	2200      	movs	r2, #0
 8001e76:	641a      	str	r2, [r3, #64]	; 0x40

			send_UART("PWM average voltage changed with success.");
 8001e78:	480d      	ldr	r0, [pc, #52]	; (8001eb0 <proc_un_cmd+0x23c>)
 8001e7a:	f001 fadd 	bl	8003438 <send_UART>
 8001e7e:	e007      	b.n	8001e90 <proc_un_cmd+0x21c>
		}
		else
			send_UART("Invalid Normalized Voltage instruction argument values.");
 8001e80:	480c      	ldr	r0, [pc, #48]	; (8001eb4 <proc_un_cmd+0x240>)
 8001e82:	f001 fad9 	bl	8003438 <send_UART>
	}
	else
		send_UART("Invalid Normalized Voltage instruction syntax.");
}
 8001e86:	e003      	b.n	8001e90 <proc_un_cmd+0x21c>
		send_UART("Invalid Normalized Voltage instruction syntax.");
 8001e88:	480b      	ldr	r0, [pc, #44]	; (8001eb8 <proc_un_cmd+0x244>)
 8001e8a:	f001 fad5 	bl	8003438 <send_UART>
}
 8001e8e:	e7ff      	b.n	8001e90 <proc_un_cmd+0x21c>
 8001e90:	bf00      	nop
 8001e92:	3730      	adds	r7, #48	; 0x30
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	0800e4d0 	.word	0x0800e4d0
 8001e9c:	20014580 	.word	0x20014580
 8001ea0:	2000030e 	.word	0x2000030e
 8001ea4:	20000310 	.word	0x20000310
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40020400 	.word	0x40020400
 8001eb0:	0800e4d8 	.word	0x0800e4d8
 8001eb4:	0800e504 	.word	0x0800e504
 8001eb8:	0800e53c 	.word	0x0800e53c

08001ebc <proc_vr_cmd>:


void proc_vr_cmd(char* message)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
	char sign;
	int val;

	if(sscanf((char*) message, "VR %c%d", &sign, &val) == 2)
 8001ec4:	f107 0308 	add.w	r3, r7, #8
 8001ec8:	f107 020f 	add.w	r2, r7, #15
 8001ecc:	491a      	ldr	r1, [pc, #104]	; (8001f38 <proc_vr_cmd+0x7c>)
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f007 fc56 	bl	8009780 <siscanf>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d127      	bne.n	8001f2a <proc_vr_cmd+0x6e>
	{
		if(val >= 0 && val <= 160)
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	db20      	blt.n	8001f22 <proc_vr_cmd+0x66>
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	2ba0      	cmp	r3, #160	; 0xa0
 8001ee4:	dc1d      	bgt.n	8001f22 <proc_vr_cmd+0x66>
		{
			if(sign == '+' || sign == '-')
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
 8001ee8:	2b2b      	cmp	r3, #43	; 0x2b
 8001eea:	d002      	beq.n	8001ef2 <proc_vr_cmd+0x36>
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	2b2d      	cmp	r3, #45	; 0x2d
 8001ef0:	d105      	bne.n	8001efe <proc_vr_cmd+0x42>
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001ef2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	4810      	ldr	r0, [pc, #64]	; (8001f3c <proc_vr_cmd+0x80>)
 8001efa:	f007 fccc 	bl	8009896 <strncpy>

			speed = val;
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	461a      	mov	r2, r3
 8001f02:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <proc_vr_cmd+0x84>)
 8001f04:	601a      	str	r2, [r3, #0]

			if(sign == '+')
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	2b2b      	cmp	r3, #43	; 0x2b
 8001f0a:	d103      	bne.n	8001f14 <proc_vr_cmd+0x58>
				direction = true;
 8001f0c:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <proc_vr_cmd+0x88>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	701a      	strb	r2, [r3, #0]
 8001f12:	e002      	b.n	8001f1a <proc_vr_cmd+0x5e>
			else
				direction = false;
 8001f14:	4b0b      	ldr	r3, [pc, #44]	; (8001f44 <proc_vr_cmd+0x88>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	701a      	strb	r2, [r3, #0]

			send_UART("Speed changed with success.");
 8001f1a:	480b      	ldr	r0, [pc, #44]	; (8001f48 <proc_vr_cmd+0x8c>)
 8001f1c:	f001 fa8c 	bl	8003438 <send_UART>
		else
			send_UART("Invalid Reference Speed instruction argument values.");
	}
	else
		send_UART("Invalid Reference Speed instruction syntax.");
}
 8001f20:	e006      	b.n	8001f30 <proc_vr_cmd+0x74>
			send_UART("Invalid Reference Speed instruction argument values.");
 8001f22:	480a      	ldr	r0, [pc, #40]	; (8001f4c <proc_vr_cmd+0x90>)
 8001f24:	f001 fa88 	bl	8003438 <send_UART>
}
 8001f28:	e002      	b.n	8001f30 <proc_vr_cmd+0x74>
		send_UART("Invalid Reference Speed instruction syntax.");
 8001f2a:	4809      	ldr	r0, [pc, #36]	; (8001f50 <proc_vr_cmd+0x94>)
 8001f2c:	f001 fa84 	bl	8003438 <send_UART>
}
 8001f30:	bf00      	nop
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	0800e56c 	.word	0x0800e56c
 8001f3c:	20014580 	.word	0x20014580
 8001f40:	20000314 	.word	0x20000314
 8001f44:	2000030e 	.word	0x2000030e
 8001f48:	0800e574 	.word	0x0800e574
 8001f4c:	0800e590 	.word	0x0800e590
 8001f50:	0800e5c8 	.word	0x0800e5c8

08001f54 <proc_inc_cmd>:

void proc_inc_cmd(char* message)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001f5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	4820      	ldr	r0, [pc, #128]	; (8001fe4 <proc_inc_cmd+0x90>)
 8001f64:	f007 fc97 	bl	8009896 <strncpy>

	if(mode_speed)
 8001f68:	4b1f      	ldr	r3, [pc, #124]	; (8001fe8 <proc_inc_cmd+0x94>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d014      	beq.n	8001f9a <proc_inc_cmd+0x46>
	{
		if(speed < 156)
 8001f70:	4b1e      	ldr	r3, [pc, #120]	; (8001fec <proc_inc_cmd+0x98>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b9b      	cmp	r3, #155	; 0x9b
 8001f76:	d805      	bhi.n	8001f84 <proc_inc_cmd+0x30>
			speed += 5;
 8001f78:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <proc_inc_cmd+0x98>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	3305      	adds	r3, #5
 8001f7e:	4a1b      	ldr	r2, [pc, #108]	; (8001fec <proc_inc_cmd+0x98>)
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	e002      	b.n	8001f8a <proc_inc_cmd+0x36>
		else
			speed = 160;
 8001f84:	4b19      	ldr	r3, [pc, #100]	; (8001fec <proc_inc_cmd+0x98>)
 8001f86:	22a0      	movs	r2, #160	; 0xa0
 8001f88:	601a      	str	r2, [r3, #0]

		sprintf(message, "Speed updated to %d rpm.", speed);
 8001f8a:	4b18      	ldr	r3, [pc, #96]	; (8001fec <proc_inc_cmd+0x98>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4917      	ldr	r1, [pc, #92]	; (8001ff0 <proc_inc_cmd+0x9c>)
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f007 fbd4 	bl	8009740 <siprintf>
 8001f98:	e01d      	b.n	8001fd6 <proc_inc_cmd+0x82>
	}
	else
	{
		if(duty_cycle < 96)
 8001f9a:	4b16      	ldr	r3, [pc, #88]	; (8001ff4 <proc_inc_cmd+0xa0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b5f      	cmp	r3, #95	; 0x5f
 8001fa0:	d80a      	bhi.n	8001fb8 <proc_inc_cmd+0x64>
		{
			duty_cycle += 5;
 8001fa2:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <proc_inc_cmd+0xa0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	3305      	adds	r3, #5
 8001fa8:	4a12      	ldr	r2, [pc, #72]	; (8001ff4 <proc_inc_cmd+0xa0>)
 8001faa:	6013      	str	r3, [r2, #0]
			TIM2->CCR4 = duty_cycle;
 8001fac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fb0:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <proc_inc_cmd+0xa0>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fb6:	e007      	b.n	8001fc8 <proc_inc_cmd+0x74>
		}
		else
		{
			duty_cycle = 100;
 8001fb8:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <proc_inc_cmd+0xa0>)
 8001fba:	2264      	movs	r2, #100	; 0x64
 8001fbc:	601a      	str	r2, [r3, #0]
			TIM2->CCR4 = duty_cycle;
 8001fbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fc2:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <proc_inc_cmd+0xa0>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6413      	str	r3, [r2, #64]	; 0x40
		}

		sprintf((char*) message, "Duty cycle updated to %d%%.", duty_cycle);
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <proc_inc_cmd+0xa0>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	461a      	mov	r2, r3
 8001fce:	490a      	ldr	r1, [pc, #40]	; (8001ff8 <proc_inc_cmd+0xa4>)
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f007 fbb5 	bl	8009740 <siprintf>
	}

	send_UART(message);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f001 fa2e 	bl	8003438 <send_UART>
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20014580 	.word	0x20014580
 8001fe8:	2000030c 	.word	0x2000030c
 8001fec:	20000314 	.word	0x20000314
 8001ff0:	0800e5f4 	.word	0x0800e5f4
 8001ff4:	20000310 	.word	0x20000310
 8001ff8:	0800e610 	.word	0x0800e610

08001ffc <proc_dec_cmd>:

void proc_dec_cmd(char* message)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
	if(mode_speed)
 8002004:	4b1e      	ldr	r3, [pc, #120]	; (8002080 <proc_dec_cmd+0x84>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d014      	beq.n	8002036 <proc_dec_cmd+0x3a>
	{
		if(speed > 4)
 800200c:	4b1d      	ldr	r3, [pc, #116]	; (8002084 <proc_dec_cmd+0x88>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b04      	cmp	r3, #4
 8002012:	d905      	bls.n	8002020 <proc_dec_cmd+0x24>
			speed -= 5;
 8002014:	4b1b      	ldr	r3, [pc, #108]	; (8002084 <proc_dec_cmd+0x88>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	3b05      	subs	r3, #5
 800201a:	4a1a      	ldr	r2, [pc, #104]	; (8002084 <proc_dec_cmd+0x88>)
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	e002      	b.n	8002026 <proc_dec_cmd+0x2a>
		else
			speed = 0;
 8002020:	4b18      	ldr	r3, [pc, #96]	; (8002084 <proc_dec_cmd+0x88>)
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]

		sprintf((char*) message, "Speed updated to %d rpm.", speed);
 8002026:	4b17      	ldr	r3, [pc, #92]	; (8002084 <proc_dec_cmd+0x88>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	461a      	mov	r2, r3
 800202c:	4916      	ldr	r1, [pc, #88]	; (8002088 <proc_dec_cmd+0x8c>)
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f007 fb86 	bl	8009740 <siprintf>
 8002034:	e01d      	b.n	8002072 <proc_dec_cmd+0x76>
	}
	else
	{
		if(duty_cycle > 4)
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <proc_dec_cmd+0x90>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2b04      	cmp	r3, #4
 800203c:	d90a      	bls.n	8002054 <proc_dec_cmd+0x58>
		{
			duty_cycle -= 5;
 800203e:	4b13      	ldr	r3, [pc, #76]	; (800208c <proc_dec_cmd+0x90>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	3b05      	subs	r3, #5
 8002044:	4a11      	ldr	r2, [pc, #68]	; (800208c <proc_dec_cmd+0x90>)
 8002046:	6013      	str	r3, [r2, #0]
			TIM2->CCR4 = duty_cycle;
 8002048:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800204c:	4b0f      	ldr	r3, [pc, #60]	; (800208c <proc_dec_cmd+0x90>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	6413      	str	r3, [r2, #64]	; 0x40
 8002052:	e007      	b.n	8002064 <proc_dec_cmd+0x68>
		}
		else
		{
			duty_cycle = 0;
 8002054:	4b0d      	ldr	r3, [pc, #52]	; (800208c <proc_dec_cmd+0x90>)
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
			TIM2->CCR4 = duty_cycle;
 800205a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800205e:	4b0b      	ldr	r3, [pc, #44]	; (800208c <proc_dec_cmd+0x90>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6413      	str	r3, [r2, #64]	; 0x40
		}

		sprintf((char*) message, "Duty cycle updated to %d%%.", duty_cycle);
 8002064:	4b09      	ldr	r3, [pc, #36]	; (800208c <proc_dec_cmd+0x90>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4909      	ldr	r1, [pc, #36]	; (8002090 <proc_dec_cmd+0x94>)
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f007 fb67 	bl	8009740 <siprintf>
	}

	send_UART(message);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f001 f9e0 	bl	8003438 <send_UART>
}
 8002078:	bf00      	nop
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	2000030c 	.word	0x2000030c
 8002084:	20000314 	.word	0x20000314
 8002088:	0800e5f4 	.word	0x0800e5f4
 800208c:	20000310 	.word	0x20000310
 8002090:	0800e610 	.word	0x0800e610

08002094 <proc_hw_cmd>:

void proc_hw_cmd(char* message)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	return;
 800209c:	bf00      	nop
}
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <proc_fsw_cmd>:

void proc_fsw_cmd(char* message)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
	return;
 80020b0:	bf00      	nop
}
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <proc_sw_cmd>:

void proc_sw_cmd(char* message)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
	return;
 80020c4:	bf00      	nop
}
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <proc_stw_cmd>:

void proc_stw_cmd(char* message)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
	return;
 80020d8:	bf00      	nop
}
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <memory_read>:

//------------------------------------------------------------------------------------------------------------------


bool memory_read(unsigned int addr_r, unsigned int length, char* data)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b087      	sub	sp, #28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 || addr_r > 0xFFFF || length < 0 || length > 0xFF)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020f6:	d202      	bcs.n	80020fe <memory_read+0x1a>
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	2bff      	cmp	r3, #255	; 0xff
 80020fc:	d901      	bls.n	8002102 <memory_read+0x1e>
		return false;
 80020fe:	2300      	movs	r3, #0
 8002100:	e01b      	b.n	800213a <memory_read+0x56>

	if((0x10000 - addr_r) < length)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8002108:	68ba      	ldr	r2, [r7, #8]
 800210a:	429a      	cmp	r2, r3
 800210c:	d901      	bls.n	8002112 <memory_read+0x2e>
		return false;
 800210e:	2300      	movs	r3, #0
 8002110:	e013      	b.n	800213a <memory_read+0x56>

	for(int i = 0; i < length; i++)
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	e00b      	b.n	8002130 <memory_read+0x4c>
	{
		data[i] = memory[addr_r++];
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	1c5a      	adds	r2, r3, #1
 800211c:	60fa      	str	r2, [r7, #12]
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	6879      	ldr	r1, [r7, #4]
 8002122:	440a      	add	r2, r1
 8002124:	4908      	ldr	r1, [pc, #32]	; (8002148 <memory_read+0x64>)
 8002126:	5ccb      	ldrb	r3, [r1, r3]
 8002128:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	3301      	adds	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	429a      	cmp	r2, r3
 8002136:	d8ef      	bhi.n	8002118 <memory_read+0x34>
	}

	return true;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	371c      	adds	r7, #28
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	2000042c 	.word	0x2000042c

0800214c <memory_write>:


bool memory_write(unsigned int addr, unsigned int length, int data)
{
 800214c:	b480      	push	{r7}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
	if(addr < 0 || addr > 0xFFFF || length < 0 || length > 0xFF || data < 0 || data > 0xFF)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800215e:	d208      	bcs.n	8002172 <memory_write+0x26>
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2bff      	cmp	r3, #255	; 0xff
 8002164:	d805      	bhi.n	8002172 <memory_write+0x26>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	db02      	blt.n	8002172 <memory_write+0x26>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2bff      	cmp	r3, #255	; 0xff
 8002170:	dd01      	ble.n	8002176 <memory_write+0x2a>
		return false;
 8002172:	2300      	movs	r3, #0
 8002174:	e019      	b.n	80021aa <memory_write+0x5e>

	if((0x10000 - addr) < length)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 800217c:	68ba      	ldr	r2, [r7, #8]
 800217e:	429a      	cmp	r2, r3
 8002180:	d901      	bls.n	8002186 <memory_write+0x3a>
		return false;
 8002182:	2300      	movs	r3, #0
 8002184:	e011      	b.n	80021aa <memory_write+0x5e>

	for(int i = 0; i < length; i++)
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	e009      	b.n	80021a0 <memory_write+0x54>
	{
		memory[addr++] = data;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	1c5a      	adds	r2, r3, #1
 8002190:	60fa      	str	r2, [r7, #12]
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	b2d1      	uxtb	r1, r2
 8002196:	4a08      	ldr	r2, [pc, #32]	; (80021b8 <memory_write+0x6c>)
 8002198:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	3301      	adds	r3, #1
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d8f1      	bhi.n	800218c <memory_write+0x40>
	}

	return true;
 80021a8:	2301      	movs	r3, #1
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	371c      	adds	r7, #28
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	2000042c 	.word	0x2000042c

080021bc <make_pin_input>:


bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08e      	sub	sp, #56	; 0x38
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d009      	beq.n	80021e0 <make_pin_input+0x24>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b08      	cmp	r3, #8
 80021d0:	d806      	bhi.n	80021e0 <make_pin_input+0x24>
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <make_pin_input+0x24>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021de:	d301      	bcc.n	80021e4 <make_pin_input+0x28>
		return false;
 80021e0:	2300      	movs	r3, #0
 80021e2:	e07f      	b.n	80022e4 <make_pin_input+0x128>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b05      	subs	r3, #5
 80021e8:	2b06      	cmp	r3, #6
 80021ea:	d85f      	bhi.n	80022ac <make_pin_input+0xf0>
 80021ec:	a201      	add	r2, pc, #4	; (adr r2, 80021f4 <make_pin_input+0x38>)
 80021ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f2:	bf00      	nop
 80021f4:	08002211 	.word	0x08002211
 80021f8:	080022ad 	.word	0x080022ad
 80021fc:	0800222b 	.word	0x0800222b
 8002200:	08002245 	.word	0x08002245
 8002204:	0800225f 	.word	0x0800225f
 8002208:	08002279 	.word	0x08002279
 800220c:	08002293 	.word	0x08002293

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8002210:	4b36      	ldr	r3, [pc, #216]	; (80022ec <make_pin_input+0x130>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	4a35      	ldr	r2, [pc, #212]	; (80022ec <make_pin_input+0x130>)
 8002216:	f043 0310 	orr.w	r3, r3, #16
 800221a:	6313      	str	r3, [r2, #48]	; 0x30
 800221c:	4b33      	ldr	r3, [pc, #204]	; (80022ec <make_pin_input+0x130>)
 800221e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002220:	f003 0310 	and.w	r3, r3, #16
 8002224:	623b      	str	r3, [r7, #32]
 8002226:	6a3b      	ldr	r3, [r7, #32]
 8002228:	e040      	b.n	80022ac <make_pin_input+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 800222a:	4b30      	ldr	r3, [pc, #192]	; (80022ec <make_pin_input+0x130>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	4a2f      	ldr	r2, [pc, #188]	; (80022ec <make_pin_input+0x130>)
 8002230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002234:	6313      	str	r3, [r2, #48]	; 0x30
 8002236:	4b2d      	ldr	r3, [pc, #180]	; (80022ec <make_pin_input+0x130>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800223e:	61fb      	str	r3, [r7, #28]
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	e033      	b.n	80022ac <make_pin_input+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8002244:	4b29      	ldr	r3, [pc, #164]	; (80022ec <make_pin_input+0x130>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	4a28      	ldr	r2, [pc, #160]	; (80022ec <make_pin_input+0x130>)
 800224a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800224e:	6313      	str	r3, [r2, #48]	; 0x30
 8002250:	4b26      	ldr	r3, [pc, #152]	; (80022ec <make_pin_input+0x130>)
 8002252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002258:	61bb      	str	r3, [r7, #24]
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	e026      	b.n	80022ac <make_pin_input+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 800225e:	4b23      	ldr	r3, [pc, #140]	; (80022ec <make_pin_input+0x130>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	4a22      	ldr	r2, [pc, #136]	; (80022ec <make_pin_input+0x130>)
 8002264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002268:	6313      	str	r3, [r2, #48]	; 0x30
 800226a:	4b20      	ldr	r3, [pc, #128]	; (80022ec <make_pin_input+0x130>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	e019      	b.n	80022ac <make_pin_input+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8002278:	4b1c      	ldr	r3, [pc, #112]	; (80022ec <make_pin_input+0x130>)
 800227a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227c:	4a1b      	ldr	r2, [pc, #108]	; (80022ec <make_pin_input+0x130>)
 800227e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002282:	6313      	str	r3, [r2, #48]	; 0x30
 8002284:	4b19      	ldr	r3, [pc, #100]	; (80022ec <make_pin_input+0x130>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002288:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	e00c      	b.n	80022ac <make_pin_input+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8002292:	4b16      	ldr	r3, [pc, #88]	; (80022ec <make_pin_input+0x130>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	4a15      	ldr	r2, [pc, #84]	; (80022ec <make_pin_input+0x130>)
 8002298:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800229c:	6313      	str	r3, [r2, #48]	; 0x30
 800229e:	4b13      	ldr	r3, [pc, #76]	; (80022ec <make_pin_input+0x130>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 80022bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <make_pin_input+0x134>)
 80022d0:	4413      	add	r3, r2
 80022d2:	029b      	lsls	r3, r3, #10
 80022d4:	461a      	mov	r2, r3
 80022d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022da:	4619      	mov	r1, r3
 80022dc:	4610      	mov	r0, r2
 80022de:	f002 f9a5 	bl	800462c <HAL_GPIO_Init>

	return true;
 80022e2:	2301      	movs	r3, #1
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3738      	adds	r7, #56	; 0x38
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40023800 	.word	0x40023800
 80022f0:	0010007f 	.word	0x0010007f

080022f4 <make_pin_output>:


bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08e      	sub	sp, #56	; 0x38
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d009      	beq.n	8002318 <make_pin_output+0x24>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b08      	cmp	r3, #8
 8002308:	d806      	bhi.n	8002318 <make_pin_output+0x24>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d003      	beq.n	8002318 <make_pin_output+0x24>
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002316:	d301      	bcc.n	800231c <make_pin_output+0x28>
		return false;
 8002318:	2300      	movs	r3, #0
 800231a:	e081      	b.n	8002420 <make_pin_output+0x12c>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3b05      	subs	r3, #5
 8002320:	2b06      	cmp	r3, #6
 8002322:	d85f      	bhi.n	80023e4 <make_pin_output+0xf0>
 8002324:	a201      	add	r2, pc, #4	; (adr r2, 800232c <make_pin_output+0x38>)
 8002326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800232a:	bf00      	nop
 800232c:	08002349 	.word	0x08002349
 8002330:	080023e5 	.word	0x080023e5
 8002334:	08002363 	.word	0x08002363
 8002338:	0800237d 	.word	0x0800237d
 800233c:	08002397 	.word	0x08002397
 8002340:	080023b1 	.word	0x080023b1
 8002344:	080023cb 	.word	0x080023cb

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8002348:	4b37      	ldr	r3, [pc, #220]	; (8002428 <make_pin_output+0x134>)
 800234a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234c:	4a36      	ldr	r2, [pc, #216]	; (8002428 <make_pin_output+0x134>)
 800234e:	f043 0310 	orr.w	r3, r3, #16
 8002352:	6313      	str	r3, [r2, #48]	; 0x30
 8002354:	4b34      	ldr	r3, [pc, #208]	; (8002428 <make_pin_output+0x134>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	f003 0310 	and.w	r3, r3, #16
 800235c:	623b      	str	r3, [r7, #32]
 800235e:	6a3b      	ldr	r3, [r7, #32]
 8002360:	e040      	b.n	80023e4 <make_pin_output+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8002362:	4b31      	ldr	r3, [pc, #196]	; (8002428 <make_pin_output+0x134>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	4a30      	ldr	r2, [pc, #192]	; (8002428 <make_pin_output+0x134>)
 8002368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800236c:	6313      	str	r3, [r2, #48]	; 0x30
 800236e:	4b2e      	ldr	r3, [pc, #184]	; (8002428 <make_pin_output+0x134>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002376:	61fb      	str	r3, [r7, #28]
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	e033      	b.n	80023e4 <make_pin_output+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 800237c:	4b2a      	ldr	r3, [pc, #168]	; (8002428 <make_pin_output+0x134>)
 800237e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002380:	4a29      	ldr	r2, [pc, #164]	; (8002428 <make_pin_output+0x134>)
 8002382:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002386:	6313      	str	r3, [r2, #48]	; 0x30
 8002388:	4b27      	ldr	r3, [pc, #156]	; (8002428 <make_pin_output+0x134>)
 800238a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002390:	61bb      	str	r3, [r7, #24]
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	e026      	b.n	80023e4 <make_pin_output+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8002396:	4b24      	ldr	r3, [pc, #144]	; (8002428 <make_pin_output+0x134>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	4a23      	ldr	r2, [pc, #140]	; (8002428 <make_pin_output+0x134>)
 800239c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a0:	6313      	str	r3, [r2, #48]	; 0x30
 80023a2:	4b21      	ldr	r3, [pc, #132]	; (8002428 <make_pin_output+0x134>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	e019      	b.n	80023e4 <make_pin_output+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 80023b0:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <make_pin_output+0x134>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b4:	4a1c      	ldr	r2, [pc, #112]	; (8002428 <make_pin_output+0x134>)
 80023b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023ba:	6313      	str	r3, [r2, #48]	; 0x30
 80023bc:	4b1a      	ldr	r3, [pc, #104]	; (8002428 <make_pin_output+0x134>)
 80023be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	e00c      	b.n	80023e4 <make_pin_output+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 80023ca:	4b17      	ldr	r3, [pc, #92]	; (8002428 <make_pin_output+0x134>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a16      	ldr	r2, [pc, #88]	; (8002428 <make_pin_output+0x134>)
 80023d0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b14      	ldr	r3, [pc, #80]	; (8002428 <make_pin_output+0x134>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 80023f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fc:	2301      	movs	r3, #1
 80023fe:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002404:	2300      	movs	r3, #0
 8002406:	633b      	str	r3, [r7, #48]	; 0x30

	// HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), &GPIO_InitStruct);
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	4b08      	ldr	r3, [pc, #32]	; (800242c <make_pin_output+0x138>)
 800240c:	4413      	add	r3, r2
 800240e:	029b      	lsls	r3, r3, #10
 8002410:	461a      	mov	r2, r3
 8002412:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002416:	4619      	mov	r1, r3
 8002418:	4610      	mov	r0, r2
 800241a:	f002 f907 	bl	800462c <HAL_GPIO_Init>

	return true;
 800241e:	2301      	movs	r3, #1
}
 8002420:	4618      	mov	r0, r3
 8002422:	3738      	adds	r7, #56	; 0x38
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40023800 	.word	0x40023800
 800242c:	0010007f 	.word	0x0010007f

08002430 <read_dig_input>:

bool read_dig_input(unsigned int port_addr, unsigned int pin_setting, GPIO_PinState* pin_values)
{
 8002430:	b590      	push	{r4, r7, lr}
 8002432:	b089      	sub	sp, #36	; 0x24
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d009      	beq.n	8002456 <read_dig_input+0x26>
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2b08      	cmp	r3, #8
 8002446:	d806      	bhi.n	8002456 <read_dig_input+0x26>
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <read_dig_input+0x26>
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002454:	d301      	bcc.n	800245a <read_dig_input+0x2a>
		return false;
 8002456:	2300      	movs	r3, #0
 8002458:	e02d      	b.n	80024b6 <read_dig_input+0x86>

	int mask = 1;
 800245a:	2301      	movs	r3, #1
 800245c:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 800245e:	2300      	movs	r3, #0
 8002460:	61bb      	str	r3, [r7, #24]
 8002462:	e024      	b.n	80024ae <read_dig_input+0x7e>
	{
		if(pin_setting & mask)
 8002464:	69fa      	ldr	r2, [r7, #28]
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	4013      	ands	r3, r2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d014      	beq.n	8002498 <read_dig_input+0x68>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	4b13      	ldr	r3, [pc, #76]	; (80024c0 <read_dig_input+0x90>)
 8002472:	4413      	add	r3, r2
 8002474:	029b      	lsls	r3, r3, #10
 8002476:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8002478:	2201      	movs	r2, #1
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	827b      	strh	r3, [r7, #18]

			pin_values[pin] = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	18d4      	adds	r4, r2, r3
 8002488:	8a7b      	ldrh	r3, [r7, #18]
 800248a:	4619      	mov	r1, r3
 800248c:	6978      	ldr	r0, [r7, #20]
 800248e:	f002 fa79 	bl	8004984 <HAL_GPIO_ReadPin>
 8002492:	4603      	mov	r3, r0
 8002494:	7023      	strb	r3, [r4, #0]
 8002496:	e004      	b.n	80024a2 <read_dig_input+0x72>
		}
		else
			pin_values[pin] = GPIO_PIN_RESET;
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	4413      	add	r3, r2
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]

		mask <<= 1;
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	3301      	adds	r3, #1
 80024ac:	61bb      	str	r3, [r7, #24]
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2b0f      	cmp	r3, #15
 80024b2:	ddd7      	ble.n	8002464 <read_dig_input+0x34>
	}

	return true;
 80024b4:	2301      	movs	r3, #1
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3724      	adds	r7, #36	; 0x24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd90      	pop	{r4, r7, pc}
 80024be:	bf00      	nop
 80024c0:	0010007f 	.word	0x0010007f

080024c4 <write_dig_output>:

bool write_dig_output(unsigned int port_addr, unsigned int pin_setting, unsigned int pin_values)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF || pin_values < 0 || pin_values > 0xFFFF)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00d      	beq.n	80024f2 <write_dig_output+0x2e>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2b08      	cmp	r3, #8
 80024da:	d80a      	bhi.n	80024f2 <write_dig_output+0x2e>
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d007      	beq.n	80024f2 <write_dig_output+0x2e>
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e8:	d203      	bcs.n	80024f2 <write_dig_output+0x2e>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f0:	d301      	bcc.n	80024f6 <write_dig_output+0x32>
		return false;
 80024f2:	2300      	movs	r3, #0
 80024f4:	e02a      	b.n	800254c <write_dig_output+0x88>

	int mask = 1;
 80024f6:	2301      	movs	r3, #1
 80024f8:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 80024fa:	2300      	movs	r3, #0
 80024fc:	61bb      	str	r3, [r7, #24]
 80024fe:	e021      	b.n	8002544 <write_dig_output+0x80>
	{
		if(pin_setting & mask)
 8002500:	69fa      	ldr	r2, [r7, #28]
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	4013      	ands	r3, r2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d016      	beq.n	8002538 <write_dig_output+0x74>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	4b11      	ldr	r3, [pc, #68]	; (8002554 <write_dig_output+0x90>)
 800250e:	4413      	add	r3, r2
 8002510:	029b      	lsls	r3, r3, #10
 8002512:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8002514:	2201      	movs	r2, #1
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	827b      	strh	r3, [r7, #18]
			GPIO_PinState PinState = (pin_values & mask) >> pin;
 800251e:	69fa      	ldr	r2, [r7, #28]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	401a      	ands	r2, r3
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	fa22 f303 	lsr.w	r3, r2, r3
 800252a:	747b      	strb	r3, [r7, #17]

			HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState);
 800252c:	7c7a      	ldrb	r2, [r7, #17]
 800252e:	8a7b      	ldrh	r3, [r7, #18]
 8002530:	4619      	mov	r1, r3
 8002532:	6978      	ldr	r0, [r7, #20]
 8002534:	f002 fa3e 	bl	80049b4 <HAL_GPIO_WritePin>
		}
		mask <<= 1;
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	3301      	adds	r3, #1
 8002542:	61bb      	str	r3, [r7, #24]
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	2b0f      	cmp	r3, #15
 8002548:	ddda      	ble.n	8002500 <write_dig_output+0x3c>
	}

	return true;
 800254a:	2301      	movs	r3, #1
}
 800254c:	4618      	mov	r0, r3
 800254e:	3720      	adds	r7, #32
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	0010007f 	.word	0x0010007f

08002558 <analog_read>:

bool analog_read(unsigned int addr3, unsigned int* value)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x0F)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b0f      	cmp	r3, #15
 8002566:	d901      	bls.n	800256c <analog_read+0x14>
		return false;
 8002568:	2300      	movs	r3, #0
 800256a:	e00b      	b.n	8002584 <analog_read+0x2c>

	MX_ADC3_Init1(true);
 800256c:	2001      	movs	r0, #1
 800256e:	f7fe fa3f 	bl	80009f0 <MX_ADC3_Init1>
	config_ADC(addr3);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7fe fb6e 	bl	8000c54 <config_ADC>
	*value = read_ADC();
 8002578:	f7fe fb8a 	bl	8000c90 <read_ADC>
 800257c:	4602      	mov	r2, r0
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	601a      	str	r2, [r3, #0]

	return true;
 8002582:	2301      	movs	r3, #1
}
 8002584:	4618      	mov	r0, r3
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <analog_write>:

bool analog_write(unsigned int addr3, uint32_t value)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x01)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d901      	bls.n	80025a0 <analog_write+0x14>
		return false;
 800259c:	2300      	movs	r3, #0
 800259e:	e01a      	b.n	80025d6 <analog_write+0x4a>

	if(HAL_DAC_Start(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1)) == HAL_OK){
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <analog_write+0x1e>
 80025a6:	2310      	movs	r3, #16
 80025a8:	e000      	b.n	80025ac <analog_write+0x20>
 80025aa:	2300      	movs	r3, #0
 80025ac:	4619      	mov	r1, r3
 80025ae:	480c      	ldr	r0, [pc, #48]	; (80025e0 <analog_write+0x54>)
 80025b0:	f001 fee3 	bl	800437a <HAL_DAC_Start>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10c      	bne.n	80025d4 <analog_write+0x48>
	    HAL_DAC_SetValue(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1), DAC_ALIGN_12B_R, value);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <analog_write+0x38>
 80025c0:	2110      	movs	r1, #16
 80025c2:	e000      	b.n	80025c6 <analog_write+0x3a>
 80025c4:	2100      	movs	r1, #0
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2200      	movs	r2, #0
 80025ca:	4805      	ldr	r0, [pc, #20]	; (80025e0 <analog_write+0x54>)
 80025cc:	f001 ff27 	bl	800441e <HAL_DAC_SetValue>
	    return true;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e000      	b.n	80025d6 <analog_write+0x4a>
	}else
		return false;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20018688 	.word	0x20018688

080025e4 <process_buf_nf>:
	process_buf_ff

};

void process_buf_nf(uint32_t* x_buf, int n)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
	y_buf[n] = x_buf[n];
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	4413      	add	r3, r2
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4907      	ldr	r1, [pc, #28]	; (8002618 <process_buf_nf+0x34>)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 8002600:	4a05      	ldr	r2, [pc, #20]	; (8002618 <process_buf_nf+0x34>)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002608:	4619      	mov	r1, r3
 800260a:	2000      	movs	r0, #0
 800260c:	f7ff ffbe 	bl	800258c <analog_write>
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20014688 	.word	0x20014688
 800261c:	00000000 	.word	0x00000000

08002620 <process_buf_if>:

void process_buf_if(uint32_t* x_buf, int n)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]

	y_buf[n+1] = a * y_buf[n] + (1-a) * x_buf[n];
 800262a:	4a1d      	ldr	r2, [pc, #116]	; (80026a0 <process_buf_if+0x80>)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002632:	ee07 3a90 	vmov	s15, r3
 8002636:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800263a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8002690 <process_buf_if+0x70>
 800263e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	4413      	add	r3, r2
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	ee07 3a90 	vmov	s15, r3
 8002650:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002654:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8002698 <process_buf_if+0x78>
 8002658:	ee27 7b05 	vmul.f64	d7, d7, d5
 800265c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	3301      	adds	r3, #1
 8002664:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002668:	ee17 1a90 	vmov	r1, s15
 800266c:	4a0c      	ldr	r2, [pc, #48]	; (80026a0 <process_buf_if+0x80>)
 800266e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		temp += coef_bk[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
	 }

	y_buf[n] = temp;
	*/
	analog_write(0,y_buf[n]);
 8002672:	4a0b      	ldr	r2, [pc, #44]	; (80026a0 <process_buf_if+0x80>)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800267a:	4619      	mov	r1, r3
 800267c:	2000      	movs	r0, #0
 800267e:	f7ff ff85 	bl	800258c <analog_write>
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	f3af 8000 	nop.w
 8002690:	9999999a 	.word	0x9999999a
 8002694:	3fd99999 	.word	0x3fd99999
 8002698:	33333333 	.word	0x33333333
 800269c:	3fe33333 	.word	0x3fe33333
 80026a0:	20014688 	.word	0x20014688

080026a4 <process_buf_ff>:

void process_buf_ff(uint32_t* x_buf, int n)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
	unsigned int temp = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]

	for(int i = 0 ; i < M; i++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	e023      	b.n	8002700 <process_buf_ff+0x5c>
	{
		temp += coef[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	ee07 3a90 	vmov	s15, r3
 80026be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026c2:	4a19      	ldr	r2, [pc, #100]	; (8002728 <process_buf_ff+0x84>)
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	edd3 6a00 	vldr	s13, [r3]
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	4413      	add	r3, r2
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	ee07 3a90 	vmov	s15, r3
 80026e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026f4:	ee17 3a90 	vmov	r3, s15
 80026f8:	60fb      	str	r3, [r7, #12]
	for(int i = 0 ; i < M; i++)
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	3301      	adds	r3, #1
 80026fe:	60bb      	str	r3, [r7, #8]
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b19      	cmp	r3, #25
 8002704:	ddd8      	ble.n	80026b8 <process_buf_ff+0x14>
	}
	y_buf[n] = temp;
 8002706:	4909      	ldr	r1, [pc, #36]	; (800272c <process_buf_ff+0x88>)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 8002710:	4a06      	ldr	r2, [pc, #24]	; (800272c <process_buf_ff+0x88>)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002718:	4619      	mov	r1, r3
 800271a:	2000      	movs	r0, #0
 800271c:	f7ff ff36 	bl	800258c <analog_write>
}
 8002720:	bf00      	nop
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	200000a0 	.word	0x200000a0
 800272c:	20014688 	.word	0x20014688

08002730 <process_buf>:

void process_buf(uint32_t* x_buf, int n)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08a      	sub	sp, #40	; 0x28
 8002734:	af02      	add	r7, sp, #8
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
	process_buf_func[sp_config.filter_type](x_buf,n);
 800273a:	4b2f      	ldr	r3, [pc, #188]	; (80027f8 <process_buf+0xc8>)
 800273c:	7b9b      	ldrb	r3, [r3, #14]
 800273e:	461a      	mov	r2, r3
 8002740:	4b2e      	ldr	r3, [pc, #184]	; (80027fc <process_buf+0xcc>)
 8002742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002746:	6839      	ldr	r1, [r7, #0]
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	4798      	blx	r3

	counter ++;
 800274c:	4b2c      	ldr	r3, [pc, #176]	; (8002800 <process_buf+0xd0>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	3301      	adds	r3, #1
 8002752:	4a2b      	ldr	r2, [pc, #172]	; (8002800 <process_buf+0xd0>)
 8002754:	6013      	str	r3, [r2, #0]

	if(sp_config.sp_limit > 0)
 8002756:	4b28      	ldr	r3, [pc, #160]	; (80027f8 <process_buf+0xc8>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d047      	beq.n	80027ee <process_buf+0xbe>
	{
		char message[22] = {"\0"};
 800275e:	2300      	movs	r3, #0
 8002760:	60bb      	str	r3, [r7, #8]
 8002762:	f107 030c 	add.w	r3, r7, #12
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	605a      	str	r2, [r3, #4]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	60da      	str	r2, [r3, #12]
 8002770:	821a      	strh	r2, [r3, #16]
		sprintf(message, "%d;%lu;%lu;", counter , x_buf[n], y_buf[n]);
 8002772:	4b23      	ldr	r3, [pc, #140]	; (8002800 <process_buf+0xd0>)
 8002774:	6819      	ldr	r1, [r3, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	4413      	add	r3, r2
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4820      	ldr	r0, [pc, #128]	; (8002804 <process_buf+0xd4>)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002788:	f107 0008 	add.w	r0, r7, #8
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	4613      	mov	r3, r2
 8002790:	460a      	mov	r2, r1
 8002792:	491d      	ldr	r1, [pc, #116]	; (8002808 <process_buf+0xd8>)
 8002794:	f006 ffd4 	bl	8009740 <siprintf>
		send_UART(message);
 8002798:	f107 0308 	add.w	r3, r7, #8
 800279c:	4618      	mov	r0, r3
 800279e:	f000 fe4b 	bl	8003438 <send_UART>

		if(counter == sp_config.sp_limit)
 80027a2:	4b15      	ldr	r3, [pc, #84]	; (80027f8 <process_buf+0xc8>)
 80027a4:	689a      	ldr	r2, [r3, #8]
 80027a6:	4b16      	ldr	r3, [pc, #88]	; (8002800 <process_buf+0xd0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d11f      	bne.n	80027ee <process_buf+0xbe>
		{
			counter = 0;
 80027ae:	4b14      	ldr	r3, [pc, #80]	; (8002800 <process_buf+0xd0>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 80027b4:	2100      	movs	r1, #0
 80027b6:	2000      	movs	r0, #0
 80027b8:	f7ff fee8 	bl	800258c <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 80027bc:	4813      	ldr	r0, [pc, #76]	; (800280c <process_buf+0xdc>)
 80027be:	f001 f8df 	bl	8003980 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 80027c2:	4813      	ldr	r0, [pc, #76]	; (8002810 <process_buf+0xe0>)
 80027c4:	f003 fb22 	bl	8005e0c <HAL_TIM_Base_Stop_IT>
		    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 80027c8:	2200      	movs	r2, #0
 80027ca:	2102      	movs	r1, #2
 80027cc:	2012      	movs	r0, #18
 80027ce:	f001 fd7c 	bl	80042ca <HAL_NVIC_SetPriority>
			while(is_transmitting_to_UART());
 80027d2:	bf00      	nop
 80027d4:	f000 fe0c 	bl	80033f0 <is_transmitting_to_UART>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1fa      	bne.n	80027d4 <process_buf+0xa4>
			HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80027de:	2200      	movs	r2, #0
 80027e0:	2100      	movs	r1, #0
 80027e2:	2012      	movs	r0, #18
 80027e4:	f001 fd71 	bl	80042ca <HAL_NVIC_SetPriority>
			send_UART("Sampling Stopped.\n>");
 80027e8:	480a      	ldr	r0, [pc, #40]	; (8002814 <process_buf+0xe4>)
 80027ea:	f000 fe25 	bl	8003438 <send_UART>
		}
	}
}
 80027ee:	bf00      	nop
 80027f0:	3720      	adds	r7, #32
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000090 	.word	0x20000090
 80027fc:	20000084 	.word	0x20000084
 8002800:	20000308 	.word	0x20000308
 8002804:	20014688 	.word	0x20014688
 8002808:	0800e62c 	.word	0x0800e62c
 800280c:	20010430 	.word	0x20010430
 8002810:	2001869c 	.word	0x2001869c
 8002814:	0800e638 	.word	0x0800e638

08002818 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800281e:	463b      	mov	r3, r7
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002826:	4b14      	ldr	r3, [pc, #80]	; (8002878 <MX_DAC_Init+0x60>)
 8002828:	4a14      	ldr	r2, [pc, #80]	; (800287c <MX_DAC_Init+0x64>)
 800282a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800282c:	4812      	ldr	r0, [pc, #72]	; (8002878 <MX_DAC_Init+0x60>)
 800282e:	f001 fd82 	bl	8004336 <HAL_DAC_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002838:	f000 f9f4 	bl	8002c24 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800283c:	2300      	movs	r3, #0
 800283e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002844:	463b      	mov	r3, r7
 8002846:	2200      	movs	r2, #0
 8002848:	4619      	mov	r1, r3
 800284a:	480b      	ldr	r0, [pc, #44]	; (8002878 <MX_DAC_Init+0x60>)
 800284c:	f001 fe0c 	bl	8004468 <HAL_DAC_ConfigChannel>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002856:	f000 f9e5 	bl	8002c24 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800285a:	463b      	mov	r3, r7
 800285c:	2210      	movs	r2, #16
 800285e:	4619      	mov	r1, r3
 8002860:	4805      	ldr	r0, [pc, #20]	; (8002878 <MX_DAC_Init+0x60>)
 8002862:	f001 fe01 	bl	8004468 <HAL_DAC_ConfigChannel>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 800286c:	f000 f9da 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	20018688 	.word	0x20018688
 800287c:	40007400 	.word	0x40007400

08002880 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	; 0x28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a15      	ldr	r2, [pc, #84]	; (80028f4 <HAL_DAC_MspInit+0x74>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d123      	bne.n	80028ea <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80028a2:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <HAL_DAC_MspInit+0x78>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	4a14      	ldr	r2, [pc, #80]	; (80028f8 <HAL_DAC_MspInit+0x78>)
 80028a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80028ac:	6413      	str	r3, [r2, #64]	; 0x40
 80028ae:	4b12      	ldr	r3, [pc, #72]	; (80028f8 <HAL_DAC_MspInit+0x78>)
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	4b0f      	ldr	r3, [pc, #60]	; (80028f8 <HAL_DAC_MspInit+0x78>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	4a0e      	ldr	r2, [pc, #56]	; (80028f8 <HAL_DAC_MspInit+0x78>)
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	6313      	str	r3, [r2, #48]	; 0x30
 80028c6:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <HAL_DAC_MspInit+0x78>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80028d2:	2330      	movs	r3, #48	; 0x30
 80028d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028d6:	2303      	movs	r3, #3
 80028d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	2300      	movs	r3, #0
 80028dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028de:	f107 0314 	add.w	r3, r7, #20
 80028e2:	4619      	mov	r1, r3
 80028e4:	4805      	ldr	r0, [pc, #20]	; (80028fc <HAL_DAC_MspInit+0x7c>)
 80028e6:	f001 fea1 	bl	800462c <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80028ea:	bf00      	nop
 80028ec:	3728      	adds	r7, #40	; 0x28
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40007400 	.word	0x40007400
 80028f8:	40023800 	.word	0x40023800
 80028fc:	40020000 	.word	0x40020000

08002900 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08c      	sub	sp, #48	; 0x30
 8002904:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002906:	f107 031c 	add.w	r3, r7, #28
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	605a      	str	r2, [r3, #4]
 8002910:	609a      	str	r2, [r3, #8]
 8002912:	60da      	str	r2, [r3, #12]
 8002914:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002916:	4b3b      	ldr	r3, [pc, #236]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	4a3a      	ldr	r2, [pc, #232]	; (8002a04 <MX_GPIO_Init+0x104>)
 800291c:	f043 0320 	orr.w	r3, r3, #32
 8002920:	6313      	str	r3, [r2, #48]	; 0x30
 8002922:	4b38      	ldr	r3, [pc, #224]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	f003 0320 	and.w	r3, r3, #32
 800292a:	61bb      	str	r3, [r7, #24]
 800292c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800292e:	4b35      	ldr	r3, [pc, #212]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	4a34      	ldr	r2, [pc, #208]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002934:	f043 0304 	orr.w	r3, r3, #4
 8002938:	6313      	str	r3, [r2, #48]	; 0x30
 800293a:	4b32      	ldr	r3, [pc, #200]	; (8002a04 <MX_GPIO_Init+0x104>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293e:	f003 0304 	and.w	r3, r3, #4
 8002942:	617b      	str	r3, [r7, #20]
 8002944:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002946:	4b2f      	ldr	r3, [pc, #188]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	4a2e      	ldr	r2, [pc, #184]	; (8002a04 <MX_GPIO_Init+0x104>)
 800294c:	f043 0301 	orr.w	r3, r3, #1
 8002950:	6313      	str	r3, [r2, #48]	; 0x30
 8002952:	4b2c      	ldr	r3, [pc, #176]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	613b      	str	r3, [r7, #16]
 800295c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800295e:	4b29      	ldr	r3, [pc, #164]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	4a28      	ldr	r2, [pc, #160]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002964:	f043 0302 	orr.w	r3, r3, #2
 8002968:	6313      	str	r3, [r2, #48]	; 0x30
 800296a:	4b26      	ldr	r3, [pc, #152]	; (8002a04 <MX_GPIO_Init+0x104>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002976:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	4a22      	ldr	r2, [pc, #136]	; (8002a04 <MX_GPIO_Init+0x104>)
 800297c:	f043 0310 	orr.w	r3, r3, #16
 8002980:	6313      	str	r3, [r2, #48]	; 0x30
 8002982:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002986:	f003 0310 	and.w	r3, r3, #16
 800298a:	60bb      	str	r3, [r7, #8]
 800298c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800298e:	4b1d      	ldr	r3, [pc, #116]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	4a1c      	ldr	r2, [pc, #112]	; (8002a04 <MX_GPIO_Init+0x104>)
 8002994:	f043 0308 	orr.w	r3, r3, #8
 8002998:	6313      	str	r3, [r2, #48]	; 0x30
 800299a:	4b1a      	ldr	r3, [pc, #104]	; (8002a04 <MX_GPIO_Init+0x104>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	607b      	str	r3, [r7, #4]
 80029a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|FW_Pin, GPIO_PIN_RESET);
 80029a6:	2200      	movs	r2, #0
 80029a8:	f240 4101 	movw	r1, #1025	; 0x401
 80029ac:	4816      	ldr	r0, [pc, #88]	; (8002a08 <MX_GPIO_Init+0x108>)
 80029ae:	f002 f801 	bl	80049b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RV_GPIO_Port, RV_Pin, GPIO_PIN_RESET);
 80029b2:	2200      	movs	r2, #0
 80029b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029b8:	4814      	ldr	r0, [pc, #80]	; (8002a0c <MX_GPIO_Init+0x10c>)
 80029ba:	f001 fffb 	bl	80049b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|FW_Pin;
 80029be:	f240 4301 	movw	r3, #1025	; 0x401
 80029c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c4:	2301      	movs	r3, #1
 80029c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c8:	2300      	movs	r3, #0
 80029ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029cc:	2300      	movs	r3, #0
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d0:	f107 031c 	add.w	r3, r7, #28
 80029d4:	4619      	mov	r1, r3
 80029d6:	480c      	ldr	r0, [pc, #48]	; (8002a08 <MX_GPIO_Init+0x108>)
 80029d8:	f001 fe28 	bl	800462c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RV_Pin;
 80029dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RV_GPIO_Port, &GPIO_InitStruct);
 80029ee:	f107 031c 	add.w	r3, r7, #28
 80029f2:	4619      	mov	r1, r3
 80029f4:	4805      	ldr	r0, [pc, #20]	; (8002a0c <MX_GPIO_Init+0x10c>)
 80029f6:	f001 fe19 	bl	800462c <HAL_GPIO_Init>

}
 80029fa:	bf00      	nop
 80029fc:	3730      	adds	r7, #48	; 0x30
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40020400 	.word	0x40020400
 8002a0c:	40021000 	.word	0x40021000

08002a10 <is_GPIO_pin_free>:

/* USER CODE BEGIN 2 */

bool is_GPIO_pin_free(unsigned int port_addr, unsigned int pin_setting)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
	//	ADC3 e DAC

	if(port_addr == 1)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d107      	bne.n	8002a30 <is_GPIO_pin_free+0x20>
		if(pin_setting & 0x603F)
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	f246 033f 	movw	r3, #24639	; 0x603f
 8002a26:	4013      	ands	r3, r2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <is_GPIO_pin_free+0x20>
			return false;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	e028      	b.n	8002a82 <is_GPIO_pin_free+0x72>

	if(port_addr == 3)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d106      	bne.n	8002a44 <is_GPIO_pin_free+0x34>
		if(pin_setting & 0x000F)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	f003 030f 	and.w	r3, r3, #15
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <is_GPIO_pin_free+0x34>
			return false;
 8002a40:	2300      	movs	r3, #0
 8002a42:	e01e      	b.n	8002a82 <is_GPIO_pin_free+0x72>

	if(port_addr == 6)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b06      	cmp	r3, #6
 8002a48:	d106      	bne.n	8002a58 <is_GPIO_pin_free+0x48>
		if(pin_setting & 0x03FC)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <is_GPIO_pin_free+0x48>
			return false;
 8002a54:	2300      	movs	r3, #0
 8002a56:	e014      	b.n	8002a82 <is_GPIO_pin_free+0x72>

	//	USART3

	if(port_addr == 4)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d106      	bne.n	8002a6c <is_GPIO_pin_free+0x5c>
		if(pin_setting & 0x0180)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <is_GPIO_pin_free+0x5c>
			return false;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e00a      	b.n	8002a82 <is_GPIO_pin_free+0x72>

	//	LED1

	if(port_addr == 2)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d106      	bne.n	8002a80 <is_GPIO_pin_free+0x70>
		if(pin_setting & 0x0001)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <is_GPIO_pin_free+0x70>
			return false;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	e000      	b.n	8002a82 <is_GPIO_pin_free+0x72>

	return true;
 8002a80:	2301      	movs	r3, #1
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
	...

08002a90 <blink_LED>:

void blink_LED()
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002a94:	2101      	movs	r1, #1
 8002a96:	4806      	ldr	r0, [pc, #24]	; (8002ab0 <blink_LED+0x20>)
 8002a98:	f001 ffa5 	bl	80049e6 <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 8002a9c:	20c8      	movs	r0, #200	; 0xc8
 8002a9e:	f000 fe2f 	bl	8003700 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <blink_LED+0x20>)
 8002aa6:	f001 ff9e 	bl	80049e6 <HAL_GPIO_TogglePin>
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40020400 	.word	0x40020400

08002ab4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b0c2      	sub	sp, #264	; 0x108
 8002ab8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aba:	f000 fdc4 	bl	8003646 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002abe:	f000 f843 	bl	8002b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ac2:	f7ff ff1d 	bl	8002900 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002ac6:	f000 fbd5 	bl	8003274 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 8002aca:	f7fd fff5 	bl	8000ab8 <MX_ADC3_Init>
  MX_TIM1_Init();
 8002ace:	f000 fa99 	bl	8003004 <MX_TIM1_Init>
  MX_DAC_Init();
 8002ad2:	f7ff fea1 	bl	8002818 <MX_DAC_Init>
  MX_TIM2_Init();
 8002ad6:	f000 fae9 	bl	80030ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8002ada:	2201      	movs	r2, #1
 8002adc:	4916      	ldr	r1, [pc, #88]	; (8002b38 <main+0x84>)
 8002ade:	4817      	ldr	r0, [pc, #92]	; (8002b3c <main+0x88>)
 8002ae0:	f004 fcca 	bl	8007478 <HAL_UART_Receive_IT>
  send_UART(PROMPT);
 8002ae4:	4816      	ldr	r0, [pc, #88]	; (8002b40 <main+0x8c>)
 8002ae6:	f000 fca7 	bl	8003438 <send_UART>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 8002aea:	f000 fc75 	bl	80033d8 <has_message_from_UART>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0fa      	beq.n	8002aea <main+0x36>
	  {
		  blink_LED();
 8002af4:	f7ff ffcc 	bl	8002a90 <blink_LED>

		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 8002af8:	1d3b      	adds	r3, r7, #4
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 fcc6 	bl	800348c <read_UART>

		  unsigned char cmd = check_command((char*) message);
 8002b00:	1d3b      	adds	r3, r7, #4
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fe f950 	bl	8000da8 <check_command>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
		  exec_command[cmd]((char*) message);
 8002b0e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8002b12:	4a0c      	ldr	r2, [pc, #48]	; (8002b44 <main+0x90>)
 8002b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b18:	1d3a      	adds	r2, r7, #4
 8002b1a:	4610      	mov	r0, r2
 8002b1c:	4798      	blx	r3

		  while(is_transmitting_to_UART());
 8002b1e:	bf00      	nop
 8002b20:	f000 fc66 	bl	80033f0 <is_transmitting_to_UART>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1fa      	bne.n	8002b20 <main+0x6c>

		  reset_UART();
 8002b2a:	f000 fc6d 	bl	8003408 <reset_UART>
		  send_UART(PROMPT);
 8002b2e:	4804      	ldr	r0, [pc, #16]	; (8002b40 <main+0x8c>)
 8002b30:	f000 fc82 	bl	8003438 <send_UART>
	  if(has_message_from_UART())
 8002b34:	e7d9      	b.n	8002aea <main+0x36>
 8002b36:	bf00      	nop
 8002b38:	20000328 	.word	0x20000328
 8002b3c:	20018734 	.word	0x20018734
 8002b40:	0800e64c 	.word	0x0800e64c
 8002b44:	20000008 	.word	0x20000008

08002b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b094      	sub	sp, #80	; 0x50
 8002b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b4e:	f107 031c 	add.w	r3, r7, #28
 8002b52:	2234      	movs	r2, #52	; 0x34
 8002b54:	2100      	movs	r1, #0
 8002b56:	4618      	mov	r0, r3
 8002b58:	f005 ff9c 	bl	8008a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b5c:	f107 0308 	add.w	r3, r7, #8
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	60da      	str	r2, [r3, #12]
 8002b6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b6c:	4b2b      	ldr	r3, [pc, #172]	; (8002c1c <SystemClock_Config+0xd4>)
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b70:	4a2a      	ldr	r2, [pc, #168]	; (8002c1c <SystemClock_Config+0xd4>)
 8002b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b76:	6413      	str	r3, [r2, #64]	; 0x40
 8002b78:	4b28      	ldr	r3, [pc, #160]	; (8002c1c <SystemClock_Config+0xd4>)
 8002b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b80:	607b      	str	r3, [r7, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b84:	4b26      	ldr	r3, [pc, #152]	; (8002c20 <SystemClock_Config+0xd8>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a25      	ldr	r2, [pc, #148]	; (8002c20 <SystemClock_Config+0xd8>)
 8002b8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	4b23      	ldr	r3, [pc, #140]	; (8002c20 <SystemClock_Config+0xd8>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b98:	603b      	str	r3, [r7, #0]
 8002b9a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ba4:	2310      	movs	r3, #16
 8002ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bac:	2300      	movs	r3, #0
 8002bae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002bb0:	2308      	movs	r3, #8
 8002bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002bb4:	23c0      	movs	r3, #192	; 0xc0
 8002bb6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002bbc:	2304      	movs	r3, #4
 8002bbe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bc4:	f107 031c 	add.w	r3, r7, #28
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f001 ff77 	bl	8004abc <HAL_RCC_OscConfig>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002bd4:	f000 f826 	bl	8002c24 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002bd8:	f001 ff20 	bl	8004a1c <HAL_PWREx_EnableOverDrive>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002be2:	f000 f81f 	bl	8002c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002be6:	230f      	movs	r3, #15
 8002be8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bea:	2302      	movs	r3, #2
 8002bec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002bf2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002bf6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002bf8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002bfc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8002bfe:	f107 0308 	add.w	r3, r7, #8
 8002c02:	2106      	movs	r1, #6
 8002c04:	4618      	mov	r0, r3
 8002c06:	f002 fa07 	bl	8005018 <HAL_RCC_ClockConfig>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002c10:	f000 f808 	bl	8002c24 <Error_Handler>
  }
}
 8002c14:	bf00      	nop
 8002c16:	3750      	adds	r7, #80	; 0x50
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40007000 	.word	0x40007000

08002c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c28:	b672      	cpsid	i
}
 8002c2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c2c:	e7fe      	b.n	8002c2c <Error_Handler+0x8>
	...

08002c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	4b0f      	ldr	r3, [pc, #60]	; (8002c74 <HAL_MspInit+0x44>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	4a0e      	ldr	r2, [pc, #56]	; (8002c74 <HAL_MspInit+0x44>)
 8002c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c40:	6413      	str	r3, [r2, #64]	; 0x40
 8002c42:	4b0c      	ldr	r3, [pc, #48]	; (8002c74 <HAL_MspInit+0x44>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4a:	607b      	str	r3, [r7, #4]
 8002c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4e:	4b09      	ldr	r3, [pc, #36]	; (8002c74 <HAL_MspInit+0x44>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	4a08      	ldr	r2, [pc, #32]	; (8002c74 <HAL_MspInit+0x44>)
 8002c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c58:	6453      	str	r3, [r2, #68]	; 0x44
 8002c5a:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <HAL_MspInit+0x44>)
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c62:	603b      	str	r3, [r7, #0]
 8002c64:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002c66:	2005      	movs	r0, #5
 8002c68:	f001 fb24 	bl	80042b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c6c:	bf00      	nop
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40023800 	.word	0x40023800

08002c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c7c:	e7fe      	b.n	8002c7c <NMI_Handler+0x4>

08002c7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c82:	e7fe      	b.n	8002c82 <HardFault_Handler+0x4>

08002c84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <MemManage_Handler+0x4>

08002c8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c8e:	e7fe      	b.n	8002c8e <BusFault_Handler+0x4>

08002c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c94:	e7fe      	b.n	8002c94 <UsageFault_Handler+0x4>

08002c96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c96:	b480      	push	{r7}
 8002c98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr

08002cb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cc4:	f000 fcfc 	bl	80036c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cc8:	bf00      	nop
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8002cd0:	4802      	ldr	r0, [pc, #8]	; (8002cdc <ADC_IRQHandler+0x10>)
 8002cd2:	f000 fe93 	bl	80039fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20010430 	.word	0x20010430

08002ce0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ce4:	4802      	ldr	r0, [pc, #8]	; (8002cf0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002ce6:	f003 fa9b 	bl	8006220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	2001869c 	.word	0x2001869c

08002cf4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002cf8:	4802      	ldr	r0, [pc, #8]	; (8002d04 <USART3_IRQHandler+0x10>)
 8002cfa:	f004 fc0b 	bl	8007514 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20018734 	.word	0x20018734

08002d08 <_getpid>:
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	4618      	mov	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <_kill>:
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
 8002d22:	f005 fe8d 	bl	8008a40 <__errno>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2216      	movs	r2, #22
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d30:	4618      	mov	r0, r3
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <_exit>:
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	f04f 31ff 	mov.w	r1, #4294967295
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff ffe7 	bl	8002d18 <_kill>
 8002d4a:	e7fe      	b.n	8002d4a <_exit+0x12>

08002d4c <_read>:
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
 8002d58:	2300      	movs	r3, #0
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	e00a      	b.n	8002d74 <_read+0x28>
 8002d5e:	f3af 8000 	nop.w
 8002d62:	4601      	mov	r1, r0
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	1c5a      	adds	r2, r3, #1
 8002d68:	60ba      	str	r2, [r7, #8]
 8002d6a:	b2ca      	uxtb	r2, r1
 8002d6c:	701a      	strb	r2, [r3, #0]
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	3301      	adds	r3, #1
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	697a      	ldr	r2, [r7, #20]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	dbf0      	blt.n	8002d5e <_read+0x12>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <_write>:
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b086      	sub	sp, #24
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	60f8      	str	r0, [r7, #12]
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	2300      	movs	r3, #0
 8002d94:	617b      	str	r3, [r7, #20]
 8002d96:	e009      	b.n	8002dac <_write+0x26>
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	1c5a      	adds	r2, r3, #1
 8002d9c:	60ba      	str	r2, [r7, #8]
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f3af 8000 	nop.w
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	3301      	adds	r3, #1
 8002daa:	617b      	str	r3, [r7, #20]
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	dbf1      	blt.n	8002d98 <_write+0x12>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4618      	mov	r0, r3
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <_close>:
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
 8002dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dca:	4618      	mov	r0, r3
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <_fstat>:
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
 8002dde:	6039      	str	r1, [r7, #0]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002de6:	605a      	str	r2, [r3, #4]
 8002de8:	2300      	movs	r3, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <_isatty>:
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
 8002dfe:	2301      	movs	r3, #1
 8002e00:	4618      	mov	r0, r3
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <_lseek>:
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
 8002e18:	2300      	movs	r3, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3714      	adds	r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
	...

08002e28 <_sbrk>:
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	4a14      	ldr	r2, [pc, #80]	; (8002e84 <_sbrk+0x5c>)
 8002e32:	4b15      	ldr	r3, [pc, #84]	; (8002e88 <_sbrk+0x60>)
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	4b13      	ldr	r3, [pc, #76]	; (8002e8c <_sbrk+0x64>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <_sbrk+0x22>
 8002e44:	4b11      	ldr	r3, [pc, #68]	; (8002e8c <_sbrk+0x64>)
 8002e46:	4a12      	ldr	r2, [pc, #72]	; (8002e90 <_sbrk+0x68>)
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	4b10      	ldr	r3, [pc, #64]	; (8002e8c <_sbrk+0x64>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d207      	bcs.n	8002e68 <_sbrk+0x40>
 8002e58:	f005 fdf2 	bl	8008a40 <__errno>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	220c      	movs	r2, #12
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	f04f 33ff 	mov.w	r3, #4294967295
 8002e66:	e009      	b.n	8002e7c <_sbrk+0x54>
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <_sbrk+0x64>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	4b07      	ldr	r3, [pc, #28]	; (8002e8c <_sbrk+0x64>)
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4413      	add	r3, r2
 8002e76:	4a05      	ldr	r2, [pc, #20]	; (8002e8c <_sbrk+0x64>)
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20080000 	.word	0x20080000
 8002e88:	00000400 	.word	0x00000400
 8002e8c:	2000031c 	.word	0x2000031c
 8002e90:	200187d0 	.word	0x200187d0

08002e94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e98:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <SystemInit+0x20>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9e:	4a05      	ldr	r2, [pc, #20]	; (8002eb4 <SystemInit+0x20>)
 8002ea0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ea4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ea8:	bf00      	nop
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <MX_TIM1_Init1>:
/* Includes ------------------------------------------------------------------*/
#include "tim.h"

/* USER CODE BEGIN 0 */
void MX_TIM1_Init1(struct sp_config_t sp_config)
{
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b093      	sub	sp, #76	; 0x4c
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	463c      	mov	r4, r7
 8002ec0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ec4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	605a      	str	r2, [r3, #4]
 8002ece:	609a      	str	r2, [r3, #8]
 8002ed0:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002ed2:	f107 031c 	add.w	r3, r7, #28
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	605a      	str	r2, [r3, #4]
 8002edc:	609a      	str	r2, [r3, #8]
 8002ede:	60da      	str	r2, [r3, #12]
 8002ee0:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee2:	f107 0310 	add.w	r3, r7, #16
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	609a      	str	r2, [r3, #8]

	unsigned int mul1 = 1, mul2 = 1;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	647b      	str	r3, [r7, #68]	; 0x44
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	643b      	str	r3, [r7, #64]	; 0x40

	if(!strncmp(sp_config.timeunit,"us",2))
 8002ef6:	463b      	mov	r3, r7
 8002ef8:	330c      	adds	r3, #12
 8002efa:	2202      	movs	r2, #2
 8002efc:	493c      	ldr	r1, [pc, #240]	; (8002ff0 <MX_TIM1_Init1+0x138>)
 8002efe:	4618      	mov	r0, r3
 8002f00:	f006 fcb7 	bl	8009872 <strncmp>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d018      	beq.n	8002f3c <MX_TIM1_Init1+0x84>
	{
	}
	else if(!strncmp(sp_config.timeunit,"ms",2))
 8002f0a:	463b      	mov	r3, r7
 8002f0c:	330c      	adds	r3, #12
 8002f0e:	2202      	movs	r2, #2
 8002f10:	4938      	ldr	r1, [pc, #224]	; (8002ff4 <MX_TIM1_Init1+0x13c>)
 8002f12:	4618      	mov	r0, r3
 8002f14:	f006 fcad 	bl	8009872 <strncmp>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d103      	bne.n	8002f26 <MX_TIM1_Init1+0x6e>
	{
		mul1 = 1000;
 8002f1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f22:	647b      	str	r3, [r7, #68]	; 0x44
 8002f24:	e00a      	b.n	8002f3c <MX_TIM1_Init1+0x84>
	}
	else if(!strncmp(sp_config.timeunit,"s",1))
 8002f26:	7b3a      	ldrb	r2, [r7, #12]
 8002f28:	4b33      	ldr	r3, [pc, #204]	; (8002ff8 <MX_TIM1_Init1+0x140>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d104      	bne.n	8002f3c <MX_TIM1_Init1+0x84>
	{
		mul1 = 10000;
 8002f32:	f242 7310 	movw	r3, #10000	; 0x2710
 8002f36:	647b      	str	r3, [r7, #68]	; 0x44
		mul2 = 100;
 8002f38:	2364      	movs	r3, #100	; 0x64
 8002f3a:	643b      	str	r3, [r7, #64]	; 0x40
	}

	htim1.Instance = TIM1;
 8002f3c:	4b2f      	ldr	r3, [pc, #188]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f3e:	4a30      	ldr	r2, [pc, #192]	; (8003000 <MX_TIM1_Init1+0x148>)
 8002f40:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 2 * mul1;
 8002f42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	4a2d      	ldr	r2, [pc, #180]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f48:	6053      	str	r3, [r2, #4]
  	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f4a:	4b2c      	ldr	r3, [pc, #176]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	609a      	str	r2, [r3, #8]
  	htim1.Init.Period = ((sp_config.unit * 48 * mul2)-1) & 65535;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002f54:	fb02 f203 	mul.w	r2, r2, r3
 8002f58:	4613      	mov	r3, r2
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	4413      	add	r3, r2
 8002f5e:	011b      	lsls	r3, r3, #4
 8002f60:	3b01      	subs	r3, #1
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	4a25      	ldr	r2, [pc, #148]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f66:	60d3      	str	r3, [r2, #12]
  	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f68:	4b24      	ldr	r3, [pc, #144]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	611a      	str	r2, [r3, #16]
  	htim1.Init.RepetitionCounter = 0;
 8002f6e:	4b23      	ldr	r3, [pc, #140]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	615a      	str	r2, [r3, #20]
  	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f74:	4b21      	ldr	r3, [pc, #132]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	619a      	str	r2, [r3, #24]
  	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f7a:	4820      	ldr	r0, [pc, #128]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f7c:	f002 fe76 	bl	8005c6c <HAL_TIM_Base_Init>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_TIM1_Init1+0xd2>
  	{
  		Error_Handler();
 8002f86:	f7ff fe4d 	bl	8002c24 <Error_Handler>
  	}
  	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f8e:	633b      	str	r3, [r7, #48]	; 0x30
  	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f90:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f94:	4619      	mov	r1, r3
 8002f96:	4819      	ldr	r0, [pc, #100]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002f98:	f003 fb76 	bl	8006688 <HAL_TIM_ConfigClockSource>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_TIM1_Init1+0xee>
  	{
  		Error_Handler();
 8002fa2:	f7ff fe3f 	bl	8002c24 <Error_Handler>
  	}
  	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	61fb      	str	r3, [r7, #28]
  	sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002faa:	2310      	movs	r3, #16
 8002fac:	623b      	str	r3, [r7, #32]
  	if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002fae:	f107 031c 	add.w	r3, r7, #28
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4811      	ldr	r0, [pc, #68]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002fb6:	f003 fc31 	bl	800681c <HAL_TIM_SlaveConfigSynchro>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_TIM1_Init1+0x10c>
  	{
  		Error_Handler();
 8002fc0:	f7ff fe30 	bl	8002c24 <Error_Handler>
  	}
  	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002fc4:	2320      	movs	r3, #32
 8002fc6:	613b      	str	r3, [r7, #16]
  	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	617b      	str	r3, [r7, #20]
  	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61bb      	str	r3, [r7, #24]
  	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002fd0:	f107 0310 	add.w	r3, r7, #16
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4809      	ldr	r0, [pc, #36]	; (8002ffc <MX_TIM1_Init1+0x144>)
 8002fd8:	f004 f8e6 	bl	80071a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <MX_TIM1_Init1+0x12e>
  	{
  		Error_Handler();
 8002fe2:	f7ff fe1f 	bl	8002c24 <Error_Handler>
  	}
}
 8002fe6:	bf00      	nop
 8002fe8:	374c      	adds	r7, #76	; 0x4c
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd90      	pop	{r4, r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	0800e650 	.word	0x0800e650
 8002ff4:	0800e654 	.word	0x0800e654
 8002ff8:	0800e658 	.word	0x0800e658
 8002ffc:	2001869c 	.word	0x2001869c
 8003000:	40010000 	.word	0x40010000

08003004 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800300a:	f107 0310 	add.w	r3, r7, #16
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	605a      	str	r2, [r3, #4]
 8003014:	609a      	str	r2, [r3, #8]
 8003016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003018:	1d3b      	adds	r3, r7, #4
 800301a:	2200      	movs	r2, #0
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	605a      	str	r2, [r3, #4]
 8003020:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003022:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <MX_TIM1_Init+0xa0>)
 8003024:	4a20      	ldr	r2, [pc, #128]	; (80030a8 <MX_TIM1_Init+0xa4>)
 8003026:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9600;
 8003028:	4b1e      	ldr	r3, [pc, #120]	; (80030a4 <MX_TIM1_Init+0xa0>)
 800302a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800302e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003030:	4b1c      	ldr	r3, [pc, #112]	; (80030a4 <MX_TIM1_Init+0xa0>)
 8003032:	2200      	movs	r2, #0
 8003034:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8003036:	4b1b      	ldr	r3, [pc, #108]	; (80030a4 <MX_TIM1_Init+0xa0>)
 8003038:	f240 32e7 	movw	r2, #999	; 0x3e7
 800303c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800303e:	4b19      	ldr	r3, [pc, #100]	; (80030a4 <MX_TIM1_Init+0xa0>)
 8003040:	2200      	movs	r2, #0
 8003042:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003044:	4b17      	ldr	r3, [pc, #92]	; (80030a4 <MX_TIM1_Init+0xa0>)
 8003046:	2200      	movs	r2, #0
 8003048:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800304a:	4b16      	ldr	r3, [pc, #88]	; (80030a4 <MX_TIM1_Init+0xa0>)
 800304c:	2200      	movs	r2, #0
 800304e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003050:	4814      	ldr	r0, [pc, #80]	; (80030a4 <MX_TIM1_Init+0xa0>)
 8003052:	f002 fe0b 	bl	8005c6c <HAL_TIM_Base_Init>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800305c:	f7ff fde2 	bl	8002c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003060:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003064:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003066:	f107 0310 	add.w	r3, r7, #16
 800306a:	4619      	mov	r1, r3
 800306c:	480d      	ldr	r0, [pc, #52]	; (80030a4 <MX_TIM1_Init+0xa0>)
 800306e:	f003 fb0b 	bl	8006688 <HAL_TIM_ConfigClockSource>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003078:	f7ff fdd4 	bl	8002c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800307c:	2320      	movs	r3, #32
 800307e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003080:	2300      	movs	r3, #0
 8003082:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003088:	1d3b      	adds	r3, r7, #4
 800308a:	4619      	mov	r1, r3
 800308c:	4805      	ldr	r0, [pc, #20]	; (80030a4 <MX_TIM1_Init+0xa0>)
 800308e:	f004 f88b 	bl	80071a8 <HAL_TIMEx_MasterConfigSynchronization>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003098:	f7ff fdc4 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800309c:	bf00      	nop
 800309e:	3720      	adds	r7, #32
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	2001869c 	.word	0x2001869c
 80030a8:	40010000 	.word	0x40010000

080030ac <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08e      	sub	sp, #56	; 0x38
 80030b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	609a      	str	r2, [r3, #8]
 80030be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030c0:	f107 031c 	add.w	r3, r7, #28
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030cc:	463b      	mov	r3, r7
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	605a      	str	r2, [r3, #4]
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	60da      	str	r2, [r3, #12]
 80030d8:	611a      	str	r2, [r3, #16]
 80030da:	615a      	str	r2, [r3, #20]
 80030dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80030de:	4b2d      	ldr	r3, [pc, #180]	; (8003194 <MX_TIM2_Init+0xe8>)
 80030e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 80030e6:	4b2b      	ldr	r3, [pc, #172]	; (8003194 <MX_TIM2_Init+0xe8>)
 80030e8:	225f      	movs	r2, #95	; 0x5f
 80030ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ec:	4b29      	ldr	r3, [pc, #164]	; (8003194 <MX_TIM2_Init+0xe8>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80030f2:	4b28      	ldr	r3, [pc, #160]	; (8003194 <MX_TIM2_Init+0xe8>)
 80030f4:	2263      	movs	r2, #99	; 0x63
 80030f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030f8:	4b26      	ldr	r3, [pc, #152]	; (8003194 <MX_TIM2_Init+0xe8>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80030fe:	4b25      	ldr	r3, [pc, #148]	; (8003194 <MX_TIM2_Init+0xe8>)
 8003100:	2280      	movs	r2, #128	; 0x80
 8003102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003104:	4823      	ldr	r0, [pc, #140]	; (8003194 <MX_TIM2_Init+0xe8>)
 8003106:	f002 fdb1 	bl	8005c6c <HAL_TIM_Base_Init>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003110:	f7ff fd88 	bl	8002c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003118:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800311a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800311e:	4619      	mov	r1, r3
 8003120:	481c      	ldr	r0, [pc, #112]	; (8003194 <MX_TIM2_Init+0xe8>)
 8003122:	f003 fab1 	bl	8006688 <HAL_TIM_ConfigClockSource>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800312c:	f7ff fd7a 	bl	8002c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003130:	4818      	ldr	r0, [pc, #96]	; (8003194 <MX_TIM2_Init+0xe8>)
 8003132:	f002 fe9a 	bl	8005e6a <HAL_TIM_PWM_Init>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800313c:	f7ff fd72 	bl	8002c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003140:	2300      	movs	r3, #0
 8003142:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003144:	2300      	movs	r3, #0
 8003146:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003148:	f107 031c 	add.w	r3, r7, #28
 800314c:	4619      	mov	r1, r3
 800314e:	4811      	ldr	r0, [pc, #68]	; (8003194 <MX_TIM2_Init+0xe8>)
 8003150:	f004 f82a 	bl	80071a8 <HAL_TIMEx_MasterConfigSynchronization>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800315a:	f7ff fd63 	bl	8002c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800315e:	2360      	movs	r3, #96	; 0x60
 8003160:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003166:	2300      	movs	r3, #0
 8003168:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800316a:	2300      	movs	r3, #0
 800316c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800316e:	463b      	mov	r3, r7
 8003170:	220c      	movs	r2, #12
 8003172:	4619      	mov	r1, r3
 8003174:	4807      	ldr	r0, [pc, #28]	; (8003194 <MX_TIM2_Init+0xe8>)
 8003176:	f003 f973 	bl	8006460 <HAL_TIM_PWM_ConfigChannel>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003180:	f7ff fd50 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003184:	4803      	ldr	r0, [pc, #12]	; (8003194 <MX_TIM2_Init+0xe8>)
 8003186:	f000 f83f 	bl	8003208 <HAL_TIM_MspPostInit>

}
 800318a:	bf00      	nop
 800318c:	3738      	adds	r7, #56	; 0x38
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	200186e8 	.word	0x200186e8

08003198 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a16      	ldr	r2, [pc, #88]	; (8003200 <HAL_TIM_Base_MspInit+0x68>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d114      	bne.n	80031d4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031aa:	4b16      	ldr	r3, [pc, #88]	; (8003204 <HAL_TIM_Base_MspInit+0x6c>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ae:	4a15      	ldr	r2, [pc, #84]	; (8003204 <HAL_TIM_Base_MspInit+0x6c>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6453      	str	r3, [r2, #68]	; 0x44
 80031b6:	4b13      	ldr	r3, [pc, #76]	; (8003204 <HAL_TIM_Base_MspInit+0x6c>)
 80031b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80031c2:	2200      	movs	r2, #0
 80031c4:	2100      	movs	r1, #0
 80031c6:	2019      	movs	r0, #25
 80031c8:	f001 f87f 	bl	80042ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80031cc:	2019      	movs	r0, #25
 80031ce:	f001 f898 	bl	8004302 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80031d2:	e010      	b.n	80031f6 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031dc:	d10b      	bne.n	80031f6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031de:	4b09      	ldr	r3, [pc, #36]	; (8003204 <HAL_TIM_Base_MspInit+0x6c>)
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	4a08      	ldr	r2, [pc, #32]	; (8003204 <HAL_TIM_Base_MspInit+0x6c>)
 80031e4:	f043 0301 	orr.w	r3, r3, #1
 80031e8:	6413      	str	r3, [r2, #64]	; 0x40
 80031ea:	4b06      	ldr	r3, [pc, #24]	; (8003204 <HAL_TIM_Base_MspInit+0x6c>)
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	60bb      	str	r3, [r7, #8]
 80031f4:	68bb      	ldr	r3, [r7, #8]
}
 80031f6:	bf00      	nop
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40010000 	.word	0x40010000
 8003204:	40023800 	.word	0x40023800

08003208 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b088      	sub	sp, #32
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003210:	f107 030c 	add.w	r3, r7, #12
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	605a      	str	r2, [r3, #4]
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	60da      	str	r2, [r3, #12]
 800321e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003228:	d11c      	bne.n	8003264 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800322a:	4b10      	ldr	r3, [pc, #64]	; (800326c <HAL_TIM_MspPostInit+0x64>)
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	4a0f      	ldr	r2, [pc, #60]	; (800326c <HAL_TIM_MspPostInit+0x64>)
 8003230:	f043 0302 	orr.w	r3, r3, #2
 8003234:	6313      	str	r3, [r2, #48]	; 0x30
 8003236:	4b0d      	ldr	r3, [pc, #52]	; (800326c <HAL_TIM_MspPostInit+0x64>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	60bb      	str	r3, [r7, #8]
 8003240:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 8003242:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003246:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003248:	2302      	movs	r3, #2
 800324a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003250:	2300      	movs	r3, #0
 8003252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003254:	2301      	movs	r3, #1
 8003256:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8003258:	f107 030c 	add.w	r3, r7, #12
 800325c:	4619      	mov	r1, r3
 800325e:	4804      	ldr	r0, [pc, #16]	; (8003270 <HAL_TIM_MspPostInit+0x68>)
 8003260:	f001 f9e4 	bl	800462c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003264:	bf00      	nop
 8003266:	3720      	adds	r7, #32
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40023800 	.word	0x40023800
 8003270:	40020400 	.word	0x40020400

08003274 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 8003278:	4b1b      	ldr	r3, [pc, #108]	; (80032e8 <MX_USART3_UART_Init+0x74>)
 800327a:	2200      	movs	r2, #0
 800327c:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 800327e:	4b1b      	ldr	r3, [pc, #108]	; (80032ec <MX_USART3_UART_Init+0x78>)
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 8003284:	4b1a      	ldr	r3, [pc, #104]	; (80032f0 <MX_USART3_UART_Init+0x7c>)
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 800328a:	4b1a      	ldr	r3, [pc, #104]	; (80032f4 <MX_USART3_UART_Init+0x80>)
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8003290:	4b19      	ldr	r3, [pc, #100]	; (80032f8 <MX_USART3_UART_Init+0x84>)
 8003292:	220d      	movs	r2, #13
 8003294:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003296:	4b19      	ldr	r3, [pc, #100]	; (80032fc <MX_USART3_UART_Init+0x88>)
 8003298:	4a19      	ldr	r2, [pc, #100]	; (8003300 <MX_USART3_UART_Init+0x8c>)
 800329a:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1750000;
 800329c:	4b17      	ldr	r3, [pc, #92]	; (80032fc <MX_USART3_UART_Init+0x88>)
 800329e:	4a19      	ldr	r2, [pc, #100]	; (8003304 <MX_USART3_UART_Init+0x90>)
 80032a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80032a2:	4b16      	ldr	r3, [pc, #88]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80032a8:	4b14      	ldr	r3, [pc, #80]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80032ae:	4b13      	ldr	r3, [pc, #76]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80032b4:	4b11      	ldr	r3, [pc, #68]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032b6:	220c      	movs	r2, #12
 80032b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ba:	4b10      	ldr	r3, [pc, #64]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032bc:	2200      	movs	r2, #0
 80032be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032c0:	4b0e      	ldr	r3, [pc, #56]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032c6:	4b0d      	ldr	r3, [pc, #52]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032cc:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032d2:	480a      	ldr	r0, [pc, #40]	; (80032fc <MX_USART3_UART_Init+0x88>)
 80032d4:	f004 f814 	bl	8007300 <HAL_UART_Init>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 80032de:	f7ff fca1 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80032e2:	bf00      	nop
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	2001047c 	.word	0x2001047c
 80032ec:	20014680 	.word	0x20014680
 80032f0:	20010478 	.word	0x20010478
 80032f4:	20014684 	.word	0x20014684
 80032f8:	20010480 	.word	0x20010480
 80032fc:	20018734 	.word	0x20018734
 8003300:	40004800 	.word	0x40004800
 8003304:	001ab3f0 	.word	0x001ab3f0

08003308 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b0ae      	sub	sp, #184	; 0xb8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003310:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	605a      	str	r2, [r3, #4]
 800331a:	609a      	str	r2, [r3, #8]
 800331c:	60da      	str	r2, [r3, #12]
 800331e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003320:	f107 0314 	add.w	r3, r7, #20
 8003324:	2290      	movs	r2, #144	; 0x90
 8003326:	2100      	movs	r1, #0
 8003328:	4618      	mov	r0, r3
 800332a:	f005 fbb3 	bl	8008a94 <memset>
  if(uartHandle->Instance==USART3)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a26      	ldr	r2, [pc, #152]	; (80033cc <HAL_UART_MspInit+0xc4>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d144      	bne.n	80033c2 <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003338:	f44f 7380 	mov.w	r3, #256	; 0x100
 800333c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800333e:	2300      	movs	r3, #0
 8003340:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003342:	f107 0314 	add.w	r3, r7, #20
 8003346:	4618      	mov	r0, r3
 8003348:	f002 f868 	bl	800541c <HAL_RCCEx_PeriphCLKConfig>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003352:	f7ff fc67 	bl	8002c24 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003356:	4b1e      	ldr	r3, [pc, #120]	; (80033d0 <HAL_UART_MspInit+0xc8>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	4a1d      	ldr	r2, [pc, #116]	; (80033d0 <HAL_UART_MspInit+0xc8>)
 800335c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003360:	6413      	str	r3, [r2, #64]	; 0x40
 8003362:	4b1b      	ldr	r3, [pc, #108]	; (80033d0 <HAL_UART_MspInit+0xc8>)
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800336a:	613b      	str	r3, [r7, #16]
 800336c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800336e:	4b18      	ldr	r3, [pc, #96]	; (80033d0 <HAL_UART_MspInit+0xc8>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003372:	4a17      	ldr	r2, [pc, #92]	; (80033d0 <HAL_UART_MspInit+0xc8>)
 8003374:	f043 0308 	orr.w	r3, r3, #8
 8003378:	6313      	str	r3, [r2, #48]	; 0x30
 800337a:	4b15      	ldr	r3, [pc, #84]	; (80033d0 <HAL_UART_MspInit+0xc8>)
 800337c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	60fb      	str	r3, [r7, #12]
 8003384:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003386:	f44f 7340 	mov.w	r3, #768	; 0x300
 800338a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338e:	2302      	movs	r3, #2
 8003390:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003394:	2300      	movs	r3, #0
 8003396:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800339a:	2303      	movs	r3, #3
 800339c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80033a0:	2307      	movs	r3, #7
 80033a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033a6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80033aa:	4619      	mov	r1, r3
 80033ac:	4809      	ldr	r0, [pc, #36]	; (80033d4 <HAL_UART_MspInit+0xcc>)
 80033ae:	f001 f93d 	bl	800462c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80033b2:	2200      	movs	r2, #0
 80033b4:	2101      	movs	r1, #1
 80033b6:	2027      	movs	r0, #39	; 0x27
 80033b8:	f000 ff87 	bl	80042ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80033bc:	2027      	movs	r0, #39	; 0x27
 80033be:	f000 ffa0 	bl	8004302 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80033c2:	bf00      	nop
 80033c4:	37b8      	adds	r7, #184	; 0xb8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40004800 	.word	0x40004800
 80033d0:	40023800 	.word	0x40023800
 80033d4:	40020c00 	.word	0x40020c00

080033d8 <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
	return flagCPP;
 80033dc:	4b03      	ldr	r3, [pc, #12]	; (80033ec <has_message_from_UART+0x14>)
 80033de:	781b      	ldrb	r3, [r3, #0]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	2001047c 	.word	0x2001047c

080033f0 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
	return flagCPE;
 80033f4:	4b03      	ldr	r3, [pc, #12]	; (8003404 <is_transmitting_to_UART+0x14>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	20014680 	.word	0x20014680

08003408 <reset_UART>:

void reset_UART()
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 800340c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003410:	2100      	movs	r1, #0
 8003412:	4806      	ldr	r0, [pc, #24]	; (800342c <reset_UART+0x24>)
 8003414:	f005 fb3e 	bl	8008a94 <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8003418:	2201      	movs	r2, #1
 800341a:	4904      	ldr	r1, [pc, #16]	; (800342c <reset_UART+0x24>)
 800341c:	4804      	ldr	r0, [pc, #16]	; (8003430 <reset_UART+0x28>)
 800341e:	f004 f82b 	bl	8007478 <HAL_UART_Receive_IT>
	flagCPP = false;
 8003422:	4b04      	ldr	r3, [pc, #16]	; (8003434 <reset_UART+0x2c>)
 8003424:	2200      	movs	r2, #0
 8003426:	701a      	strb	r2, [r3, #0]
}
 8003428:	bf00      	nop
 800342a:	bd80      	pop	{r7, pc}
 800342c:	20000328 	.word	0x20000328
 8003430:	20018734 	.word	0x20018734
 8003434:	2001047c 	.word	0x2001047c

08003438 <send_UART>:

void send_UART(const char* msg_to_send)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, BUFFER_SIZE);
 8003440:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	480d      	ldr	r0, [pc, #52]	; (800347c <send_UART+0x44>)
 8003448:	f006 fa25 	bl	8009896 <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 800344c:	480b      	ldr	r0, [pc, #44]	; (800347c <send_UART+0x44>)
 800344e:	f7fc ff01 	bl	8000254 <strlen>
 8003452:	4603      	mov	r3, r0
 8003454:	461a      	mov	r2, r3
 8003456:	4b09      	ldr	r3, [pc, #36]	; (800347c <send_UART+0x44>)
 8003458:	4413      	add	r3, r2
 800345a:	4909      	ldr	r1, [pc, #36]	; (8003480 <send_UART+0x48>)
 800345c:	461a      	mov	r2, r3
 800345e:	460b      	mov	r3, r1
 8003460:	881b      	ldrh	r3, [r3, #0]
 8003462:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8003464:	4b07      	ldr	r3, [pc, #28]	; (8003484 <send_UART+0x4c>)
 8003466:	2201      	movs	r2, #1
 8003468:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 800346a:	2201      	movs	r2, #1
 800346c:	4903      	ldr	r1, [pc, #12]	; (800347c <send_UART+0x44>)
 800346e:	4806      	ldr	r0, [pc, #24]	; (8003488 <send_UART+0x50>)
 8003470:	f003 ff94 	bl	800739c <HAL_UART_Transmit_IT>
}
 8003474:	bf00      	nop
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	20010480 	.word	0x20010480
 8003480:	0800e65c 	.word	0x0800e65c
 8003484:	20014680 	.word	0x20014680
 8003488:	20018734 	.word	0x20018734

0800348c <read_UART>:

void read_UART(char* msg_to_read)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, BUFFER_SIZE);
 8003494:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003498:	4903      	ldr	r1, [pc, #12]	; (80034a8 <read_UART+0x1c>)
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f006 f9fb 	bl	8009896 <strncpy>
}
 80034a0:	bf00      	nop
 80034a2:	3708      	adds	r7, #8
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	20000328 	.word	0x20000328

080034ac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 80034b4:	4b2e      	ldr	r3, [pc, #184]	; (8003570 <HAL_UART_RxCpltCallback+0xc4>)
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d154      	bne.n	8003566 <HAL_UART_RxCpltCallback+0xba>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r' || UART_RX_buffer[UART_RX_index] == '\\' || UART_RX_buffer[UART_RX_index] == '/')
 80034bc:	4b2d      	ldr	r3, [pc, #180]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a2d      	ldr	r2, [pc, #180]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 80034c2:	5cd3      	ldrb	r3, [r2, r3]
 80034c4:	2b0d      	cmp	r3, #13
 80034c6:	d00b      	beq.n	80034e0 <HAL_UART_RxCpltCallback+0x34>
 80034c8:	4b2a      	ldr	r3, [pc, #168]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a2a      	ldr	r2, [pc, #168]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 80034ce:	5cd3      	ldrb	r3, [r2, r3]
 80034d0:	2b5c      	cmp	r3, #92	; 0x5c
 80034d2:	d005      	beq.n	80034e0 <HAL_UART_RxCpltCallback+0x34>
 80034d4:	4b27      	ldr	r3, [pc, #156]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a27      	ldr	r2, [pc, #156]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 80034da:	5cd3      	ldrb	r3, [r2, r3]
 80034dc:	2b2f      	cmp	r3, #47	; 0x2f
 80034de:	d106      	bne.n	80034ee <HAL_UART_RxCpltCallback+0x42>
	{
		UART_RX_index = 0;
 80034e0:	4b24      	ldr	r3, [pc, #144]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 80034e6:	4b22      	ldr	r3, [pc, #136]	; (8003570 <HAL_UART_RxCpltCallback+0xc4>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	701a      	strb	r2, [r3, #0]
 80034ec:	e03c      	b.n	8003568 <HAL_UART_RxCpltCallback+0xbc>
	}
	else
	{
		if(UART_RX_buffer[UART_RX_index] == 0x08) //	BACKSPACE
 80034ee:	4b21      	ldr	r3, [pc, #132]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a21      	ldr	r2, [pc, #132]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 80034f4:	5cd3      	ldrb	r3, [r2, r3]
 80034f6:	2b08      	cmp	r3, #8
 80034f8:	d10f      	bne.n	800351a <HAL_UART_RxCpltCallback+0x6e>
		{
			if(UART_RX_index == 0)
 80034fa:	4b1e      	ldr	r3, [pc, #120]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d105      	bne.n	800350e <HAL_UART_RxCpltCallback+0x62>
				UART_RX_index--;
 8003502:	4b1c      	ldr	r3, [pc, #112]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	3b01      	subs	r3, #1
 8003508:	4a1a      	ldr	r2, [pc, #104]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 800350a:	6013      	str	r3, [r2, #0]
 800350c:	e01c      	b.n	8003548 <HAL_UART_RxCpltCallback+0x9c>
			else
				UART_RX_index -= 2;
 800350e:	4b19      	ldr	r3, [pc, #100]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	3b02      	subs	r3, #2
 8003514:	4a17      	ldr	r2, [pc, #92]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 8003516:	6013      	str	r3, [r2, #0]
 8003518:	e016      	b.n	8003548 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == 0x1B) //	ESCAPE
 800351a:	4b16      	ldr	r3, [pc, #88]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a16      	ldr	r2, [pc, #88]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 8003520:	5cd3      	ldrb	r3, [r2, r3]
 8003522:	2b1b      	cmp	r3, #27
 8003524:	d104      	bne.n	8003530 <HAL_UART_RxCpltCallback+0x84>
		{
			UART_RX_index = -1;
 8003526:	4b13      	ldr	r3, [pc, #76]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 8003528:	f04f 32ff 	mov.w	r2, #4294967295
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	e00b      	b.n	8003548 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == '$') //		$
 8003530:	4b10      	ldr	r3, [pc, #64]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a10      	ldr	r2, [pc, #64]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 8003536:	5cd3      	ldrb	r3, [r2, r3]
 8003538:	2b24      	cmp	r3, #36	; 0x24
 800353a:	d105      	bne.n	8003548 <HAL_UART_RxCpltCallback+0x9c>
		{
			UART_RX_index = 0;
 800353c:	4b0d      	ldr	r3, [pc, #52]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
			UART_RX_buffer[0] = '$';
 8003542:	4b0d      	ldr	r3, [pc, #52]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 8003544:	2224      	movs	r2, #36	; 0x24
 8003546:	701a      	strb	r2, [r3, #0]
		}



		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 8003548:	4b0a      	ldr	r3, [pc, #40]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3301      	adds	r3, #1
 800354e:	4a09      	ldr	r2, [pc, #36]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	4b08      	ldr	r3, [pc, #32]	; (8003574 <HAL_UART_RxCpltCallback+0xc8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a08      	ldr	r2, [pc, #32]	; (8003578 <HAL_UART_RxCpltCallback+0xcc>)
 8003558:	4413      	add	r3, r2
 800355a:	2201      	movs	r2, #1
 800355c:	4619      	mov	r1, r3
 800355e:	4807      	ldr	r0, [pc, #28]	; (800357c <HAL_UART_RxCpltCallback+0xd0>)
 8003560:	f003 ff8a 	bl	8007478 <HAL_UART_Receive_IT>
 8003564:	e000      	b.n	8003568 <HAL_UART_RxCpltCallback+0xbc>
		return;
 8003566:	bf00      	nop
	}
}
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	2001047c 	.word	0x2001047c
 8003574:	20010478 	.word	0x20010478
 8003578:	20000328 	.word	0x20000328
 800357c:	20018734 	.word	0x20018734

08003580 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 8003588:	4b16      	ldr	r3, [pc, #88]	; (80035e4 <HAL_UART_TxCpltCallback+0x64>)
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	f083 0301 	eor.w	r3, r3, #1
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d122      	bne.n	80035dc <HAL_UART_TxCpltCallback+0x5c>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r' && UART_TX_buffer[UART_TX_index-1] != '\n')
 8003596:	4b14      	ldr	r3, [pc, #80]	; (80035e8 <HAL_UART_TxCpltCallback+0x68>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a14      	ldr	r2, [pc, #80]	; (80035ec <HAL_UART_TxCpltCallback+0x6c>)
 800359c:	5cd3      	ldrb	r3, [r2, r3]
 800359e:	2b0d      	cmp	r3, #13
 80035a0:	d10d      	bne.n	80035be <HAL_UART_TxCpltCallback+0x3e>
 80035a2:	4b11      	ldr	r3, [pc, #68]	; (80035e8 <HAL_UART_TxCpltCallback+0x68>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	4a10      	ldr	r2, [pc, #64]	; (80035ec <HAL_UART_TxCpltCallback+0x6c>)
 80035aa:	5cd3      	ldrb	r3, [r2, r3]
 80035ac:	2b0a      	cmp	r3, #10
 80035ae:	d006      	beq.n	80035be <HAL_UART_TxCpltCallback+0x3e>
	{
		UART_TX_index = 0;
 80035b0:	4b0d      	ldr	r3, [pc, #52]	; (80035e8 <HAL_UART_TxCpltCallback+0x68>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 80035b6:	4b0b      	ldr	r3, [pc, #44]	; (80035e4 <HAL_UART_TxCpltCallback+0x64>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	701a      	strb	r2, [r3, #0]
 80035bc:	e00f      	b.n	80035de <HAL_UART_TxCpltCallback+0x5e>
	}
	else
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 80035be:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <HAL_UART_TxCpltCallback+0x68>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	3301      	adds	r3, #1
 80035c4:	4a08      	ldr	r2, [pc, #32]	; (80035e8 <HAL_UART_TxCpltCallback+0x68>)
 80035c6:	6013      	str	r3, [r2, #0]
 80035c8:	4b07      	ldr	r3, [pc, #28]	; (80035e8 <HAL_UART_TxCpltCallback+0x68>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a07      	ldr	r2, [pc, #28]	; (80035ec <HAL_UART_TxCpltCallback+0x6c>)
 80035ce:	4413      	add	r3, r2
 80035d0:	2201      	movs	r2, #1
 80035d2:	4619      	mov	r1, r3
 80035d4:	4806      	ldr	r0, [pc, #24]	; (80035f0 <HAL_UART_TxCpltCallback+0x70>)
 80035d6:	f003 fee1 	bl	800739c <HAL_UART_Transmit_IT>
 80035da:	e000      	b.n	80035de <HAL_UART_TxCpltCallback+0x5e>
		return;
 80035dc:	bf00      	nop
}
 80035de:	3708      	adds	r7, #8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	20014680 	.word	0x20014680
 80035e8:	20014684 	.word	0x20014684
 80035ec:	20010480 	.word	0x20010480
 80035f0:	20018734 	.word	0x20018734

080035f4 <Reset_Handler>:
 80035f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800362c <LoopFillZerobss+0x12>
 80035f8:	480d      	ldr	r0, [pc, #52]	; (8003630 <LoopFillZerobss+0x16>)
 80035fa:	490e      	ldr	r1, [pc, #56]	; (8003634 <LoopFillZerobss+0x1a>)
 80035fc:	4a0e      	ldr	r2, [pc, #56]	; (8003638 <LoopFillZerobss+0x1e>)
 80035fe:	2300      	movs	r3, #0
 8003600:	e002      	b.n	8003608 <LoopCopyDataInit>

08003602 <CopyDataInit>:
 8003602:	58d4      	ldr	r4, [r2, r3]
 8003604:	50c4      	str	r4, [r0, r3]
 8003606:	3304      	adds	r3, #4

08003608 <LoopCopyDataInit>:
 8003608:	18c4      	adds	r4, r0, r3
 800360a:	428c      	cmp	r4, r1
 800360c:	d3f9      	bcc.n	8003602 <CopyDataInit>
 800360e:	4a0b      	ldr	r2, [pc, #44]	; (800363c <LoopFillZerobss+0x22>)
 8003610:	4c0b      	ldr	r4, [pc, #44]	; (8003640 <LoopFillZerobss+0x26>)
 8003612:	2300      	movs	r3, #0
 8003614:	e001      	b.n	800361a <LoopFillZerobss>

08003616 <FillZerobss>:
 8003616:	6013      	str	r3, [r2, #0]
 8003618:	3204      	adds	r2, #4

0800361a <LoopFillZerobss>:
 800361a:	42a2      	cmp	r2, r4
 800361c:	d3fb      	bcc.n	8003616 <FillZerobss>
 800361e:	f7ff fc39 	bl	8002e94 <SystemInit>
 8003622:	f005 fa13 	bl	8008a4c <__libc_init_array>
 8003626:	f7ff fa45 	bl	8002ab4 <main>
 800362a:	4770      	bx	lr
 800362c:	20080000 	.word	0x20080000
 8003630:	20000000 	.word	0x20000000
 8003634:	200002e8 	.word	0x200002e8
 8003638:	0800eb5c 	.word	0x0800eb5c
 800363c:	200002e8 	.word	0x200002e8
 8003640:	200187cc 	.word	0x200187cc

08003644 <CAN1_RX0_IRQHandler>:
 8003644:	e7fe      	b.n	8003644 <CAN1_RX0_IRQHandler>

08003646 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800364a:	2003      	movs	r0, #3
 800364c:	f000 fe32 	bl	80042b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003650:	2000      	movs	r0, #0
 8003652:	f000 f805 	bl	8003660 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003656:	f7ff faeb 	bl	8002c30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	bd80      	pop	{r7, pc}

08003660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003668:	4b12      	ldr	r3, [pc, #72]	; (80036b4 <HAL_InitTick+0x54>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	4b12      	ldr	r3, [pc, #72]	; (80036b8 <HAL_InitTick+0x58>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	4619      	mov	r1, r3
 8003672:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003676:	fbb3 f3f1 	udiv	r3, r3, r1
 800367a:	fbb2 f3f3 	udiv	r3, r2, r3
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fe4d 	bl	800431e <HAL_SYSTICK_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e00e      	b.n	80036ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b0f      	cmp	r3, #15
 8003692:	d80a      	bhi.n	80036aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003694:	2200      	movs	r2, #0
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	f04f 30ff 	mov.w	r0, #4294967295
 800369c:	f000 fe15 	bl	80042ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036a0:	4a06      	ldr	r2, [pc, #24]	; (80036bc <HAL_InitTick+0x5c>)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
 80036a8:	e000      	b.n	80036ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	20000108 	.word	0x20000108
 80036b8:	20000110 	.word	0x20000110
 80036bc:	2000010c 	.word	0x2000010c

080036c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036c4:	4b06      	ldr	r3, [pc, #24]	; (80036e0 <HAL_IncTick+0x20>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	461a      	mov	r2, r3
 80036ca:	4b06      	ldr	r3, [pc, #24]	; (80036e4 <HAL_IncTick+0x24>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4413      	add	r3, r2
 80036d0:	4a04      	ldr	r2, [pc, #16]	; (80036e4 <HAL_IncTick+0x24>)
 80036d2:	6013      	str	r3, [r2, #0]
}
 80036d4:	bf00      	nop
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	20000110 	.word	0x20000110
 80036e4:	200187b8 	.word	0x200187b8

080036e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  return uwTick;
 80036ec:	4b03      	ldr	r3, [pc, #12]	; (80036fc <HAL_GetTick+0x14>)
 80036ee:	681b      	ldr	r3, [r3, #0]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	200187b8 	.word	0x200187b8

08003700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003708:	f7ff ffee 	bl	80036e8 <HAL_GetTick>
 800370c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003718:	d005      	beq.n	8003726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800371a:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <HAL_Delay+0x44>)
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4413      	add	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003726:	bf00      	nop
 8003728:	f7ff ffde 	bl	80036e8 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	429a      	cmp	r2, r3
 8003736:	d8f7      	bhi.n	8003728 <HAL_Delay+0x28>
  {
  }
}
 8003738:	bf00      	nop
 800373a:	bf00      	nop
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	20000110 	.word	0x20000110

08003748 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003750:	2300      	movs	r3, #0
 8003752:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e031      	b.n	80037c2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	2b00      	cmp	r3, #0
 8003764:	d109      	bne.n	800377a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7fd f9f8 	bl	8000b5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b00      	cmp	r3, #0
 8003784:	d116      	bne.n	80037b4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800378a:	4b10      	ldr	r3, [pc, #64]	; (80037cc <HAL_ADC_Init+0x84>)
 800378c:	4013      	ands	r3, r2
 800378e:	f043 0202 	orr.w	r2, r3, #2
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 fbb8 	bl	8003f0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a6:	f023 0303 	bic.w	r3, r3, #3
 80037aa:	f043 0201 	orr.w	r2, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	641a      	str	r2, [r3, #64]	; 0x40
 80037b2:	e001      	b.n	80037b8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80037c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	ffffeefd 	.word	0xffffeefd

080037d0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_ADC_Start_IT+0x1a>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e0b5      	b.n	8003956 <HAL_ADC_Start_IT+0x186>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d018      	beq.n	8003832 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0201 	orr.w	r2, r2, #1
 800380e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003810:	4b54      	ldr	r3, [pc, #336]	; (8003964 <HAL_ADC_Start_IT+0x194>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a54      	ldr	r2, [pc, #336]	; (8003968 <HAL_ADC_Start_IT+0x198>)
 8003816:	fba2 2303 	umull	r2, r3, r2, r3
 800381a:	0c9a      	lsrs	r2, r3, #18
 800381c:	4613      	mov	r3, r2
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	4413      	add	r3, r2
 8003822:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003824:	e002      	b.n	800382c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	3b01      	subs	r3, #1
 800382a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1f9      	bne.n	8003826 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b01      	cmp	r3, #1
 800383e:	d17d      	bne.n	800393c <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003844:	4b49      	ldr	r3, [pc, #292]	; (800396c <HAL_ADC_Start_IT+0x19c>)
 8003846:	4013      	ands	r3, r2
 8003848:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385a:	2b00      	cmp	r3, #0
 800385c:	d007      	beq.n	800386e <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003866:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003872:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800387a:	d106      	bne.n	800388a <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003880:	f023 0206 	bic.w	r2, r3, #6
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	645a      	str	r2, [r3, #68]	; 0x44
 8003888:	e002      	b.n	8003890 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80038a0:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6859      	ldr	r1, [r3, #4]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b30      	ldr	r3, [pc, #192]	; (8003970 <HAL_ADC_Start_IT+0x1a0>)
 80038ae:	430b      	orrs	r3, r1
 80038b0:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80038b2:	4b30      	ldr	r3, [pc, #192]	; (8003974 <HAL_ADC_Start_IT+0x1a4>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f003 031f 	and.w	r3, r3, #31
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10f      	bne.n	80038de <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d143      	bne.n	8003954 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689a      	ldr	r2, [r3, #8]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038da:	609a      	str	r2, [r3, #8]
 80038dc:	e03a      	b.n	8003954 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a25      	ldr	r2, [pc, #148]	; (8003978 <HAL_ADC_Start_IT+0x1a8>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d10e      	bne.n	8003906 <HAL_ADC_Start_IT+0x136>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d107      	bne.n	8003906 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003904:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003906:	4b1b      	ldr	r3, [pc, #108]	; (8003974 <HAL_ADC_Start_IT+0x1a4>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f003 0310 	and.w	r3, r3, #16
 800390e:	2b00      	cmp	r3, #0
 8003910:	d120      	bne.n	8003954 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a19      	ldr	r2, [pc, #100]	; (800397c <HAL_ADC_Start_IT+0x1ac>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d11b      	bne.n	8003954 <HAL_ADC_Start_IT+0x184>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d114      	bne.n	8003954 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003938:	609a      	str	r2, [r3, #8]
 800393a:	e00b      	b.n	8003954 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	f043 0210 	orr.w	r2, r3, #16
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394c:	f043 0201 	orr.w	r2, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	20000108 	.word	0x20000108
 8003968:	431bde83 	.word	0x431bde83
 800396c:	fffff8fe 	.word	0xfffff8fe
 8003970:	04000020 	.word	0x04000020
 8003974:	40012300 	.word	0x40012300
 8003978:	40012000 	.word	0x40012000
 800397c:	40012200 	.word	0x40012200

08003980 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800398e:	2b01      	cmp	r3, #1
 8003990:	d101      	bne.n	8003996 <HAL_ADC_Stop_IT+0x16>
 8003992:	2302      	movs	r3, #2
 8003994:	e027      	b.n	80039e6 <HAL_ADC_Stop_IT+0x66>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 0201 	bic.w	r2, r2, #1
 80039ac:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d10f      	bne.n	80039dc <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6859      	ldr	r1, [r3, #4]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <HAL_ADC_Stop_IT+0x74>)
 80039c8:	400b      	ands	r3, r1
 80039ca:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039d0:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <HAL_ADC_Stop_IT+0x78>)
 80039d2:	4013      	ands	r3, r2
 80039d4:	f043 0201 	orr.w	r2, r3, #1
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	fbffffdf 	.word	0xfbffffdf
 80039f8:	ffffeefe 	.word	0xffffeefe

080039fc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	f003 0320 	and.w	r3, r3, #32
 8003a2a:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d049      	beq.n	8003ac6 <HAL_ADC_IRQHandler+0xca>
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d046      	beq.n	8003ac6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d105      	bne.n	8003a50 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a48:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d12b      	bne.n	8003ab6 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d127      	bne.n	8003ab6 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d006      	beq.n	8003a82 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d119      	bne.n	8003ab6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0220 	bic.w	r2, r2, #32
 8003a90:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d105      	bne.n	8003ab6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f043 0201 	orr.w	r2, r3, #1
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fd f92a 	bl	8000d10 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f06f 0212 	mvn.w	r2, #18
 8003ac4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f003 0304 	and.w	r3, r3, #4
 8003acc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d057      	beq.n	8003b8c <HAL_ADC_IRQHandler+0x190>
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d054      	beq.n	8003b8c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	f003 0310 	and.w	r3, r3, #16
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d105      	bne.n	8003afa <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d139      	bne.n	8003b7c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d006      	beq.n	8003b24 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d12b      	bne.n	8003b7c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d124      	bne.n	8003b7c <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d11d      	bne.n	8003b7c <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d119      	bne.n	8003b7c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b56:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d105      	bne.n	8003b7c <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b74:	f043 0201 	orr.w	r2, r3, #1
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 fabf 	bl	8004100 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f06f 020c 	mvn.w	r2, #12
 8003b8a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b9a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d017      	beq.n	8003bd2 <HAL_ADC_IRQHandler+0x1d6>
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d014      	beq.n	8003bd2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d10d      	bne.n	8003bd2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f837 	bl	8003c36 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f06f 0201 	mvn.w	r2, #1
 8003bd0:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f003 0320 	and.w	r3, r3, #32
 8003bd8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003be0:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d015      	beq.n	8003c14 <HAL_ADC_IRQHandler+0x218>
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d012      	beq.n	8003c14 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	f043 0202 	orr.w	r2, r3, #2
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f06f 0220 	mvn.w	r2, #32
 8003c02:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f820 	bl	8003c4a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f06f 0220 	mvn.w	r2, #32
 8003c12:	601a      	str	r2, [r3, #0]
  }
}
 8003c14:	bf00      	nop
 8003c16:	3718      	adds	r7, #24
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
	...

08003c60 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d101      	bne.n	8003c7c <HAL_ADC_ConfigChannel+0x1c>
 8003c78:	2302      	movs	r3, #2
 8003c7a:	e136      	b.n	8003eea <HAL_ADC_ConfigChannel+0x28a>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b09      	cmp	r3, #9
 8003c8a:	d93a      	bls.n	8003d02 <HAL_ADC_ConfigChannel+0xa2>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c94:	d035      	beq.n	8003d02 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68d9      	ldr	r1, [r3, #12]
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	005b      	lsls	r3, r3, #1
 8003ca8:	4413      	add	r3, r2
 8003caa:	3b1e      	subs	r3, #30
 8003cac:	2207      	movs	r2, #7
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	43da      	mvns	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	400a      	ands	r2, r1
 8003cba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a8d      	ldr	r2, [pc, #564]	; (8003ef8 <HAL_ADC_ConfigChannel+0x298>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d10a      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68d9      	ldr	r1, [r3, #12]
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	061a      	lsls	r2, r3, #24
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cda:	e035      	b.n	8003d48 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68d9      	ldr	r1, [r3, #12]
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	4618      	mov	r0, r3
 8003cee:	4603      	mov	r3, r0
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	4403      	add	r3, r0
 8003cf4:	3b1e      	subs	r3, #30
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d00:	e022      	b.n	8003d48 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6919      	ldr	r1, [r3, #16]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4613      	mov	r3, r2
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	4413      	add	r3, r2
 8003d16:	2207      	movs	r2, #7
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	43da      	mvns	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	400a      	ands	r2, r1
 8003d24:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6919      	ldr	r1, [r3, #16]
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	4618      	mov	r0, r3
 8003d38:	4603      	mov	r3, r0
 8003d3a:	005b      	lsls	r3, r3, #1
 8003d3c:	4403      	add	r3, r0
 8003d3e:	409a      	lsls	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2b06      	cmp	r3, #6
 8003d4e:	d824      	bhi.n	8003d9a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	3b05      	subs	r3, #5
 8003d62:	221f      	movs	r2, #31
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	43da      	mvns	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	400a      	ands	r2, r1
 8003d70:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	4618      	mov	r0, r3
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	4613      	mov	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4413      	add	r3, r2
 8003d8a:	3b05      	subs	r3, #5
 8003d8c:	fa00 f203 	lsl.w	r2, r0, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	635a      	str	r2, [r3, #52]	; 0x34
 8003d98:	e04c      	b.n	8003e34 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b0c      	cmp	r3, #12
 8003da0:	d824      	bhi.n	8003dec <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4413      	add	r3, r2
 8003db2:	3b23      	subs	r3, #35	; 0x23
 8003db4:	221f      	movs	r2, #31
 8003db6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dba:	43da      	mvns	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	400a      	ands	r2, r1
 8003dc2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	3b23      	subs	r3, #35	; 0x23
 8003dde:	fa00 f203 	lsl.w	r2, r0, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	631a      	str	r2, [r3, #48]	; 0x30
 8003dea:	e023      	b.n	8003e34 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	685a      	ldr	r2, [r3, #4]
 8003df6:	4613      	mov	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	4413      	add	r3, r2
 8003dfc:	3b41      	subs	r3, #65	; 0x41
 8003dfe:	221f      	movs	r2, #31
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43da      	mvns	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	400a      	ands	r2, r1
 8003e0c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	4613      	mov	r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	4413      	add	r3, r2
 8003e26:	3b41      	subs	r3, #65	; 0x41
 8003e28:	fa00 f203 	lsl.w	r2, r0, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	430a      	orrs	r2, r1
 8003e32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a30      	ldr	r2, [pc, #192]	; (8003efc <HAL_ADC_ConfigChannel+0x29c>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d10a      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x1f4>
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e46:	d105      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003e48:	4b2d      	ldr	r3, [pc, #180]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	4a2c      	ldr	r2, [pc, #176]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003e4e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003e52:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a28      	ldr	r2, [pc, #160]	; (8003efc <HAL_ADC_ConfigChannel+0x29c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d10f      	bne.n	8003e7e <HAL_ADC_ConfigChannel+0x21e>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2b12      	cmp	r3, #18
 8003e64:	d10b      	bne.n	8003e7e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003e66:	4b26      	ldr	r3, [pc, #152]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	4a25      	ldr	r2, [pc, #148]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003e6c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003e70:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003e72:	4b23      	ldr	r3, [pc, #140]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	4a22      	ldr	r2, [pc, #136]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003e78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e7c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a1e      	ldr	r2, [pc, #120]	; (8003efc <HAL_ADC_ConfigChannel+0x29c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d12b      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x280>
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a1a      	ldr	r2, [pc, #104]	; (8003ef8 <HAL_ADC_ConfigChannel+0x298>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d003      	beq.n	8003e9a <HAL_ADC_ConfigChannel+0x23a>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2b11      	cmp	r3, #17
 8003e98:	d122      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003e9a:	4b19      	ldr	r3, [pc, #100]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	4a18      	ldr	r2, [pc, #96]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003ea0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003ea4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003ea6:	4b16      	ldr	r3, [pc, #88]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	4a15      	ldr	r2, [pc, #84]	; (8003f00 <HAL_ADC_ConfigChannel+0x2a0>)
 8003eac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003eb0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a10      	ldr	r2, [pc, #64]	; (8003ef8 <HAL_ADC_ConfigChannel+0x298>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d111      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003ebc:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <HAL_ADC_ConfigChannel+0x2a4>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a11      	ldr	r2, [pc, #68]	; (8003f08 <HAL_ADC_ConfigChannel+0x2a8>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	0c9a      	lsrs	r2, r3, #18
 8003ec8:	4613      	mov	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4413      	add	r3, r2
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003ed2:	e002      	b.n	8003eda <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1f9      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	10000012 	.word	0x10000012
 8003efc:	40012000 	.word	0x40012000
 8003f00:	40012300 	.word	0x40012300
 8003f04:	20000108 	.word	0x20000108
 8003f08:	431bde83 	.word	0x431bde83

08003f0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003f14:	4b78      	ldr	r3, [pc, #480]	; (80040f8 <ADC_Init+0x1ec>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	4a77      	ldr	r2, [pc, #476]	; (80040f8 <ADC_Init+0x1ec>)
 8003f1a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003f1e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003f20:	4b75      	ldr	r3, [pc, #468]	; (80040f8 <ADC_Init+0x1ec>)
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	4973      	ldr	r1, [pc, #460]	; (80040f8 <ADC_Init+0x1ec>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685a      	ldr	r2, [r3, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	6859      	ldr	r1, [r3, #4]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	021a      	lsls	r2, r3, #8
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	430a      	orrs	r2, r1
 8003f50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003f60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	6859      	ldr	r1, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	430a      	orrs	r2, r1
 8003f72:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	689a      	ldr	r2, [r3, #8]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6899      	ldr	r1, [r3, #8]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f9a:	4a58      	ldr	r2, [pc, #352]	; (80040fc <ADC_Init+0x1f0>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d022      	beq.n	8003fe6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003fae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6899      	ldr	r1, [r3, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003fd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	6899      	ldr	r1, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	609a      	str	r2, [r3, #8]
 8003fe4:	e00f      	b.n	8004006 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ff4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689a      	ldr	r2, [r3, #8]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004004:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	689a      	ldr	r2, [r3, #8]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0202 	bic.w	r2, r2, #2
 8004014:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	6899      	ldr	r1, [r3, #8]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	005a      	lsls	r2, r3, #1
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	430a      	orrs	r2, r1
 8004028:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d01b      	beq.n	800406c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	685a      	ldr	r2, [r3, #4]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004042:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	685a      	ldr	r2, [r3, #4]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004052:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	6859      	ldr	r1, [r3, #4]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	3b01      	subs	r3, #1
 8004060:	035a      	lsls	r2, r3, #13
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	e007      	b.n	800407c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800407a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800408a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	3b01      	subs	r3, #1
 8004098:	051a      	lsls	r2, r3, #20
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80040b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6899      	ldr	r1, [r3, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80040be:	025a      	lsls	r2, r3, #9
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	689a      	ldr	r2, [r3, #8]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6899      	ldr	r1, [r3, #8]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	029a      	lsls	r2, r3, #10
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	609a      	str	r2, [r3, #8]
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	40012300 	.word	0x40012300
 80040fc:	0f000001 	.word	0x0f000001

08004100 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004124:	4b0b      	ldr	r3, [pc, #44]	; (8004154 <__NVIC_SetPriorityGrouping+0x40>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004130:	4013      	ands	r3, r2
 8004132:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800413c:	4b06      	ldr	r3, [pc, #24]	; (8004158 <__NVIC_SetPriorityGrouping+0x44>)
 800413e:	4313      	orrs	r3, r2
 8004140:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004142:	4a04      	ldr	r2, [pc, #16]	; (8004154 <__NVIC_SetPriorityGrouping+0x40>)
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	60d3      	str	r3, [r2, #12]
}
 8004148:	bf00      	nop
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	e000ed00 	.word	0xe000ed00
 8004158:	05fa0000 	.word	0x05fa0000

0800415c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004160:	4b04      	ldr	r3, [pc, #16]	; (8004174 <__NVIC_GetPriorityGrouping+0x18>)
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	0a1b      	lsrs	r3, r3, #8
 8004166:	f003 0307 	and.w	r3, r3, #7
}
 800416a:	4618      	mov	r0, r3
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	e000ed00 	.word	0xe000ed00

08004178 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	4603      	mov	r3, r0
 8004180:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004186:	2b00      	cmp	r3, #0
 8004188:	db0b      	blt.n	80041a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800418a:	79fb      	ldrb	r3, [r7, #7]
 800418c:	f003 021f 	and.w	r2, r3, #31
 8004190:	4907      	ldr	r1, [pc, #28]	; (80041b0 <__NVIC_EnableIRQ+0x38>)
 8004192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	2001      	movs	r0, #1
 800419a:	fa00 f202 	lsl.w	r2, r0, r2
 800419e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	e000e100 	.word	0xe000e100

080041b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	4603      	mov	r3, r0
 80041bc:	6039      	str	r1, [r7, #0]
 80041be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	db0a      	blt.n	80041de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	490c      	ldr	r1, [pc, #48]	; (8004200 <__NVIC_SetPriority+0x4c>)
 80041ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d2:	0112      	lsls	r2, r2, #4
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	440b      	add	r3, r1
 80041d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041dc:	e00a      	b.n	80041f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	4908      	ldr	r1, [pc, #32]	; (8004204 <__NVIC_SetPriority+0x50>)
 80041e4:	79fb      	ldrb	r3, [r7, #7]
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	3b04      	subs	r3, #4
 80041ec:	0112      	lsls	r2, r2, #4
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	440b      	add	r3, r1
 80041f2:	761a      	strb	r2, [r3, #24]
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	e000e100 	.word	0xe000e100
 8004204:	e000ed00 	.word	0xe000ed00

08004208 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004208:	b480      	push	{r7}
 800420a:	b089      	sub	sp, #36	; 0x24
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f1c3 0307 	rsb	r3, r3, #7
 8004222:	2b04      	cmp	r3, #4
 8004224:	bf28      	it	cs
 8004226:	2304      	movcs	r3, #4
 8004228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	3304      	adds	r3, #4
 800422e:	2b06      	cmp	r3, #6
 8004230:	d902      	bls.n	8004238 <NVIC_EncodePriority+0x30>
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	3b03      	subs	r3, #3
 8004236:	e000      	b.n	800423a <NVIC_EncodePriority+0x32>
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800423c:	f04f 32ff 	mov.w	r2, #4294967295
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43da      	mvns	r2, r3
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	401a      	ands	r2, r3
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004250:	f04f 31ff 	mov.w	r1, #4294967295
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	fa01 f303 	lsl.w	r3, r1, r3
 800425a:	43d9      	mvns	r1, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004260:	4313      	orrs	r3, r2
         );
}
 8004262:	4618      	mov	r0, r3
 8004264:	3724      	adds	r7, #36	; 0x24
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
	...

08004270 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	3b01      	subs	r3, #1
 800427c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004280:	d301      	bcc.n	8004286 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004282:	2301      	movs	r3, #1
 8004284:	e00f      	b.n	80042a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004286:	4a0a      	ldr	r2, [pc, #40]	; (80042b0 <SysTick_Config+0x40>)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3b01      	subs	r3, #1
 800428c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800428e:	210f      	movs	r1, #15
 8004290:	f04f 30ff 	mov.w	r0, #4294967295
 8004294:	f7ff ff8e 	bl	80041b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004298:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <SysTick_Config+0x40>)
 800429a:	2200      	movs	r2, #0
 800429c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800429e:	4b04      	ldr	r3, [pc, #16]	; (80042b0 <SysTick_Config+0x40>)
 80042a0:	2207      	movs	r2, #7
 80042a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	e000e010 	.word	0xe000e010

080042b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f7ff ff29 	bl	8004114 <__NVIC_SetPriorityGrouping>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b086      	sub	sp, #24
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	4603      	mov	r3, r0
 80042d2:	60b9      	str	r1, [r7, #8]
 80042d4:	607a      	str	r2, [r7, #4]
 80042d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042dc:	f7ff ff3e 	bl	800415c <__NVIC_GetPriorityGrouping>
 80042e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	68b9      	ldr	r1, [r7, #8]
 80042e6:	6978      	ldr	r0, [r7, #20]
 80042e8:	f7ff ff8e 	bl	8004208 <NVIC_EncodePriority>
 80042ec:	4602      	mov	r2, r0
 80042ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042f2:	4611      	mov	r1, r2
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7ff ff5d 	bl	80041b4 <__NVIC_SetPriority>
}
 80042fa:	bf00      	nop
 80042fc:	3718      	adds	r7, #24
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b082      	sub	sp, #8
 8004306:	af00      	add	r7, sp, #0
 8004308:	4603      	mov	r3, r0
 800430a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800430c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff ff31 	bl	8004178 <__NVIC_EnableIRQ>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b082      	sub	sp, #8
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff ffa2 	bl	8004270 <SysTick_Config>
 800432c:	4603      	mov	r3, r0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004336:	b580      	push	{r7, lr}
 8004338:	b082      	sub	sp, #8
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e014      	b.n	8004372 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	791b      	ldrb	r3, [r3, #4]
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d105      	bne.n	800435e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7fe fa91 	bl	8002880 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2202      	movs	r2, #2
 8004362:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3708      	adds	r7, #8
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	795b      	ldrb	r3, [r3, #5]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d101      	bne.n	8004390 <HAL_DAC_Start+0x16>
 800438c:	2302      	movs	r3, #2
 800438e:	e040      	b.n	8004412 <HAL_DAC_Start+0x98>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2202      	movs	r2, #2
 800439a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	f003 0310 	and.w	r3, r3, #16
 80043a8:	2201      	movs	r2, #1
 80043aa:	409a      	lsls	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10f      	bne.n	80043da <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80043c4:	2b3c      	cmp	r3, #60	; 0x3c
 80043c6:	d11d      	bne.n	8004404 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f042 0201 	orr.w	r2, r2, #1
 80043d6:	605a      	str	r2, [r3, #4]
 80043d8:	e014      	b.n	8004404 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	f003 0310 	and.w	r3, r3, #16
 80043ea:	213c      	movs	r1, #60	; 0x3c
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d107      	bne.n	8004404 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0202 	orr.w	r2, r2, #2
 8004402:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800441e:	b480      	push	{r7}
 8004420:	b087      	sub	sp, #28
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	607a      	str	r2, [r7, #4]
 800442a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800442c:	2300      	movs	r3, #0
 800442e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d105      	bne.n	8004448 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4413      	add	r3, r2
 8004442:	3308      	adds	r3, #8
 8004444:	617b      	str	r3, [r7, #20]
 8004446:	e004      	b.n	8004452 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4413      	add	r3, r2
 800444e:	3314      	adds	r3, #20
 8004450:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	461a      	mov	r2, r3
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	371c      	adds	r7, #28
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	795b      	ldrb	r3, [r3, #5]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <HAL_DAC_ConfigChannel+0x18>
 800447c:	2302      	movs	r3, #2
 800447e:	e03c      	b.n	80044fa <HAL_DAC_ConfigChannel+0x92>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2201      	movs	r2, #1
 8004484:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2202      	movs	r2, #2
 800448a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f003 0310 	and.w	r3, r3, #16
 800449a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	43db      	mvns	r3, r3
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	4013      	ands	r3, r2
 80044a8:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f003 0310 	and.w	r3, r3, #16
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6819      	ldr	r1, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f003 0310 	and.w	r3, r3, #16
 80044dc:	22c0      	movs	r2, #192	; 0xc0
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	43da      	mvns	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	400a      	ands	r2, r1
 80044ea:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2201      	movs	r2, #1
 80044f0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	371c      	adds	r7, #28
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004512:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004514:	f7ff f8e8 	bl	80036e8 <HAL_GetTick>
 8004518:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d008      	beq.n	8004538 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2280      	movs	r2, #128	; 0x80
 800452a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e052      	b.n	80045de <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0216 	bic.w	r2, r2, #22
 8004546:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004556:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	2b00      	cmp	r3, #0
 800455e:	d103      	bne.n	8004568 <HAL_DMA_Abort+0x62>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004564:	2b00      	cmp	r3, #0
 8004566:	d007      	beq.n	8004578 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 0208 	bic.w	r2, r2, #8
 8004576:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 0201 	bic.w	r2, r2, #1
 8004586:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004588:	e013      	b.n	80045b2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800458a:	f7ff f8ad 	bl	80036e8 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b05      	cmp	r3, #5
 8004596:	d90c      	bls.n	80045b2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2220      	movs	r2, #32
 800459c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2203      	movs	r2, #3
 80045a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e015      	b.n	80045de <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1e4      	bne.n	800458a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c4:	223f      	movs	r2, #63	; 0x3f
 80045c6:	409a      	lsls	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b083      	sub	sp, #12
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d004      	beq.n	8004604 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2280      	movs	r2, #128	; 0x80
 80045fe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e00c      	b.n	800461e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2205      	movs	r2, #5
 8004608:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0201 	bic.w	r2, r2, #1
 800461a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
	...

0800462c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800462c:	b480      	push	{r7}
 800462e:	b089      	sub	sp, #36	; 0x24
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004636:	2300      	movs	r3, #0
 8004638:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800463a:	2300      	movs	r3, #0
 800463c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800463e:	2300      	movs	r3, #0
 8004640:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004642:	2300      	movs	r3, #0
 8004644:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004646:	2300      	movs	r3, #0
 8004648:	61fb      	str	r3, [r7, #28]
 800464a:	e175      	b.n	8004938 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800464c:	2201      	movs	r2, #1
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	4013      	ands	r3, r2
 800465e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	429a      	cmp	r2, r3
 8004666:	f040 8164 	bne.w	8004932 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f003 0303 	and.w	r3, r3, #3
 8004672:	2b01      	cmp	r3, #1
 8004674:	d005      	beq.n	8004682 <HAL_GPIO_Init+0x56>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d130      	bne.n	80046e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	2203      	movs	r2, #3
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43db      	mvns	r3, r3
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	4013      	ands	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	68da      	ldr	r2, [r3, #12]
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	005b      	lsls	r3, r3, #1
 80046a2:	fa02 f303 	lsl.w	r3, r2, r3
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	69ba      	ldr	r2, [r7, #24]
 80046b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046b8:	2201      	movs	r2, #1
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	fa02 f303 	lsl.w	r3, r2, r3
 80046c0:	43db      	mvns	r3, r3
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4013      	ands	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	091b      	lsrs	r3, r3, #4
 80046ce:	f003 0201 	and.w	r2, r3, #1
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	fa02 f303 	lsl.w	r3, r2, r3
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	4313      	orrs	r3, r2
 80046dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f003 0303 	and.w	r3, r3, #3
 80046ec:	2b03      	cmp	r3, #3
 80046ee:	d017      	beq.n	8004720 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	2203      	movs	r2, #3
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	43db      	mvns	r3, r3
 8004702:	69ba      	ldr	r2, [r7, #24]
 8004704:	4013      	ands	r3, r2
 8004706:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	689a      	ldr	r2, [r3, #8]
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	005b      	lsls	r3, r3, #1
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4313      	orrs	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 0303 	and.w	r3, r3, #3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d123      	bne.n	8004774 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	08da      	lsrs	r2, r3, #3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	3208      	adds	r2, #8
 8004734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	f003 0307 	and.w	r3, r3, #7
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	220f      	movs	r2, #15
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	43db      	mvns	r3, r3
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	4013      	ands	r3, r2
 800474e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	691a      	ldr	r2, [r3, #16]
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	f003 0307 	and.w	r3, r3, #7
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	4313      	orrs	r3, r2
 8004764:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	08da      	lsrs	r2, r3, #3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	3208      	adds	r2, #8
 800476e:	69b9      	ldr	r1, [r7, #24]
 8004770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	2203      	movs	r2, #3
 8004780:	fa02 f303 	lsl.w	r3, r2, r3
 8004784:	43db      	mvns	r3, r3
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	4013      	ands	r3, r2
 800478a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 0203 	and.w	r2, r3, #3
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	4313      	orrs	r3, r2
 80047a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80be 	beq.w	8004932 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047b6:	4b66      	ldr	r3, [pc, #408]	; (8004950 <HAL_GPIO_Init+0x324>)
 80047b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ba:	4a65      	ldr	r2, [pc, #404]	; (8004950 <HAL_GPIO_Init+0x324>)
 80047bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047c0:	6453      	str	r3, [r2, #68]	; 0x44
 80047c2:	4b63      	ldr	r3, [pc, #396]	; (8004950 <HAL_GPIO_Init+0x324>)
 80047c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047ca:	60fb      	str	r3, [r7, #12]
 80047cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80047ce:	4a61      	ldr	r2, [pc, #388]	; (8004954 <HAL_GPIO_Init+0x328>)
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	089b      	lsrs	r3, r3, #2
 80047d4:	3302      	adds	r3, #2
 80047d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	220f      	movs	r2, #15
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	43db      	mvns	r3, r3
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	4013      	ands	r3, r2
 80047f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a58      	ldr	r2, [pc, #352]	; (8004958 <HAL_GPIO_Init+0x32c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d037      	beq.n	800486a <HAL_GPIO_Init+0x23e>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a57      	ldr	r2, [pc, #348]	; (800495c <HAL_GPIO_Init+0x330>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d031      	beq.n	8004866 <HAL_GPIO_Init+0x23a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a56      	ldr	r2, [pc, #344]	; (8004960 <HAL_GPIO_Init+0x334>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d02b      	beq.n	8004862 <HAL_GPIO_Init+0x236>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a55      	ldr	r2, [pc, #340]	; (8004964 <HAL_GPIO_Init+0x338>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d025      	beq.n	800485e <HAL_GPIO_Init+0x232>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a54      	ldr	r2, [pc, #336]	; (8004968 <HAL_GPIO_Init+0x33c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d01f      	beq.n	800485a <HAL_GPIO_Init+0x22e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a53      	ldr	r2, [pc, #332]	; (800496c <HAL_GPIO_Init+0x340>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d019      	beq.n	8004856 <HAL_GPIO_Init+0x22a>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a52      	ldr	r2, [pc, #328]	; (8004970 <HAL_GPIO_Init+0x344>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d013      	beq.n	8004852 <HAL_GPIO_Init+0x226>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a51      	ldr	r2, [pc, #324]	; (8004974 <HAL_GPIO_Init+0x348>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d00d      	beq.n	800484e <HAL_GPIO_Init+0x222>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a50      	ldr	r2, [pc, #320]	; (8004978 <HAL_GPIO_Init+0x34c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d007      	beq.n	800484a <HAL_GPIO_Init+0x21e>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a4f      	ldr	r2, [pc, #316]	; (800497c <HAL_GPIO_Init+0x350>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d101      	bne.n	8004846 <HAL_GPIO_Init+0x21a>
 8004842:	2309      	movs	r3, #9
 8004844:	e012      	b.n	800486c <HAL_GPIO_Init+0x240>
 8004846:	230a      	movs	r3, #10
 8004848:	e010      	b.n	800486c <HAL_GPIO_Init+0x240>
 800484a:	2308      	movs	r3, #8
 800484c:	e00e      	b.n	800486c <HAL_GPIO_Init+0x240>
 800484e:	2307      	movs	r3, #7
 8004850:	e00c      	b.n	800486c <HAL_GPIO_Init+0x240>
 8004852:	2306      	movs	r3, #6
 8004854:	e00a      	b.n	800486c <HAL_GPIO_Init+0x240>
 8004856:	2305      	movs	r3, #5
 8004858:	e008      	b.n	800486c <HAL_GPIO_Init+0x240>
 800485a:	2304      	movs	r3, #4
 800485c:	e006      	b.n	800486c <HAL_GPIO_Init+0x240>
 800485e:	2303      	movs	r3, #3
 8004860:	e004      	b.n	800486c <HAL_GPIO_Init+0x240>
 8004862:	2302      	movs	r3, #2
 8004864:	e002      	b.n	800486c <HAL_GPIO_Init+0x240>
 8004866:	2301      	movs	r3, #1
 8004868:	e000      	b.n	800486c <HAL_GPIO_Init+0x240>
 800486a:	2300      	movs	r3, #0
 800486c:	69fa      	ldr	r2, [r7, #28]
 800486e:	f002 0203 	and.w	r2, r2, #3
 8004872:	0092      	lsls	r2, r2, #2
 8004874:	4093      	lsls	r3, r2
 8004876:	69ba      	ldr	r2, [r7, #24]
 8004878:	4313      	orrs	r3, r2
 800487a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800487c:	4935      	ldr	r1, [pc, #212]	; (8004954 <HAL_GPIO_Init+0x328>)
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	089b      	lsrs	r3, r3, #2
 8004882:	3302      	adds	r3, #2
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800488a:	4b3d      	ldr	r3, [pc, #244]	; (8004980 <HAL_GPIO_Init+0x354>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	43db      	mvns	r3, r3
 8004894:	69ba      	ldr	r2, [r7, #24]
 8004896:	4013      	ands	r3, r2
 8004898:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048ae:	4a34      	ldr	r2, [pc, #208]	; (8004980 <HAL_GPIO_Init+0x354>)
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048b4:	4b32      	ldr	r3, [pc, #200]	; (8004980 <HAL_GPIO_Init+0x354>)
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	43db      	mvns	r3, r3
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	4013      	ands	r3, r2
 80048c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d003      	beq.n	80048d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048d8:	4a29      	ldr	r2, [pc, #164]	; (8004980 <HAL_GPIO_Init+0x354>)
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048de:	4b28      	ldr	r3, [pc, #160]	; (8004980 <HAL_GPIO_Init+0x354>)
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	43db      	mvns	r3, r3
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	4013      	ands	r3, r2
 80048ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	4313      	orrs	r3, r2
 8004900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004902:	4a1f      	ldr	r2, [pc, #124]	; (8004980 <HAL_GPIO_Init+0x354>)
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004908:	4b1d      	ldr	r3, [pc, #116]	; (8004980 <HAL_GPIO_Init+0x354>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	43db      	mvns	r3, r3
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	4013      	ands	r3, r2
 8004916:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	4313      	orrs	r3, r2
 800492a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800492c:	4a14      	ldr	r2, [pc, #80]	; (8004980 <HAL_GPIO_Init+0x354>)
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	3301      	adds	r3, #1
 8004936:	61fb      	str	r3, [r7, #28]
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	2b0f      	cmp	r3, #15
 800493c:	f67f ae86 	bls.w	800464c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004940:	bf00      	nop
 8004942:	bf00      	nop
 8004944:	3724      	adds	r7, #36	; 0x24
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40023800 	.word	0x40023800
 8004954:	40013800 	.word	0x40013800
 8004958:	40020000 	.word	0x40020000
 800495c:	40020400 	.word	0x40020400
 8004960:	40020800 	.word	0x40020800
 8004964:	40020c00 	.word	0x40020c00
 8004968:	40021000 	.word	0x40021000
 800496c:	40021400 	.word	0x40021400
 8004970:	40021800 	.word	0x40021800
 8004974:	40021c00 	.word	0x40021c00
 8004978:	40022000 	.word	0x40022000
 800497c:	40022400 	.word	0x40022400
 8004980:	40013c00 	.word	0x40013c00

08004984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	460b      	mov	r3, r1
 800498e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691a      	ldr	r2, [r3, #16]
 8004994:	887b      	ldrh	r3, [r7, #2]
 8004996:	4013      	ands	r3, r2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d002      	beq.n	80049a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800499c:	2301      	movs	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
 80049a0:	e001      	b.n	80049a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049a2:	2300      	movs	r3, #0
 80049a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	807b      	strh	r3, [r7, #2]
 80049c0:	4613      	mov	r3, r2
 80049c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049c4:	787b      	ldrb	r3, [r7, #1]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049ca:	887a      	ldrh	r2, [r7, #2]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80049d0:	e003      	b.n	80049da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80049d2:	887b      	ldrh	r3, [r7, #2]
 80049d4:	041a      	lsls	r2, r3, #16
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	619a      	str	r2, [r3, #24]
}
 80049da:	bf00      	nop
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b085      	sub	sp, #20
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
 80049ee:	460b      	mov	r3, r1
 80049f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80049f8:	887a      	ldrh	r2, [r7, #2]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4013      	ands	r3, r2
 80049fe:	041a      	lsls	r2, r3, #16
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	43d9      	mvns	r1, r3
 8004a04:	887b      	ldrh	r3, [r7, #2]
 8004a06:	400b      	ands	r3, r1
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	619a      	str	r2, [r3, #24]
}
 8004a0e:	bf00      	nop
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
	...

08004a1c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004a22:	2300      	movs	r3, #0
 8004a24:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a26:	4b23      	ldr	r3, [pc, #140]	; (8004ab4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2a:	4a22      	ldr	r2, [pc, #136]	; (8004ab4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a30:	6413      	str	r3, [r2, #64]	; 0x40
 8004a32:	4b20      	ldr	r3, [pc, #128]	; (8004ab4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a3a:	603b      	str	r3, [r7, #0]
 8004a3c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a3e:	4b1e      	ldr	r3, [pc, #120]	; (8004ab8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1d      	ldr	r2, [pc, #116]	; (8004ab8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a48:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a4a:	f7fe fe4d 	bl	80036e8 <HAL_GetTick>
 8004a4e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a50:	e009      	b.n	8004a66 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a52:	f7fe fe49 	bl	80036e8 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a60:	d901      	bls.n	8004a66 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e022      	b.n	8004aac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a66:	4b14      	ldr	r3, [pc, #80]	; (8004ab8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a72:	d1ee      	bne.n	8004a52 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004a74:	4b10      	ldr	r3, [pc, #64]	; (8004ab8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a0f      	ldr	r2, [pc, #60]	; (8004ab8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a7e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a80:	f7fe fe32 	bl	80036e8 <HAL_GetTick>
 8004a84:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a86:	e009      	b.n	8004a9c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a88:	f7fe fe2e 	bl	80036e8 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a96:	d901      	bls.n	8004a9c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e007      	b.n	8004aac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a9c:	4b06      	ldr	r3, [pc, #24]	; (8004ab8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004aa8:	d1ee      	bne.n	8004a88 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3708      	adds	r7, #8
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40023800 	.word	0x40023800
 8004ab8:	40007000 	.word	0x40007000

08004abc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e29b      	b.n	800500a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	f000 8087 	beq.w	8004bee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ae0:	4b96      	ldr	r3, [pc, #600]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f003 030c 	and.w	r3, r3, #12
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d00c      	beq.n	8004b06 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004aec:	4b93      	ldr	r3, [pc, #588]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f003 030c 	and.w	r3, r3, #12
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d112      	bne.n	8004b1e <HAL_RCC_OscConfig+0x62>
 8004af8:	4b90      	ldr	r3, [pc, #576]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b04:	d10b      	bne.n	8004b1e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b06:	4b8d      	ldr	r3, [pc, #564]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d06c      	beq.n	8004bec <HAL_RCC_OscConfig+0x130>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d168      	bne.n	8004bec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e275      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b26:	d106      	bne.n	8004b36 <HAL_RCC_OscConfig+0x7a>
 8004b28:	4b84      	ldr	r3, [pc, #528]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a83      	ldr	r2, [pc, #524]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b32:	6013      	str	r3, [r2, #0]
 8004b34:	e02e      	b.n	8004b94 <HAL_RCC_OscConfig+0xd8>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10c      	bne.n	8004b58 <HAL_RCC_OscConfig+0x9c>
 8004b3e:	4b7f      	ldr	r3, [pc, #508]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a7e      	ldr	r2, [pc, #504]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b48:	6013      	str	r3, [r2, #0]
 8004b4a:	4b7c      	ldr	r3, [pc, #496]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a7b      	ldr	r2, [pc, #492]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	e01d      	b.n	8004b94 <HAL_RCC_OscConfig+0xd8>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b60:	d10c      	bne.n	8004b7c <HAL_RCC_OscConfig+0xc0>
 8004b62:	4b76      	ldr	r3, [pc, #472]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a75      	ldr	r2, [pc, #468]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b6c:	6013      	str	r3, [r2, #0]
 8004b6e:	4b73      	ldr	r3, [pc, #460]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a72      	ldr	r2, [pc, #456]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b78:	6013      	str	r3, [r2, #0]
 8004b7a:	e00b      	b.n	8004b94 <HAL_RCC_OscConfig+0xd8>
 8004b7c:	4b6f      	ldr	r3, [pc, #444]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a6e      	ldr	r2, [pc, #440]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b86:	6013      	str	r3, [r2, #0]
 8004b88:	4b6c      	ldr	r3, [pc, #432]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a6b      	ldr	r2, [pc, #428]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004b8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d013      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9c:	f7fe fda4 	bl	80036e8 <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ba4:	f7fe fda0 	bl	80036e8 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b64      	cmp	r3, #100	; 0x64
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e229      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb6:	4b61      	ldr	r3, [pc, #388]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d0f0      	beq.n	8004ba4 <HAL_RCC_OscConfig+0xe8>
 8004bc2:	e014      	b.n	8004bee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc4:	f7fe fd90 	bl	80036e8 <HAL_GetTick>
 8004bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bcc:	f7fe fd8c 	bl	80036e8 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b64      	cmp	r3, #100	; 0x64
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e215      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bde:	4b57      	ldr	r3, [pc, #348]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1f0      	bne.n	8004bcc <HAL_RCC_OscConfig+0x110>
 8004bea:	e000      	b.n	8004bee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d069      	beq.n	8004cce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bfa:	4b50      	ldr	r3, [pc, #320]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f003 030c 	and.w	r3, r3, #12
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00b      	beq.n	8004c1e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c06:	4b4d      	ldr	r3, [pc, #308]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f003 030c 	and.w	r3, r3, #12
 8004c0e:	2b08      	cmp	r3, #8
 8004c10:	d11c      	bne.n	8004c4c <HAL_RCC_OscConfig+0x190>
 8004c12:	4b4a      	ldr	r3, [pc, #296]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d116      	bne.n	8004c4c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c1e:	4b47      	ldr	r3, [pc, #284]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d005      	beq.n	8004c36 <HAL_RCC_OscConfig+0x17a>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d001      	beq.n	8004c36 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e1e9      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c36:	4b41      	ldr	r3, [pc, #260]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	493d      	ldr	r1, [pc, #244]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c4a:	e040      	b.n	8004cce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d023      	beq.n	8004c9c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c54:	4b39      	ldr	r3, [pc, #228]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a38      	ldr	r2, [pc, #224]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c5a:	f043 0301 	orr.w	r3, r3, #1
 8004c5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c60:	f7fe fd42 	bl	80036e8 <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c68:	f7fe fd3e 	bl	80036e8 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e1c7      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c7a:	4b30      	ldr	r3, [pc, #192]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d0f0      	beq.n	8004c68 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c86:	4b2d      	ldr	r3, [pc, #180]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	00db      	lsls	r3, r3, #3
 8004c94:	4929      	ldr	r1, [pc, #164]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	600b      	str	r3, [r1, #0]
 8004c9a:	e018      	b.n	8004cce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c9c:	4b27      	ldr	r3, [pc, #156]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a26      	ldr	r2, [pc, #152]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004ca2:	f023 0301 	bic.w	r3, r3, #1
 8004ca6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca8:	f7fe fd1e 	bl	80036e8 <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cb0:	f7fe fd1a 	bl	80036e8 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e1a3      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cc2:	4b1e      	ldr	r3, [pc, #120]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1f0      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0308 	and.w	r3, r3, #8
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d038      	beq.n	8004d4c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d019      	beq.n	8004d16 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ce2:	4b16      	ldr	r3, [pc, #88]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004ce4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ce6:	4a15      	ldr	r2, [pc, #84]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004ce8:	f043 0301 	orr.w	r3, r3, #1
 8004cec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cee:	f7fe fcfb 	bl	80036e8 <HAL_GetTick>
 8004cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf4:	e008      	b.n	8004d08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cf6:	f7fe fcf7 	bl	80036e8 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d901      	bls.n	8004d08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e180      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d08:	4b0c      	ldr	r3, [pc, #48]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004d0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d0f0      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x23a>
 8004d14:	e01a      	b.n	8004d4c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d16:	4b09      	ldr	r3, [pc, #36]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d1a:	4a08      	ldr	r2, [pc, #32]	; (8004d3c <HAL_RCC_OscConfig+0x280>)
 8004d1c:	f023 0301 	bic.w	r3, r3, #1
 8004d20:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d22:	f7fe fce1 	bl	80036e8 <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d28:	e00a      	b.n	8004d40 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d2a:	f7fe fcdd 	bl	80036e8 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d903      	bls.n	8004d40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e166      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
 8004d3c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d40:	4b92      	ldr	r3, [pc, #584]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004d42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1ee      	bne.n	8004d2a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0304 	and.w	r3, r3, #4
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f000 80a4 	beq.w	8004ea2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d5a:	4b8c      	ldr	r3, [pc, #560]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10d      	bne.n	8004d82 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d66:	4b89      	ldr	r3, [pc, #548]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6a:	4a88      	ldr	r2, [pc, #544]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d70:	6413      	str	r3, [r2, #64]	; 0x40
 8004d72:	4b86      	ldr	r3, [pc, #536]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d7a:	60bb      	str	r3, [r7, #8]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d82:	4b83      	ldr	r3, [pc, #524]	; (8004f90 <HAL_RCC_OscConfig+0x4d4>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d118      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004d8e:	4b80      	ldr	r3, [pc, #512]	; (8004f90 <HAL_RCC_OscConfig+0x4d4>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a7f      	ldr	r2, [pc, #508]	; (8004f90 <HAL_RCC_OscConfig+0x4d4>)
 8004d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d9a:	f7fe fca5 	bl	80036e8 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004da0:	e008      	b.n	8004db4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da2:	f7fe fca1 	bl	80036e8 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b64      	cmp	r3, #100	; 0x64
 8004dae:	d901      	bls.n	8004db4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e12a      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004db4:	4b76      	ldr	r3, [pc, #472]	; (8004f90 <HAL_RCC_OscConfig+0x4d4>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f0      	beq.n	8004da2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d106      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x31a>
 8004dc8:	4b70      	ldr	r3, [pc, #448]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dcc:	4a6f      	ldr	r2, [pc, #444]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8004dd4:	e02d      	b.n	8004e32 <HAL_RCC_OscConfig+0x376>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x33c>
 8004dde:	4b6b      	ldr	r3, [pc, #428]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de2:	4a6a      	ldr	r2, [pc, #424]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004de4:	f023 0301 	bic.w	r3, r3, #1
 8004de8:	6713      	str	r3, [r2, #112]	; 0x70
 8004dea:	4b68      	ldr	r3, [pc, #416]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dee:	4a67      	ldr	r2, [pc, #412]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004df0:	f023 0304 	bic.w	r3, r3, #4
 8004df4:	6713      	str	r3, [r2, #112]	; 0x70
 8004df6:	e01c      	b.n	8004e32 <HAL_RCC_OscConfig+0x376>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	2b05      	cmp	r3, #5
 8004dfe:	d10c      	bne.n	8004e1a <HAL_RCC_OscConfig+0x35e>
 8004e00:	4b62      	ldr	r3, [pc, #392]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e04:	4a61      	ldr	r2, [pc, #388]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e06:	f043 0304 	orr.w	r3, r3, #4
 8004e0a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e0c:	4b5f      	ldr	r3, [pc, #380]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e10:	4a5e      	ldr	r2, [pc, #376]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e12:	f043 0301 	orr.w	r3, r3, #1
 8004e16:	6713      	str	r3, [r2, #112]	; 0x70
 8004e18:	e00b      	b.n	8004e32 <HAL_RCC_OscConfig+0x376>
 8004e1a:	4b5c      	ldr	r3, [pc, #368]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e1e:	4a5b      	ldr	r2, [pc, #364]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e20:	f023 0301 	bic.w	r3, r3, #1
 8004e24:	6713      	str	r3, [r2, #112]	; 0x70
 8004e26:	4b59      	ldr	r3, [pc, #356]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e2a:	4a58      	ldr	r2, [pc, #352]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e2c:	f023 0304 	bic.w	r3, r3, #4
 8004e30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d015      	beq.n	8004e66 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e3a:	f7fe fc55 	bl	80036e8 <HAL_GetTick>
 8004e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e40:	e00a      	b.n	8004e58 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e42:	f7fe fc51 	bl	80036e8 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d901      	bls.n	8004e58 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e0d8      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e58:	4b4c      	ldr	r3, [pc, #304]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5c:	f003 0302 	and.w	r3, r3, #2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d0ee      	beq.n	8004e42 <HAL_RCC_OscConfig+0x386>
 8004e64:	e014      	b.n	8004e90 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e66:	f7fe fc3f 	bl	80036e8 <HAL_GetTick>
 8004e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e6c:	e00a      	b.n	8004e84 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e6e:	f7fe fc3b 	bl	80036e8 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d901      	bls.n	8004e84 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e0c2      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e84:	4b41      	ldr	r3, [pc, #260]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1ee      	bne.n	8004e6e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e90:	7dfb      	ldrb	r3, [r7, #23]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d105      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e96:	4b3d      	ldr	r3, [pc, #244]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9a:	4a3c      	ldr	r2, [pc, #240]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004e9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ea0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 80ae 	beq.w	8005008 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004eac:	4b37      	ldr	r3, [pc, #220]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f003 030c 	and.w	r3, r3, #12
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d06d      	beq.n	8004f94 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	699b      	ldr	r3, [r3, #24]
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d14b      	bne.n	8004f58 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ec0:	4b32      	ldr	r3, [pc, #200]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a31      	ldr	r2, [pc, #196]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004ec6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ecc:	f7fe fc0c 	bl	80036e8 <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ed2:	e008      	b.n	8004ee6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ed4:	f7fe fc08 	bl	80036e8 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e091      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ee6:	4b29      	ldr	r3, [pc, #164]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1f0      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	69da      	ldr	r2, [r3, #28]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	431a      	orrs	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f00:	019b      	lsls	r3, r3, #6
 8004f02:	431a      	orrs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f08:	085b      	lsrs	r3, r3, #1
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	041b      	lsls	r3, r3, #16
 8004f0e:	431a      	orrs	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f14:	061b      	lsls	r3, r3, #24
 8004f16:	431a      	orrs	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1c:	071b      	lsls	r3, r3, #28
 8004f1e:	491b      	ldr	r1, [pc, #108]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f24:	4b19      	ldr	r3, [pc, #100]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a18      	ldr	r2, [pc, #96]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004f2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f30:	f7fe fbda 	bl	80036e8 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f38:	f7fe fbd6 	bl	80036e8 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e05f      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f4a:	4b10      	ldr	r3, [pc, #64]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0f0      	beq.n	8004f38 <HAL_RCC_OscConfig+0x47c>
 8004f56:	e057      	b.n	8005008 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f58:	4b0c      	ldr	r3, [pc, #48]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a0b      	ldr	r2, [pc, #44]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004f5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f64:	f7fe fbc0 	bl	80036e8 <HAL_GetTick>
 8004f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f6a:	e008      	b.n	8004f7e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f6c:	f7fe fbbc 	bl	80036e8 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e045      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f7e:	4b03      	ldr	r3, [pc, #12]	; (8004f8c <HAL_RCC_OscConfig+0x4d0>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f0      	bne.n	8004f6c <HAL_RCC_OscConfig+0x4b0>
 8004f8a:	e03d      	b.n	8005008 <HAL_RCC_OscConfig+0x54c>
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004f94:	4b1f      	ldr	r3, [pc, #124]	; (8005014 <HAL_RCC_OscConfig+0x558>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d030      	beq.n	8005004 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d129      	bne.n	8005004 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d122      	bne.n	8005004 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004fca:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d119      	bne.n	8005004 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fda:	085b      	lsrs	r3, r3, #1
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d10f      	bne.n	8005004 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fee:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d107      	bne.n	8005004 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffe:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005000:	429a      	cmp	r2, r3
 8005002:	d001      	beq.n	8005008 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e000      	b.n	800500a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3718      	adds	r7, #24
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40023800 	.word	0x40023800

08005018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005022:	2300      	movs	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d101      	bne.n	8005030 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e0d0      	b.n	80051d2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005030:	4b6a      	ldr	r3, [pc, #424]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 030f 	and.w	r3, r3, #15
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	429a      	cmp	r2, r3
 800503c:	d910      	bls.n	8005060 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503e:	4b67      	ldr	r3, [pc, #412]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f023 020f 	bic.w	r2, r3, #15
 8005046:	4965      	ldr	r1, [pc, #404]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800504e:	4b63      	ldr	r3, [pc, #396]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 030f 	and.w	r3, r3, #15
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d001      	beq.n	8005060 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e0b8      	b.n	80051d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0302 	and.w	r3, r3, #2
 8005068:	2b00      	cmp	r3, #0
 800506a:	d020      	beq.n	80050ae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0304 	and.w	r3, r3, #4
 8005074:	2b00      	cmp	r3, #0
 8005076:	d005      	beq.n	8005084 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005078:	4b59      	ldr	r3, [pc, #356]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	4a58      	ldr	r2, [pc, #352]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 800507e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005082:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0308 	and.w	r3, r3, #8
 800508c:	2b00      	cmp	r3, #0
 800508e:	d005      	beq.n	800509c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005090:	4b53      	ldr	r3, [pc, #332]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	4a52      	ldr	r2, [pc, #328]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 8005096:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800509a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800509c:	4b50      	ldr	r3, [pc, #320]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	494d      	ldr	r1, [pc, #308]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d040      	beq.n	800513c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d107      	bne.n	80050d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c2:	4b47      	ldr	r3, [pc, #284]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d115      	bne.n	80050fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e07f      	b.n	80051d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d107      	bne.n	80050ea <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050da:	4b41      	ldr	r3, [pc, #260]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d109      	bne.n	80050fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e073      	b.n	80051d2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050ea:	4b3d      	ldr	r3, [pc, #244]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e06b      	b.n	80051d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050fa:	4b39      	ldr	r3, [pc, #228]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f023 0203 	bic.w	r2, r3, #3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	4936      	ldr	r1, [pc, #216]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 8005108:	4313      	orrs	r3, r2
 800510a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800510c:	f7fe faec 	bl	80036e8 <HAL_GetTick>
 8005110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005112:	e00a      	b.n	800512a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005114:	f7fe fae8 	bl	80036e8 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005122:	4293      	cmp	r3, r2
 8005124:	d901      	bls.n	800512a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e053      	b.n	80051d2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800512a:	4b2d      	ldr	r3, [pc, #180]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 020c 	and.w	r2, r3, #12
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	429a      	cmp	r2, r3
 800513a:	d1eb      	bne.n	8005114 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800513c:	4b27      	ldr	r3, [pc, #156]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 030f 	and.w	r3, r3, #15
 8005144:	683a      	ldr	r2, [r7, #0]
 8005146:	429a      	cmp	r2, r3
 8005148:	d210      	bcs.n	800516c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800514a:	4b24      	ldr	r3, [pc, #144]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f023 020f 	bic.w	r2, r3, #15
 8005152:	4922      	ldr	r1, [pc, #136]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	4313      	orrs	r3, r2
 8005158:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800515a:	4b20      	ldr	r3, [pc, #128]	; (80051dc <HAL_RCC_ClockConfig+0x1c4>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 030f 	and.w	r3, r3, #15
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	429a      	cmp	r2, r3
 8005166:	d001      	beq.n	800516c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e032      	b.n	80051d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0304 	and.w	r3, r3, #4
 8005174:	2b00      	cmp	r3, #0
 8005176:	d008      	beq.n	800518a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005178:	4b19      	ldr	r3, [pc, #100]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	4916      	ldr	r1, [pc, #88]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 8005186:	4313      	orrs	r3, r2
 8005188:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b00      	cmp	r3, #0
 8005194:	d009      	beq.n	80051aa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005196:	4b12      	ldr	r3, [pc, #72]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	00db      	lsls	r3, r3, #3
 80051a4:	490e      	ldr	r1, [pc, #56]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051aa:	f000 f821 	bl	80051f0 <HAL_RCC_GetSysClockFreq>
 80051ae:	4602      	mov	r2, r0
 80051b0:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <HAL_RCC_ClockConfig+0x1c8>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	091b      	lsrs	r3, r3, #4
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	490a      	ldr	r1, [pc, #40]	; (80051e4 <HAL_RCC_ClockConfig+0x1cc>)
 80051bc:	5ccb      	ldrb	r3, [r1, r3]
 80051be:	fa22 f303 	lsr.w	r3, r2, r3
 80051c2:	4a09      	ldr	r2, [pc, #36]	; (80051e8 <HAL_RCC_ClockConfig+0x1d0>)
 80051c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80051c6:	4b09      	ldr	r3, [pc, #36]	; (80051ec <HAL_RCC_ClockConfig+0x1d4>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fe fa48 	bl	8003660 <HAL_InitTick>

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	40023c00 	.word	0x40023c00
 80051e0:	40023800 	.word	0x40023800
 80051e4:	0800e66c 	.word	0x0800e66c
 80051e8:	20000108 	.word	0x20000108
 80051ec:	2000010c 	.word	0x2000010c

080051f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80051f4:	b084      	sub	sp, #16
 80051f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80051f8:	2300      	movs	r3, #0
 80051fa:	607b      	str	r3, [r7, #4]
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	2300      	movs	r3, #0
 8005202:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005204:	2300      	movs	r3, #0
 8005206:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005208:	4b67      	ldr	r3, [pc, #412]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f003 030c 	and.w	r3, r3, #12
 8005210:	2b08      	cmp	r3, #8
 8005212:	d00d      	beq.n	8005230 <HAL_RCC_GetSysClockFreq+0x40>
 8005214:	2b08      	cmp	r3, #8
 8005216:	f200 80bd 	bhi.w	8005394 <HAL_RCC_GetSysClockFreq+0x1a4>
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <HAL_RCC_GetSysClockFreq+0x34>
 800521e:	2b04      	cmp	r3, #4
 8005220:	d003      	beq.n	800522a <HAL_RCC_GetSysClockFreq+0x3a>
 8005222:	e0b7      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005224:	4b61      	ldr	r3, [pc, #388]	; (80053ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005226:	60bb      	str	r3, [r7, #8]
      break;
 8005228:	e0b7      	b.n	800539a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800522a:	4b61      	ldr	r3, [pc, #388]	; (80053b0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800522c:	60bb      	str	r3, [r7, #8]
      break;
 800522e:	e0b4      	b.n	800539a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005230:	4b5d      	ldr	r3, [pc, #372]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005238:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800523a:	4b5b      	ldr	r3, [pc, #364]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d04d      	beq.n	80052e2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005246:	4b58      	ldr	r3, [pc, #352]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	099b      	lsrs	r3, r3, #6
 800524c:	461a      	mov	r2, r3
 800524e:	f04f 0300 	mov.w	r3, #0
 8005252:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005256:	f04f 0100 	mov.w	r1, #0
 800525a:	ea02 0800 	and.w	r8, r2, r0
 800525e:	ea03 0901 	and.w	r9, r3, r1
 8005262:	4640      	mov	r0, r8
 8005264:	4649      	mov	r1, r9
 8005266:	f04f 0200 	mov.w	r2, #0
 800526a:	f04f 0300 	mov.w	r3, #0
 800526e:	014b      	lsls	r3, r1, #5
 8005270:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005274:	0142      	lsls	r2, r0, #5
 8005276:	4610      	mov	r0, r2
 8005278:	4619      	mov	r1, r3
 800527a:	ebb0 0008 	subs.w	r0, r0, r8
 800527e:	eb61 0109 	sbc.w	r1, r1, r9
 8005282:	f04f 0200 	mov.w	r2, #0
 8005286:	f04f 0300 	mov.w	r3, #0
 800528a:	018b      	lsls	r3, r1, #6
 800528c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005290:	0182      	lsls	r2, r0, #6
 8005292:	1a12      	subs	r2, r2, r0
 8005294:	eb63 0301 	sbc.w	r3, r3, r1
 8005298:	f04f 0000 	mov.w	r0, #0
 800529c:	f04f 0100 	mov.w	r1, #0
 80052a0:	00d9      	lsls	r1, r3, #3
 80052a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80052a6:	00d0      	lsls	r0, r2, #3
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	eb12 0208 	adds.w	r2, r2, r8
 80052b0:	eb43 0309 	adc.w	r3, r3, r9
 80052b4:	f04f 0000 	mov.w	r0, #0
 80052b8:	f04f 0100 	mov.w	r1, #0
 80052bc:	0259      	lsls	r1, r3, #9
 80052be:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80052c2:	0250      	lsls	r0, r2, #9
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	4610      	mov	r0, r2
 80052ca:	4619      	mov	r1, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	461a      	mov	r2, r3
 80052d0:	f04f 0300 	mov.w	r3, #0
 80052d4:	f7fb f9d8 	bl	8000688 <__aeabi_uldivmod>
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	4613      	mov	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]
 80052e0:	e04a      	b.n	8005378 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052e2:	4b31      	ldr	r3, [pc, #196]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	099b      	lsrs	r3, r3, #6
 80052e8:	461a      	mov	r2, r3
 80052ea:	f04f 0300 	mov.w	r3, #0
 80052ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 80052f2:	f04f 0100 	mov.w	r1, #0
 80052f6:	ea02 0400 	and.w	r4, r2, r0
 80052fa:	ea03 0501 	and.w	r5, r3, r1
 80052fe:	4620      	mov	r0, r4
 8005300:	4629      	mov	r1, r5
 8005302:	f04f 0200 	mov.w	r2, #0
 8005306:	f04f 0300 	mov.w	r3, #0
 800530a:	014b      	lsls	r3, r1, #5
 800530c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005310:	0142      	lsls	r2, r0, #5
 8005312:	4610      	mov	r0, r2
 8005314:	4619      	mov	r1, r3
 8005316:	1b00      	subs	r0, r0, r4
 8005318:	eb61 0105 	sbc.w	r1, r1, r5
 800531c:	f04f 0200 	mov.w	r2, #0
 8005320:	f04f 0300 	mov.w	r3, #0
 8005324:	018b      	lsls	r3, r1, #6
 8005326:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800532a:	0182      	lsls	r2, r0, #6
 800532c:	1a12      	subs	r2, r2, r0
 800532e:	eb63 0301 	sbc.w	r3, r3, r1
 8005332:	f04f 0000 	mov.w	r0, #0
 8005336:	f04f 0100 	mov.w	r1, #0
 800533a:	00d9      	lsls	r1, r3, #3
 800533c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005340:	00d0      	lsls	r0, r2, #3
 8005342:	4602      	mov	r2, r0
 8005344:	460b      	mov	r3, r1
 8005346:	1912      	adds	r2, r2, r4
 8005348:	eb45 0303 	adc.w	r3, r5, r3
 800534c:	f04f 0000 	mov.w	r0, #0
 8005350:	f04f 0100 	mov.w	r1, #0
 8005354:	0299      	lsls	r1, r3, #10
 8005356:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800535a:	0290      	lsls	r0, r2, #10
 800535c:	4602      	mov	r2, r0
 800535e:	460b      	mov	r3, r1
 8005360:	4610      	mov	r0, r2
 8005362:	4619      	mov	r1, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	461a      	mov	r2, r3
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	f7fb f98c 	bl	8000688 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005378:	4b0b      	ldr	r3, [pc, #44]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	0c1b      	lsrs	r3, r3, #16
 800537e:	f003 0303 	and.w	r3, r3, #3
 8005382:	3301      	adds	r3, #1
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005390:	60bb      	str	r3, [r7, #8]
      break;
 8005392:	e002      	b.n	800539a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005394:	4b05      	ldr	r3, [pc, #20]	; (80053ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005396:	60bb      	str	r3, [r7, #8]
      break;
 8005398:	bf00      	nop
    }
  }
  return sysclockfreq;
 800539a:	68bb      	ldr	r3, [r7, #8]
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80053a6:	bf00      	nop
 80053a8:	40023800 	.word	0x40023800
 80053ac:	00f42400 	.word	0x00f42400
 80053b0:	007a1200 	.word	0x007a1200

080053b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053b8:	4b03      	ldr	r3, [pc, #12]	; (80053c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80053ba:	681b      	ldr	r3, [r3, #0]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	20000108 	.word	0x20000108

080053cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053d0:	f7ff fff0 	bl	80053b4 <HAL_RCC_GetHCLKFreq>
 80053d4:	4602      	mov	r2, r0
 80053d6:	4b05      	ldr	r3, [pc, #20]	; (80053ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	0a9b      	lsrs	r3, r3, #10
 80053dc:	f003 0307 	and.w	r3, r3, #7
 80053e0:	4903      	ldr	r1, [pc, #12]	; (80053f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053e2:	5ccb      	ldrb	r3, [r1, r3]
 80053e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	40023800 	.word	0x40023800
 80053f0:	0800e67c 	.word	0x0800e67c

080053f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053f8:	f7ff ffdc 	bl	80053b4 <HAL_RCC_GetHCLKFreq>
 80053fc:	4602      	mov	r2, r0
 80053fe:	4b05      	ldr	r3, [pc, #20]	; (8005414 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	0b5b      	lsrs	r3, r3, #13
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	4903      	ldr	r1, [pc, #12]	; (8005418 <HAL_RCC_GetPCLK2Freq+0x24>)
 800540a:	5ccb      	ldrb	r3, [r1, r3]
 800540c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005410:	4618      	mov	r0, r3
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40023800 	.word	0x40023800
 8005418:	0800e67c 	.word	0x0800e67c

0800541c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b088      	sub	sp, #32
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005428:	2300      	movs	r3, #0
 800542a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800542c:	2300      	movs	r3, #0
 800542e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005430:	2300      	movs	r3, #0
 8005432:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005434:	2300      	movs	r3, #0
 8005436:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d012      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005444:	4b69      	ldr	r3, [pc, #420]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	4a68      	ldr	r2, [pc, #416]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800544a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800544e:	6093      	str	r3, [r2, #8]
 8005450:	4b66      	ldr	r3, [pc, #408]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005458:	4964      	ldr	r1, [pc, #400]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800545a:	4313      	orrs	r3, r2
 800545c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005466:	2301      	movs	r3, #1
 8005468:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d017      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005476:	4b5d      	ldr	r3, [pc, #372]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005478:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800547c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005484:	4959      	ldr	r1, [pc, #356]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005490:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005494:	d101      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005496:	2301      	movs	r3, #1
 8005498:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80054a2:	2301      	movs	r3, #1
 80054a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d017      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80054b2:	4b4e      	ldr	r3, [pc, #312]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c0:	494a      	ldr	r1, [pc, #296]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054d0:	d101      	bne.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80054d2:	2301      	movs	r3, #1
 80054d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80054de:	2301      	movs	r3, #1
 80054e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80054ee:	2301      	movs	r3, #1
 80054f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0320 	and.w	r3, r3, #32
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 808b 	beq.w	8005616 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005500:	4b3a      	ldr	r3, [pc, #232]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	4a39      	ldr	r2, [pc, #228]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005506:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800550a:	6413      	str	r3, [r2, #64]	; 0x40
 800550c:	4b37      	ldr	r3, [pc, #220]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005514:	60bb      	str	r3, [r7, #8]
 8005516:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005518:	4b35      	ldr	r3, [pc, #212]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a34      	ldr	r2, [pc, #208]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800551e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005522:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005524:	f7fe f8e0 	bl	80036e8 <HAL_GetTick>
 8005528:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800552a:	e008      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800552c:	f7fe f8dc 	bl	80036e8 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b64      	cmp	r3, #100	; 0x64
 8005538:	d901      	bls.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e38f      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800553e:	4b2c      	ldr	r3, [pc, #176]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0f0      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800554a:	4b28      	ldr	r3, [pc, #160]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800554c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800554e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005552:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d035      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	429a      	cmp	r2, r3
 8005566:	d02e      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005568:	4b20      	ldr	r3, [pc, #128]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005570:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005572:	4b1e      	ldr	r3, [pc, #120]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005576:	4a1d      	ldr	r2, [pc, #116]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800557c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800557e:	4b1b      	ldr	r3, [pc, #108]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005582:	4a1a      	ldr	r2, [pc, #104]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005588:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800558a:	4a18      	ldr	r2, [pc, #96]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005590:	4b16      	ldr	r3, [pc, #88]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b01      	cmp	r3, #1
 800559a:	d114      	bne.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800559c:	f7fe f8a4 	bl	80036e8 <HAL_GetTick>
 80055a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a2:	e00a      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055a4:	f7fe f8a0 	bl	80036e8 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d901      	bls.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e351      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ba:	4b0c      	ldr	r3, [pc, #48]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d0ee      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055d2:	d111      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80055d4:	4b05      	ldr	r3, [pc, #20]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80055e0:	4b04      	ldr	r3, [pc, #16]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80055e2:	400b      	ands	r3, r1
 80055e4:	4901      	ldr	r1, [pc, #4]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	608b      	str	r3, [r1, #8]
 80055ea:	e00b      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80055ec:	40023800 	.word	0x40023800
 80055f0:	40007000 	.word	0x40007000
 80055f4:	0ffffcff 	.word	0x0ffffcff
 80055f8:	4bb3      	ldr	r3, [pc, #716]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	4ab2      	ldr	r2, [pc, #712]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005602:	6093      	str	r3, [r2, #8]
 8005604:	4bb0      	ldr	r3, [pc, #704]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005606:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005610:	49ad      	ldr	r1, [pc, #692]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005612:	4313      	orrs	r3, r2
 8005614:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0310 	and.w	r3, r3, #16
 800561e:	2b00      	cmp	r3, #0
 8005620:	d010      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005622:	4ba9      	ldr	r3, [pc, #676]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005624:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005628:	4aa7      	ldr	r2, [pc, #668]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800562a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800562e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005632:	4ba5      	ldr	r3, [pc, #660]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005634:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563c:	49a2      	ldr	r1, [pc, #648]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800563e:	4313      	orrs	r3, r2
 8005640:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005650:	4b9d      	ldr	r3, [pc, #628]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005656:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800565e:	499a      	ldr	r1, [pc, #616]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005660:	4313      	orrs	r3, r2
 8005662:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00a      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005672:	4b95      	ldr	r3, [pc, #596]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005678:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005680:	4991      	ldr	r1, [pc, #580]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005682:	4313      	orrs	r3, r2
 8005684:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005694:	4b8c      	ldr	r3, [pc, #560]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800569a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056a2:	4989      	ldr	r1, [pc, #548]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80056b6:	4b84      	ldr	r3, [pc, #528]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c4:	4980      	ldr	r1, [pc, #512]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056d8:	4b7b      	ldr	r3, [pc, #492]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056de:	f023 0203 	bic.w	r2, r3, #3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056e6:	4978      	ldr	r1, [pc, #480]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056fa:	4b73      	ldr	r3, [pc, #460]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005700:	f023 020c 	bic.w	r2, r3, #12
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005708:	496f      	ldr	r1, [pc, #444]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800570a:	4313      	orrs	r3, r2
 800570c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800571c:	4b6a      	ldr	r3, [pc, #424]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800571e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005722:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800572a:	4967      	ldr	r1, [pc, #412]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800573e:	4b62      	ldr	r3, [pc, #392]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005744:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800574c:	495e      	ldr	r1, [pc, #376]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005760:	4b59      	ldr	r3, [pc, #356]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005766:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800576e:	4956      	ldr	r1, [pc, #344]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005782:	4b51      	ldr	r3, [pc, #324]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005788:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005790:	494d      	ldr	r1, [pc, #308]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005792:	4313      	orrs	r3, r2
 8005794:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00a      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80057a4:	4b48      	ldr	r3, [pc, #288]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b2:	4945      	ldr	r1, [pc, #276]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00a      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80057c6:	4b40      	ldr	r3, [pc, #256]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057d4:	493c      	ldr	r1, [pc, #240]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00a      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80057e8:	4b37      	ldr	r3, [pc, #220]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057f6:	4934      	ldr	r1, [pc, #208]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d011      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800580a:	4b2f      	ldr	r3, [pc, #188]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800580c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005810:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005818:	492b      	ldr	r1, [pc, #172]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800581a:	4313      	orrs	r3, r2
 800581c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005824:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005828:	d101      	bne.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800582a:	2301      	movs	r3, #1
 800582c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0308 	and.w	r3, r3, #8
 8005836:	2b00      	cmp	r3, #0
 8005838:	d001      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800583a:	2301      	movs	r3, #1
 800583c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00a      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800584a:	4b1f      	ldr	r3, [pc, #124]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800584c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005850:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005858:	491b      	ldr	r1, [pc, #108]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800585a:	4313      	orrs	r3, r2
 800585c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00b      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800586c:	4b16      	ldr	r3, [pc, #88]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800586e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005872:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800587c:	4912      	ldr	r1, [pc, #72]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800587e:	4313      	orrs	r3, r2
 8005880:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00b      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005890:	4b0d      	ldr	r3, [pc, #52]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005896:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058a0:	4909      	ldr	r1, [pc, #36]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00f      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058b4:	4b04      	ldr	r3, [pc, #16]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058ba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c4:	e002      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80058c6:	bf00      	nop
 80058c8:	40023800 	.word	0x40023800
 80058cc:	4986      	ldr	r1, [pc, #536]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00b      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80058e0:	4b81      	ldr	r3, [pc, #516]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058e6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058f0:	497d      	ldr	r1, [pc, #500]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d006      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005906:	2b00      	cmp	r3, #0
 8005908:	f000 80d6 	beq.w	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800590c:	4b76      	ldr	r3, [pc, #472]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a75      	ldr	r2, [pc, #468]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005912:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005916:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005918:	f7fd fee6 	bl	80036e8 <HAL_GetTick>
 800591c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800591e:	e008      	b.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005920:	f7fd fee2 	bl	80036e8 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b64      	cmp	r3, #100	; 0x64
 800592c:	d901      	bls.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e195      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005932:	4b6d      	ldr	r3, [pc, #436]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1f0      	bne.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d021      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800594e:	2b00      	cmp	r3, #0
 8005950:	d11d      	bne.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005952:	4b65      	ldr	r3, [pc, #404]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005954:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005958:	0c1b      	lsrs	r3, r3, #16
 800595a:	f003 0303 	and.w	r3, r3, #3
 800595e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005960:	4b61      	ldr	r3, [pc, #388]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005966:	0e1b      	lsrs	r3, r3, #24
 8005968:	f003 030f 	and.w	r3, r3, #15
 800596c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	019a      	lsls	r2, r3, #6
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	041b      	lsls	r3, r3, #16
 8005978:	431a      	orrs	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	061b      	lsls	r3, r3, #24
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	071b      	lsls	r3, r3, #28
 8005986:	4958      	ldr	r1, [pc, #352]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005988:	4313      	orrs	r3, r2
 800598a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d004      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800599e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059a2:	d00a      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d02e      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059b8:	d129      	bne.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80059ba:	4b4b      	ldr	r3, [pc, #300]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059c0:	0c1b      	lsrs	r3, r3, #16
 80059c2:	f003 0303 	and.w	r3, r3, #3
 80059c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80059c8:	4b47      	ldr	r3, [pc, #284]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059ce:	0f1b      	lsrs	r3, r3, #28
 80059d0:	f003 0307 	and.w	r3, r3, #7
 80059d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	019a      	lsls	r2, r3, #6
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	041b      	lsls	r3, r3, #16
 80059e0:	431a      	orrs	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	061b      	lsls	r3, r3, #24
 80059e8:	431a      	orrs	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	071b      	lsls	r3, r3, #28
 80059ee:	493e      	ldr	r1, [pc, #248]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059f0:	4313      	orrs	r3, r2
 80059f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80059f6:	4b3c      	ldr	r3, [pc, #240]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059fc:	f023 021f 	bic.w	r2, r3, #31
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a04:	3b01      	subs	r3, #1
 8005a06:	4938      	ldr	r1, [pc, #224]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d01d      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005a1a:	4b33      	ldr	r3, [pc, #204]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a20:	0e1b      	lsrs	r3, r3, #24
 8005a22:	f003 030f 	and.w	r3, r3, #15
 8005a26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a28:	4b2f      	ldr	r3, [pc, #188]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a2e:	0f1b      	lsrs	r3, r3, #28
 8005a30:	f003 0307 	and.w	r3, r3, #7
 8005a34:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	019a      	lsls	r2, r3, #6
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	041b      	lsls	r3, r3, #16
 8005a42:	431a      	orrs	r2, r3
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	061b      	lsls	r3, r3, #24
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	071b      	lsls	r3, r3, #28
 8005a4e:	4926      	ldr	r1, [pc, #152]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d011      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	019a      	lsls	r2, r3, #6
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	041b      	lsls	r3, r3, #16
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	061b      	lsls	r3, r3, #24
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	071b      	lsls	r3, r3, #28
 8005a7e:	491a      	ldr	r1, [pc, #104]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a86:	4b18      	ldr	r3, [pc, #96]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a17      	ldr	r2, [pc, #92]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005a90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a92:	f7fd fe29 	bl	80036e8 <HAL_GetTick>
 8005a96:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a98:	e008      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a9a:	f7fd fe25 	bl	80036e8 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	2b64      	cmp	r3, #100	; 0x64
 8005aa6:	d901      	bls.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e0d8      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005aac:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d0f0      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	f040 80ce 	bne.w	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005ac0:	4b09      	ldr	r3, [pc, #36]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a08      	ldr	r2, [pc, #32]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ac6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005acc:	f7fd fe0c 	bl	80036e8 <HAL_GetTick>
 8005ad0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ad2:	e00b      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005ad4:	f7fd fe08 	bl	80036e8 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b64      	cmp	r3, #100	; 0x64
 8005ae0:	d904      	bls.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e0bb      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005ae6:	bf00      	nop
 8005ae8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005aec:	4b5e      	ldr	r3, [pc, #376]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005af4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005af8:	d0ec      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d003      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d009      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d02e      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d12a      	bne.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b22:	4b51      	ldr	r3, [pc, #324]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b28:	0c1b      	lsrs	r3, r3, #16
 8005b2a:	f003 0303 	and.w	r3, r3, #3
 8005b2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b30:	4b4d      	ldr	r3, [pc, #308]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b36:	0f1b      	lsrs	r3, r3, #28
 8005b38:	f003 0307 	and.w	r3, r3, #7
 8005b3c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	019a      	lsls	r2, r3, #6
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	041b      	lsls	r3, r3, #16
 8005b48:	431a      	orrs	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	061b      	lsls	r3, r3, #24
 8005b50:	431a      	orrs	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	071b      	lsls	r3, r3, #28
 8005b56:	4944      	ldr	r1, [pc, #272]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b5e:	4b42      	ldr	r3, [pc, #264]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b64:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	021b      	lsls	r3, r3, #8
 8005b70:	493d      	ldr	r1, [pc, #244]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d022      	beq.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b8c:	d11d      	bne.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b8e:	4b36      	ldr	r3, [pc, #216]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b94:	0e1b      	lsrs	r3, r3, #24
 8005b96:	f003 030f 	and.w	r3, r3, #15
 8005b9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b9c:	4b32      	ldr	r3, [pc, #200]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba2:	0f1b      	lsrs	r3, r3, #28
 8005ba4:	f003 0307 	and.w	r3, r3, #7
 8005ba8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	019a      	lsls	r2, r3, #6
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a1b      	ldr	r3, [r3, #32]
 8005bb4:	041b      	lsls	r3, r3, #16
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	061b      	lsls	r3, r3, #24
 8005bbc:	431a      	orrs	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	071b      	lsls	r3, r3, #28
 8005bc2:	4929      	ldr	r1, [pc, #164]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0308 	and.w	r3, r3, #8
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d028      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005bd6:	4b24      	ldr	r3, [pc, #144]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bdc:	0e1b      	lsrs	r3, r3, #24
 8005bde:	f003 030f 	and.w	r3, r3, #15
 8005be2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005be4:	4b20      	ldr	r3, [pc, #128]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bea:	0c1b      	lsrs	r3, r3, #16
 8005bec:	f003 0303 	and.w	r3, r3, #3
 8005bf0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	019a      	lsls	r2, r3, #6
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	041b      	lsls	r3, r3, #16
 8005bfc:	431a      	orrs	r2, r3
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	061b      	lsls	r3, r3, #24
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	69db      	ldr	r3, [r3, #28]
 8005c08:	071b      	lsls	r3, r3, #28
 8005c0a:	4917      	ldr	r1, [pc, #92]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005c12:	4b15      	ldr	r3, [pc, #84]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	4911      	ldr	r1, [pc, #68]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005c28:	4b0f      	ldr	r3, [pc, #60]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a0e      	ldr	r2, [pc, #56]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c34:	f7fd fd58 	bl	80036e8 <HAL_GetTick>
 8005c38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c3a:	e008      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c3c:	f7fd fd54 	bl	80036e8 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b64      	cmp	r3, #100	; 0x64
 8005c48:	d901      	bls.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e007      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c4e:	4b06      	ldr	r3, [pc, #24]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c5a:	d1ef      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3720      	adds	r7, #32
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	40023800 	.word	0x40023800

08005c6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d101      	bne.n	8005c7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e049      	b.n	8005d12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d106      	bne.n	8005c98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f7fd fa80 	bl	8003198 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	3304      	adds	r3, #4
 8005ca8:	4619      	mov	r1, r3
 8005caa:	4610      	mov	r0, r2
 8005cac:	f000 fe2a 	bl	8006904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3708      	adds	r7, #8
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
	...

08005d1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d001      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e054      	b.n	8005dde <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0201 	orr.w	r2, r2, #1
 8005d4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a26      	ldr	r2, [pc, #152]	; (8005dec <HAL_TIM_Base_Start_IT+0xd0>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d022      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x80>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d5e:	d01d      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x80>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a22      	ldr	r2, [pc, #136]	; (8005df0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d018      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x80>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a21      	ldr	r2, [pc, #132]	; (8005df4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d013      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x80>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a1f      	ldr	r2, [pc, #124]	; (8005df8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d00e      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x80>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1e      	ldr	r2, [pc, #120]	; (8005dfc <HAL_TIM_Base_Start_IT+0xe0>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d009      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x80>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1c      	ldr	r2, [pc, #112]	; (8005e00 <HAL_TIM_Base_Start_IT+0xe4>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d004      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x80>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a1b      	ldr	r2, [pc, #108]	; (8005e04 <HAL_TIM_Base_Start_IT+0xe8>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d115      	bne.n	8005dc8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689a      	ldr	r2, [r3, #8]
 8005da2:	4b19      	ldr	r3, [pc, #100]	; (8005e08 <HAL_TIM_Base_Start_IT+0xec>)
 8005da4:	4013      	ands	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2b06      	cmp	r3, #6
 8005dac:	d015      	beq.n	8005dda <HAL_TIM_Base_Start_IT+0xbe>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005db4:	d011      	beq.n	8005dda <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dc6:	e008      	b.n	8005dda <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0201 	orr.w	r2, r2, #1
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	e000      	b.n	8005ddc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3714      	adds	r7, #20
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	40010000 	.word	0x40010000
 8005df0:	40000400 	.word	0x40000400
 8005df4:	40000800 	.word	0x40000800
 8005df8:	40000c00 	.word	0x40000c00
 8005dfc:	40010400 	.word	0x40010400
 8005e00:	40014000 	.word	0x40014000
 8005e04:	40001800 	.word	0x40001800
 8005e08:	00010007 	.word	0x00010007

08005e0c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68da      	ldr	r2, [r3, #12]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f022 0201 	bic.w	r2, r2, #1
 8005e22:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	6a1a      	ldr	r2, [r3, #32]
 8005e2a:	f241 1311 	movw	r3, #4369	; 0x1111
 8005e2e:	4013      	ands	r3, r2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10f      	bne.n	8005e54 <HAL_TIM_Base_Stop_IT+0x48>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	6a1a      	ldr	r2, [r3, #32]
 8005e3a:	f240 4344 	movw	r3, #1092	; 0x444
 8005e3e:	4013      	ands	r3, r2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d107      	bne.n	8005e54 <HAL_TIM_Base_Stop_IT+0x48>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0201 	bic.w	r2, r2, #1
 8005e52:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	370c      	adds	r7, #12
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b082      	sub	sp, #8
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e049      	b.n	8005f10 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d106      	bne.n	8005e96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 f841 	bl	8005f18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2202      	movs	r2, #2
 8005e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	4610      	mov	r0, r2
 8005eaa:	f000 fd2b 	bl	8006904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2201      	movs	r2, #1
 8005eda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d109      	bne.n	8005f50 <HAL_TIM_PWM_Start+0x24>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	bf14      	ite	ne
 8005f48:	2301      	movne	r3, #1
 8005f4a:	2300      	moveq	r3, #0
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	e03c      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	d109      	bne.n	8005f6a <HAL_TIM_PWM_Start+0x3e>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	bf14      	ite	ne
 8005f62:	2301      	movne	r3, #1
 8005f64:	2300      	moveq	r3, #0
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	e02f      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b08      	cmp	r3, #8
 8005f6e:	d109      	bne.n	8005f84 <HAL_TIM_PWM_Start+0x58>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	bf14      	ite	ne
 8005f7c:	2301      	movne	r3, #1
 8005f7e:	2300      	moveq	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	e022      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	2b0c      	cmp	r3, #12
 8005f88:	d109      	bne.n	8005f9e <HAL_TIM_PWM_Start+0x72>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	bf14      	ite	ne
 8005f96:	2301      	movne	r3, #1
 8005f98:	2300      	moveq	r3, #0
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	e015      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	2b10      	cmp	r3, #16
 8005fa2:	d109      	bne.n	8005fb8 <HAL_TIM_PWM_Start+0x8c>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	bf14      	ite	ne
 8005fb0:	2301      	movne	r3, #1
 8005fb2:	2300      	moveq	r3, #0
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	e008      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	bf14      	ite	ne
 8005fc4:	2301      	movne	r3, #1
 8005fc6:	2300      	moveq	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e092      	b.n	80060f8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d104      	bne.n	8005fe2 <HAL_TIM_PWM_Start+0xb6>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fe0:	e023      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b04      	cmp	r3, #4
 8005fe6:	d104      	bne.n	8005ff2 <HAL_TIM_PWM_Start+0xc6>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ff0:	e01b      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d104      	bne.n	8006002 <HAL_TIM_PWM_Start+0xd6>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006000:	e013      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	2b0c      	cmp	r3, #12
 8006006:	d104      	bne.n	8006012 <HAL_TIM_PWM_Start+0xe6>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006010:	e00b      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b10      	cmp	r3, #16
 8006016:	d104      	bne.n	8006022 <HAL_TIM_PWM_Start+0xf6>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006020:	e003      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2202      	movs	r2, #2
 8006026:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2201      	movs	r2, #1
 8006030:	6839      	ldr	r1, [r7, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f001 f892 	bl	800715c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a30      	ldr	r2, [pc, #192]	; (8006100 <HAL_TIM_PWM_Start+0x1d4>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d004      	beq.n	800604c <HAL_TIM_PWM_Start+0x120>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a2f      	ldr	r2, [pc, #188]	; (8006104 <HAL_TIM_PWM_Start+0x1d8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d101      	bne.n	8006050 <HAL_TIM_PWM_Start+0x124>
 800604c:	2301      	movs	r3, #1
 800604e:	e000      	b.n	8006052 <HAL_TIM_PWM_Start+0x126>
 8006050:	2300      	movs	r3, #0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d007      	beq.n	8006066 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006064:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a25      	ldr	r2, [pc, #148]	; (8006100 <HAL_TIM_PWM_Start+0x1d4>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d022      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006078:	d01d      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a22      	ldr	r2, [pc, #136]	; (8006108 <HAL_TIM_PWM_Start+0x1dc>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d018      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a20      	ldr	r2, [pc, #128]	; (800610c <HAL_TIM_PWM_Start+0x1e0>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d013      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1f      	ldr	r2, [pc, #124]	; (8006110 <HAL_TIM_PWM_Start+0x1e4>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d00e      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a19      	ldr	r2, [pc, #100]	; (8006104 <HAL_TIM_PWM_Start+0x1d8>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d009      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a1b      	ldr	r2, [pc, #108]	; (8006114 <HAL_TIM_PWM_Start+0x1e8>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d004      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a19      	ldr	r2, [pc, #100]	; (8006118 <HAL_TIM_PWM_Start+0x1ec>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d115      	bne.n	80060e2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689a      	ldr	r2, [r3, #8]
 80060bc:	4b17      	ldr	r3, [pc, #92]	; (800611c <HAL_TIM_PWM_Start+0x1f0>)
 80060be:	4013      	ands	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2b06      	cmp	r3, #6
 80060c6:	d015      	beq.n	80060f4 <HAL_TIM_PWM_Start+0x1c8>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060ce:	d011      	beq.n	80060f4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0201 	orr.w	r2, r2, #1
 80060de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e0:	e008      	b.n	80060f4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f042 0201 	orr.w	r2, r2, #1
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e000      	b.n	80060f6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3710      	adds	r7, #16
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40010000 	.word	0x40010000
 8006104:	40010400 	.word	0x40010400
 8006108:	40000400 	.word	0x40000400
 800610c:	40000800 	.word	0x40000800
 8006110:	40000c00 	.word	0x40000c00
 8006114:	40014000 	.word	0x40014000
 8006118:	40001800 	.word	0x40001800
 800611c:	00010007 	.word	0x00010007

08006120 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2200      	movs	r2, #0
 8006130:	6839      	ldr	r1, [r7, #0]
 8006132:	4618      	mov	r0, r3
 8006134:	f001 f812 	bl	800715c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a36      	ldr	r2, [pc, #216]	; (8006218 <HAL_TIM_PWM_Stop+0xf8>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d004      	beq.n	800614c <HAL_TIM_PWM_Stop+0x2c>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a35      	ldr	r2, [pc, #212]	; (800621c <HAL_TIM_PWM_Stop+0xfc>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d101      	bne.n	8006150 <HAL_TIM_PWM_Stop+0x30>
 800614c:	2301      	movs	r3, #1
 800614e:	e000      	b.n	8006152 <HAL_TIM_PWM_Stop+0x32>
 8006150:	2300      	movs	r3, #0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d017      	beq.n	8006186 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6a1a      	ldr	r2, [r3, #32]
 800615c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006160:	4013      	ands	r3, r2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d10f      	bne.n	8006186 <HAL_TIM_PWM_Stop+0x66>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6a1a      	ldr	r2, [r3, #32]
 800616c:	f240 4344 	movw	r3, #1092	; 0x444
 8006170:	4013      	ands	r3, r2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d107      	bne.n	8006186 <HAL_TIM_PWM_Stop+0x66>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006184:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	6a1a      	ldr	r2, [r3, #32]
 800618c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006190:	4013      	ands	r3, r2
 8006192:	2b00      	cmp	r3, #0
 8006194:	d10f      	bne.n	80061b6 <HAL_TIM_PWM_Stop+0x96>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	6a1a      	ldr	r2, [r3, #32]
 800619c:	f240 4344 	movw	r3, #1092	; 0x444
 80061a0:	4013      	ands	r3, r2
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d107      	bne.n	80061b6 <HAL_TIM_PWM_Stop+0x96>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0201 	bic.w	r2, r2, #1
 80061b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d104      	bne.n	80061c6 <HAL_TIM_PWM_Stop+0xa6>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061c4:	e023      	b.n	800620e <HAL_TIM_PWM_Stop+0xee>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	2b04      	cmp	r3, #4
 80061ca:	d104      	bne.n	80061d6 <HAL_TIM_PWM_Stop+0xb6>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061d4:	e01b      	b.n	800620e <HAL_TIM_PWM_Stop+0xee>
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	2b08      	cmp	r3, #8
 80061da:	d104      	bne.n	80061e6 <HAL_TIM_PWM_Stop+0xc6>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061e4:	e013      	b.n	800620e <HAL_TIM_PWM_Stop+0xee>
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	2b0c      	cmp	r3, #12
 80061ea:	d104      	bne.n	80061f6 <HAL_TIM_PWM_Stop+0xd6>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061f4:	e00b      	b.n	800620e <HAL_TIM_PWM_Stop+0xee>
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b10      	cmp	r3, #16
 80061fa:	d104      	bne.n	8006206 <HAL_TIM_PWM_Stop+0xe6>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006204:	e003      	b.n	800620e <HAL_TIM_PWM_Stop+0xee>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40010000 	.word	0x40010000
 800621c:	40010400 	.word	0x40010400

08006220 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f003 0302 	and.w	r3, r3, #2
 8006232:	2b02      	cmp	r3, #2
 8006234:	d122      	bne.n	800627c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f003 0302 	and.w	r3, r3, #2
 8006240:	2b02      	cmp	r3, #2
 8006242:	d11b      	bne.n	800627c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0202 	mvn.w	r2, #2
 800624c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	f003 0303 	and.w	r3, r3, #3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 fb30 	bl	80068c8 <HAL_TIM_IC_CaptureCallback>
 8006268:	e005      	b.n	8006276 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fb22 	bl	80068b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 fb33 	bl	80068dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	f003 0304 	and.w	r3, r3, #4
 8006286:	2b04      	cmp	r3, #4
 8006288:	d122      	bne.n	80062d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f003 0304 	and.w	r3, r3, #4
 8006294:	2b04      	cmp	r3, #4
 8006296:	d11b      	bne.n	80062d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0204 	mvn.w	r2, #4
 80062a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2202      	movs	r2, #2
 80062a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d003      	beq.n	80062be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 fb06 	bl	80068c8 <HAL_TIM_IC_CaptureCallback>
 80062bc:	e005      	b.n	80062ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 faf8 	bl	80068b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fb09 	bl	80068dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	f003 0308 	and.w	r3, r3, #8
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d122      	bne.n	8006324 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	f003 0308 	and.w	r3, r3, #8
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	d11b      	bne.n	8006324 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f06f 0208 	mvn.w	r2, #8
 80062f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2204      	movs	r2, #4
 80062fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	f003 0303 	and.w	r3, r3, #3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 fadc 	bl	80068c8 <HAL_TIM_IC_CaptureCallback>
 8006310:	e005      	b.n	800631e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 face 	bl	80068b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 fadf 	bl	80068dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	f003 0310 	and.w	r3, r3, #16
 800632e:	2b10      	cmp	r3, #16
 8006330:	d122      	bne.n	8006378 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	f003 0310 	and.w	r3, r3, #16
 800633c:	2b10      	cmp	r3, #16
 800633e:	d11b      	bne.n	8006378 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f06f 0210 	mvn.w	r2, #16
 8006348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2208      	movs	r2, #8
 800634e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	69db      	ldr	r3, [r3, #28]
 8006356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 fab2 	bl	80068c8 <HAL_TIM_IC_CaptureCallback>
 8006364:	e005      	b.n	8006372 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 faa4 	bl	80068b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 fab5 	bl	80068dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	f003 0301 	and.w	r3, r3, #1
 8006382:	2b01      	cmp	r3, #1
 8006384:	d10e      	bne.n	80063a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b01      	cmp	r3, #1
 8006392:	d107      	bne.n	80063a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f06f 0201 	mvn.w	r2, #1
 800639c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 fa7e 	bl	80068a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ae:	2b80      	cmp	r3, #128	; 0x80
 80063b0:	d10e      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063bc:	2b80      	cmp	r3, #128	; 0x80
 80063be:	d107      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80063c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 ff84 	bl	80072d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063de:	d10e      	bne.n	80063fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ea:	2b80      	cmp	r3, #128	; 0x80
 80063ec:	d107      	bne.n	80063fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80063f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 ff77 	bl	80072ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	691b      	ldr	r3, [r3, #16]
 8006404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006408:	2b40      	cmp	r3, #64	; 0x40
 800640a:	d10e      	bne.n	800642a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006416:	2b40      	cmp	r3, #64	; 0x40
 8006418:	d107      	bne.n	800642a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 fa63 	bl	80068f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	f003 0320 	and.w	r3, r3, #32
 8006434:	2b20      	cmp	r3, #32
 8006436:	d10e      	bne.n	8006456 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	f003 0320 	and.w	r3, r3, #32
 8006442:	2b20      	cmp	r3, #32
 8006444:	d107      	bne.n	8006456 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f06f 0220 	mvn.w	r2, #32
 800644e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 ff37 	bl	80072c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006456:	bf00      	nop
 8006458:	3708      	adds	r7, #8
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
	...

08006460 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006476:	2b01      	cmp	r3, #1
 8006478:	d101      	bne.n	800647e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800647a:	2302      	movs	r3, #2
 800647c:	e0ff      	b.n	800667e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2201      	movs	r2, #1
 8006482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2b14      	cmp	r3, #20
 800648a:	f200 80f0 	bhi.w	800666e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800648e:	a201      	add	r2, pc, #4	; (adr r2, 8006494 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006494:	080064e9 	.word	0x080064e9
 8006498:	0800666f 	.word	0x0800666f
 800649c:	0800666f 	.word	0x0800666f
 80064a0:	0800666f 	.word	0x0800666f
 80064a4:	08006529 	.word	0x08006529
 80064a8:	0800666f 	.word	0x0800666f
 80064ac:	0800666f 	.word	0x0800666f
 80064b0:	0800666f 	.word	0x0800666f
 80064b4:	0800656b 	.word	0x0800656b
 80064b8:	0800666f 	.word	0x0800666f
 80064bc:	0800666f 	.word	0x0800666f
 80064c0:	0800666f 	.word	0x0800666f
 80064c4:	080065ab 	.word	0x080065ab
 80064c8:	0800666f 	.word	0x0800666f
 80064cc:	0800666f 	.word	0x0800666f
 80064d0:	0800666f 	.word	0x0800666f
 80064d4:	080065ed 	.word	0x080065ed
 80064d8:	0800666f 	.word	0x0800666f
 80064dc:	0800666f 	.word	0x0800666f
 80064e0:	0800666f 	.word	0x0800666f
 80064e4:	0800662d 	.word	0x0800662d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68b9      	ldr	r1, [r7, #8]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 faa8 	bl	8006a44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	699a      	ldr	r2, [r3, #24]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f042 0208 	orr.w	r2, r2, #8
 8006502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	699a      	ldr	r2, [r3, #24]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f022 0204 	bic.w	r2, r2, #4
 8006512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6999      	ldr	r1, [r3, #24]
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	691a      	ldr	r2, [r3, #16]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	619a      	str	r2, [r3, #24]
      break;
 8006526:	e0a5      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68b9      	ldr	r1, [r7, #8]
 800652e:	4618      	mov	r0, r3
 8006530:	f000 fafa 	bl	8006b28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	699a      	ldr	r2, [r3, #24]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699a      	ldr	r2, [r3, #24]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6999      	ldr	r1, [r3, #24]
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	021a      	lsls	r2, r3, #8
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	619a      	str	r2, [r3, #24]
      break;
 8006568:	e084      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68b9      	ldr	r1, [r7, #8]
 8006570:	4618      	mov	r0, r3
 8006572:	f000 fb51 	bl	8006c18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69da      	ldr	r2, [r3, #28]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f042 0208 	orr.w	r2, r2, #8
 8006584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69da      	ldr	r2, [r3, #28]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 0204 	bic.w	r2, r2, #4
 8006594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	69d9      	ldr	r1, [r3, #28]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	691a      	ldr	r2, [r3, #16]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	430a      	orrs	r2, r1
 80065a6:	61da      	str	r2, [r3, #28]
      break;
 80065a8:	e064      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68b9      	ldr	r1, [r7, #8]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f000 fba7 	bl	8006d04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69da      	ldr	r2, [r3, #28]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	69da      	ldr	r2, [r3, #28]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	69d9      	ldr	r1, [r3, #28]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	021a      	lsls	r2, r3, #8
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	61da      	str	r2, [r3, #28]
      break;
 80065ea:	e043      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68b9      	ldr	r1, [r7, #8]
 80065f2:	4618      	mov	r0, r3
 80065f4:	f000 fbde 	bl	8006db4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0208 	orr.w	r2, r2, #8
 8006606:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 0204 	bic.w	r2, r2, #4
 8006616:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800662a:	e023      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fc10 	bl	8006e58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006646:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006656:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	021a      	lsls	r2, r3, #8
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800666c:	e002      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	75fb      	strb	r3, [r7, #23]
      break;
 8006672:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800667c:	7dfb      	ldrb	r3, [r7, #23]
}
 800667e:	4618      	mov	r0, r3
 8006680:	3718      	adds	r7, #24
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop

08006688 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006692:	2300      	movs	r3, #0
 8006694:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800669c:	2b01      	cmp	r3, #1
 800669e:	d101      	bne.n	80066a4 <HAL_TIM_ConfigClockSource+0x1c>
 80066a0:	2302      	movs	r3, #2
 80066a2:	e0b4      	b.n	800680e <HAL_TIM_ConfigClockSource+0x186>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2202      	movs	r2, #2
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	4b56      	ldr	r3, [pc, #344]	; (8006818 <HAL_TIM_ConfigClockSource+0x190>)
 80066c0:	4013      	ands	r3, r2
 80066c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68ba      	ldr	r2, [r7, #8]
 80066d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066dc:	d03e      	beq.n	800675c <HAL_TIM_ConfigClockSource+0xd4>
 80066de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066e2:	f200 8087 	bhi.w	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 80066e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ea:	f000 8086 	beq.w	80067fa <HAL_TIM_ConfigClockSource+0x172>
 80066ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066f2:	d87f      	bhi.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 80066f4:	2b70      	cmp	r3, #112	; 0x70
 80066f6:	d01a      	beq.n	800672e <HAL_TIM_ConfigClockSource+0xa6>
 80066f8:	2b70      	cmp	r3, #112	; 0x70
 80066fa:	d87b      	bhi.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 80066fc:	2b60      	cmp	r3, #96	; 0x60
 80066fe:	d050      	beq.n	80067a2 <HAL_TIM_ConfigClockSource+0x11a>
 8006700:	2b60      	cmp	r3, #96	; 0x60
 8006702:	d877      	bhi.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 8006704:	2b50      	cmp	r3, #80	; 0x50
 8006706:	d03c      	beq.n	8006782 <HAL_TIM_ConfigClockSource+0xfa>
 8006708:	2b50      	cmp	r3, #80	; 0x50
 800670a:	d873      	bhi.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 800670c:	2b40      	cmp	r3, #64	; 0x40
 800670e:	d058      	beq.n	80067c2 <HAL_TIM_ConfigClockSource+0x13a>
 8006710:	2b40      	cmp	r3, #64	; 0x40
 8006712:	d86f      	bhi.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 8006714:	2b30      	cmp	r3, #48	; 0x30
 8006716:	d064      	beq.n	80067e2 <HAL_TIM_ConfigClockSource+0x15a>
 8006718:	2b30      	cmp	r3, #48	; 0x30
 800671a:	d86b      	bhi.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 800671c:	2b20      	cmp	r3, #32
 800671e:	d060      	beq.n	80067e2 <HAL_TIM_ConfigClockSource+0x15a>
 8006720:	2b20      	cmp	r3, #32
 8006722:	d867      	bhi.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
 8006724:	2b00      	cmp	r3, #0
 8006726:	d05c      	beq.n	80067e2 <HAL_TIM_ConfigClockSource+0x15a>
 8006728:	2b10      	cmp	r3, #16
 800672a:	d05a      	beq.n	80067e2 <HAL_TIM_ConfigClockSource+0x15a>
 800672c:	e062      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6818      	ldr	r0, [r3, #0]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	6899      	ldr	r1, [r3, #8]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	f000 fced 	bl	800711c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006750:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	609a      	str	r2, [r3, #8]
      break;
 800675a:	e04f      	b.n	80067fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6818      	ldr	r0, [r3, #0]
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	6899      	ldr	r1, [r3, #8]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	685a      	ldr	r2, [r3, #4]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f000 fcd6 	bl	800711c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	689a      	ldr	r2, [r3, #8]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800677e:	609a      	str	r2, [r3, #8]
      break;
 8006780:	e03c      	b.n	80067fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6818      	ldr	r0, [r3, #0]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	6859      	ldr	r1, [r3, #4]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	461a      	mov	r2, r3
 8006790:	f000 fc4a 	bl	8007028 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2150      	movs	r1, #80	; 0x50
 800679a:	4618      	mov	r0, r3
 800679c:	f000 fca3 	bl	80070e6 <TIM_ITRx_SetConfig>
      break;
 80067a0:	e02c      	b.n	80067fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6818      	ldr	r0, [r3, #0]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	6859      	ldr	r1, [r3, #4]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	461a      	mov	r2, r3
 80067b0:	f000 fc69 	bl	8007086 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2160      	movs	r1, #96	; 0x60
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fc93 	bl	80070e6 <TIM_ITRx_SetConfig>
      break;
 80067c0:	e01c      	b.n	80067fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6818      	ldr	r0, [r3, #0]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	6859      	ldr	r1, [r3, #4]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	461a      	mov	r2, r3
 80067d0:	f000 fc2a 	bl	8007028 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2140      	movs	r1, #64	; 0x40
 80067da:	4618      	mov	r0, r3
 80067dc:	f000 fc83 	bl	80070e6 <TIM_ITRx_SetConfig>
      break;
 80067e0:	e00c      	b.n	80067fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4619      	mov	r1, r3
 80067ec:	4610      	mov	r0, r2
 80067ee:	f000 fc7a 	bl	80070e6 <TIM_ITRx_SetConfig>
      break;
 80067f2:	e003      	b.n	80067fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	73fb      	strb	r3, [r7, #15]
      break;
 80067f8:	e000      	b.n	80067fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800680c:	7bfb      	ldrb	r3, [r7, #15]
}
 800680e:	4618      	mov	r0, r3
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	fffeff88 	.word	0xfffeff88

0800681c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800682c:	2b01      	cmp	r3, #1
 800682e:	d101      	bne.n	8006834 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006830:	2302      	movs	r3, #2
 8006832:	e031      	b.n	8006898 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2202      	movs	r2, #2
 8006840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006844:	6839      	ldr	r1, [r7, #0]
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fb5a 	bl	8006f00 <TIM_SlaveTimer_SetConfig>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d009      	beq.n	8006866 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2201      	movs	r2, #1
 8006856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e018      	b.n	8006898 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68da      	ldr	r2, [r3, #12]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006874:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68da      	ldr	r2, [r3, #12]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006884:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2201      	movs	r2, #1
 800688a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006896:	2300      	movs	r3, #0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3708      	adds	r7, #8
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068bc:	bf00      	nop
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068f8:	bf00      	nop
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a40      	ldr	r2, [pc, #256]	; (8006a18 <TIM_Base_SetConfig+0x114>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d013      	beq.n	8006944 <TIM_Base_SetConfig+0x40>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006922:	d00f      	beq.n	8006944 <TIM_Base_SetConfig+0x40>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a3d      	ldr	r2, [pc, #244]	; (8006a1c <TIM_Base_SetConfig+0x118>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d00b      	beq.n	8006944 <TIM_Base_SetConfig+0x40>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a3c      	ldr	r2, [pc, #240]	; (8006a20 <TIM_Base_SetConfig+0x11c>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d007      	beq.n	8006944 <TIM_Base_SetConfig+0x40>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a3b      	ldr	r2, [pc, #236]	; (8006a24 <TIM_Base_SetConfig+0x120>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d003      	beq.n	8006944 <TIM_Base_SetConfig+0x40>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a3a      	ldr	r2, [pc, #232]	; (8006a28 <TIM_Base_SetConfig+0x124>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d108      	bne.n	8006956 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800694a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	4313      	orrs	r3, r2
 8006954:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a2f      	ldr	r2, [pc, #188]	; (8006a18 <TIM_Base_SetConfig+0x114>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d02b      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006964:	d027      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a2c      	ldr	r2, [pc, #176]	; (8006a1c <TIM_Base_SetConfig+0x118>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d023      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a2b      	ldr	r2, [pc, #172]	; (8006a20 <TIM_Base_SetConfig+0x11c>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d01f      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a2a      	ldr	r2, [pc, #168]	; (8006a24 <TIM_Base_SetConfig+0x120>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d01b      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a29      	ldr	r2, [pc, #164]	; (8006a28 <TIM_Base_SetConfig+0x124>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d017      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a28      	ldr	r2, [pc, #160]	; (8006a2c <TIM_Base_SetConfig+0x128>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d013      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a27      	ldr	r2, [pc, #156]	; (8006a30 <TIM_Base_SetConfig+0x12c>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d00f      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a26      	ldr	r2, [pc, #152]	; (8006a34 <TIM_Base_SetConfig+0x130>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d00b      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a25      	ldr	r2, [pc, #148]	; (8006a38 <TIM_Base_SetConfig+0x134>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d007      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a24      	ldr	r2, [pc, #144]	; (8006a3c <TIM_Base_SetConfig+0x138>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d003      	beq.n	80069b6 <TIM_Base_SetConfig+0xb2>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a23      	ldr	r2, [pc, #140]	; (8006a40 <TIM_Base_SetConfig+0x13c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d108      	bne.n	80069c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	689a      	ldr	r2, [r3, #8]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a0a      	ldr	r2, [pc, #40]	; (8006a18 <TIM_Base_SetConfig+0x114>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d003      	beq.n	80069fc <TIM_Base_SetConfig+0xf8>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a0c      	ldr	r2, [pc, #48]	; (8006a28 <TIM_Base_SetConfig+0x124>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d103      	bne.n	8006a04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	691a      	ldr	r2, [r3, #16]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	615a      	str	r2, [r3, #20]
}
 8006a0a:	bf00      	nop
 8006a0c:	3714      	adds	r7, #20
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	40010000 	.word	0x40010000
 8006a1c:	40000400 	.word	0x40000400
 8006a20:	40000800 	.word	0x40000800
 8006a24:	40000c00 	.word	0x40000c00
 8006a28:	40010400 	.word	0x40010400
 8006a2c:	40014000 	.word	0x40014000
 8006a30:	40014400 	.word	0x40014400
 8006a34:	40014800 	.word	0x40014800
 8006a38:	40001800 	.word	0x40001800
 8006a3c:	40001c00 	.word	0x40001c00
 8006a40:	40002000 	.word	0x40002000

08006a44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b087      	sub	sp, #28
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f023 0201 	bic.w	r2, r3, #1
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	4b2b      	ldr	r3, [pc, #172]	; (8006b1c <TIM_OC1_SetConfig+0xd8>)
 8006a70:	4013      	ands	r3, r2
 8006a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0303 	bic.w	r3, r3, #3
 8006a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f023 0302 	bic.w	r3, r3, #2
 8006a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a21      	ldr	r2, [pc, #132]	; (8006b20 <TIM_OC1_SetConfig+0xdc>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d003      	beq.n	8006aa8 <TIM_OC1_SetConfig+0x64>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a20      	ldr	r2, [pc, #128]	; (8006b24 <TIM_OC1_SetConfig+0xe0>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d10c      	bne.n	8006ac2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f023 0308 	bic.w	r3, r3, #8
 8006aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f023 0304 	bic.w	r3, r3, #4
 8006ac0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a16      	ldr	r2, [pc, #88]	; (8006b20 <TIM_OC1_SetConfig+0xdc>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d003      	beq.n	8006ad2 <TIM_OC1_SetConfig+0x8e>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a15      	ldr	r2, [pc, #84]	; (8006b24 <TIM_OC1_SetConfig+0xe0>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d111      	bne.n	8006af6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	621a      	str	r2, [r3, #32]
}
 8006b10:	bf00      	nop
 8006b12:	371c      	adds	r7, #28
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	fffeff8f 	.word	0xfffeff8f
 8006b20:	40010000 	.word	0x40010000
 8006b24:	40010400 	.word	0x40010400

08006b28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a1b      	ldr	r3, [r3, #32]
 8006b36:	f023 0210 	bic.w	r2, r3, #16
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	4b2e      	ldr	r3, [pc, #184]	; (8006c0c <TIM_OC2_SetConfig+0xe4>)
 8006b54:	4013      	ands	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	021b      	lsls	r3, r3, #8
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f023 0320 	bic.w	r3, r3, #32
 8006b72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	011b      	lsls	r3, r3, #4
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a23      	ldr	r2, [pc, #140]	; (8006c10 <TIM_OC2_SetConfig+0xe8>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d003      	beq.n	8006b90 <TIM_OC2_SetConfig+0x68>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a22      	ldr	r2, [pc, #136]	; (8006c14 <TIM_OC2_SetConfig+0xec>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d10d      	bne.n	8006bac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	011b      	lsls	r3, r3, #4
 8006b9e:	697a      	ldr	r2, [r7, #20]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006baa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a18      	ldr	r2, [pc, #96]	; (8006c10 <TIM_OC2_SetConfig+0xe8>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d003      	beq.n	8006bbc <TIM_OC2_SetConfig+0x94>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a17      	ldr	r2, [pc, #92]	; (8006c14 <TIM_OC2_SetConfig+0xec>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d113      	bne.n	8006be4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	693a      	ldr	r2, [r7, #16]
 8006be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685a      	ldr	r2, [r3, #4]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	621a      	str	r2, [r3, #32]
}
 8006bfe:	bf00      	nop
 8006c00:	371c      	adds	r7, #28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	feff8fff 	.word	0xfeff8fff
 8006c10:	40010000 	.word	0x40010000
 8006c14:	40010400 	.word	0x40010400

08006c18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	4b2d      	ldr	r3, [pc, #180]	; (8006cf8 <TIM_OC3_SetConfig+0xe0>)
 8006c44:	4013      	ands	r3, r2
 8006c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 0303 	bic.w	r3, r3, #3
 8006c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	021b      	lsls	r3, r3, #8
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a22      	ldr	r2, [pc, #136]	; (8006cfc <TIM_OC3_SetConfig+0xe4>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d003      	beq.n	8006c7e <TIM_OC3_SetConfig+0x66>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a21      	ldr	r2, [pc, #132]	; (8006d00 <TIM_OC3_SetConfig+0xe8>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d10d      	bne.n	8006c9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	021b      	lsls	r3, r3, #8
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a17      	ldr	r2, [pc, #92]	; (8006cfc <TIM_OC3_SetConfig+0xe4>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d003      	beq.n	8006caa <TIM_OC3_SetConfig+0x92>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a16      	ldr	r2, [pc, #88]	; (8006d00 <TIM_OC3_SetConfig+0xe8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d113      	bne.n	8006cd2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	695b      	ldr	r3, [r3, #20]
 8006cbe:	011b      	lsls	r3, r3, #4
 8006cc0:	693a      	ldr	r2, [r7, #16]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	011b      	lsls	r3, r3, #4
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	621a      	str	r2, [r3, #32]
}
 8006cec:	bf00      	nop
 8006cee:	371c      	adds	r7, #28
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr
 8006cf8:	fffeff8f 	.word	0xfffeff8f
 8006cfc:	40010000 	.word	0x40010000
 8006d00:	40010400 	.word	0x40010400

08006d04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b087      	sub	sp, #28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	4b1e      	ldr	r3, [pc, #120]	; (8006da8 <TIM_OC4_SetConfig+0xa4>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	021b      	lsls	r3, r3, #8
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	031b      	lsls	r3, r3, #12
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a13      	ldr	r2, [pc, #76]	; (8006dac <TIM_OC4_SetConfig+0xa8>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d003      	beq.n	8006d6c <TIM_OC4_SetConfig+0x68>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a12      	ldr	r2, [pc, #72]	; (8006db0 <TIM_OC4_SetConfig+0xac>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d109      	bne.n	8006d80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	695b      	ldr	r3, [r3, #20]
 8006d78:	019b      	lsls	r3, r3, #6
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685a      	ldr	r2, [r3, #4]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	621a      	str	r2, [r3, #32]
}
 8006d9a:	bf00      	nop
 8006d9c:	371c      	adds	r7, #28
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	feff8fff 	.word	0xfeff8fff
 8006dac:	40010000 	.word	0x40010000
 8006db0:	40010400 	.word	0x40010400

08006db4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b087      	sub	sp, #28
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	4b1b      	ldr	r3, [pc, #108]	; (8006e4c <TIM_OC5_SetConfig+0x98>)
 8006de0:	4013      	ands	r3, r2
 8006de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006df4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	041b      	lsls	r3, r3, #16
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a12      	ldr	r2, [pc, #72]	; (8006e50 <TIM_OC5_SetConfig+0x9c>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d003      	beq.n	8006e12 <TIM_OC5_SetConfig+0x5e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a11      	ldr	r2, [pc, #68]	; (8006e54 <TIM_OC5_SetConfig+0xa0>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d109      	bne.n	8006e26 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	021b      	lsls	r3, r3, #8
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	685a      	ldr	r2, [r3, #4]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	621a      	str	r2, [r3, #32]
}
 8006e40:	bf00      	nop
 8006e42:	371c      	adds	r7, #28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	fffeff8f 	.word	0xfffeff8f
 8006e50:	40010000 	.word	0x40010000
 8006e54:	40010400 	.word	0x40010400

08006e58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b087      	sub	sp, #28
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a1b      	ldr	r3, [r3, #32]
 8006e72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	4b1c      	ldr	r3, [pc, #112]	; (8006ef4 <TIM_OC6_SetConfig+0x9c>)
 8006e84:	4013      	ands	r3, r2
 8006e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	021b      	lsls	r3, r3, #8
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	051b      	lsls	r3, r3, #20
 8006ea2:	693a      	ldr	r2, [r7, #16]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a13      	ldr	r2, [pc, #76]	; (8006ef8 <TIM_OC6_SetConfig+0xa0>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d003      	beq.n	8006eb8 <TIM_OC6_SetConfig+0x60>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a12      	ldr	r2, [pc, #72]	; (8006efc <TIM_OC6_SetConfig+0xa4>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d109      	bne.n	8006ecc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ebe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	029b      	lsls	r3, r3, #10
 8006ec6:	697a      	ldr	r2, [r7, #20]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	621a      	str	r2, [r3, #32]
}
 8006ee6:	bf00      	nop
 8006ee8:	371c      	adds	r7, #28
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	feff8fff 	.word	0xfeff8fff
 8006ef8:	40010000 	.word	0x40010000
 8006efc:	40010400 	.word	0x40010400

08006f00 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b086      	sub	sp, #24
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f1c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	693a      	ldr	r2, [r7, #16]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006f28:	693a      	ldr	r2, [r7, #16]
 8006f2a:	4b3e      	ldr	r3, [pc, #248]	; (8007024 <TIM_SlaveTimer_SetConfig+0x124>)
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	2b70      	cmp	r3, #112	; 0x70
 8006f48:	d01a      	beq.n	8006f80 <TIM_SlaveTimer_SetConfig+0x80>
 8006f4a:	2b70      	cmp	r3, #112	; 0x70
 8006f4c:	d860      	bhi.n	8007010 <TIM_SlaveTimer_SetConfig+0x110>
 8006f4e:	2b60      	cmp	r3, #96	; 0x60
 8006f50:	d054      	beq.n	8006ffc <TIM_SlaveTimer_SetConfig+0xfc>
 8006f52:	2b60      	cmp	r3, #96	; 0x60
 8006f54:	d85c      	bhi.n	8007010 <TIM_SlaveTimer_SetConfig+0x110>
 8006f56:	2b50      	cmp	r3, #80	; 0x50
 8006f58:	d046      	beq.n	8006fe8 <TIM_SlaveTimer_SetConfig+0xe8>
 8006f5a:	2b50      	cmp	r3, #80	; 0x50
 8006f5c:	d858      	bhi.n	8007010 <TIM_SlaveTimer_SetConfig+0x110>
 8006f5e:	2b40      	cmp	r3, #64	; 0x40
 8006f60:	d019      	beq.n	8006f96 <TIM_SlaveTimer_SetConfig+0x96>
 8006f62:	2b40      	cmp	r3, #64	; 0x40
 8006f64:	d854      	bhi.n	8007010 <TIM_SlaveTimer_SetConfig+0x110>
 8006f66:	2b30      	cmp	r3, #48	; 0x30
 8006f68:	d055      	beq.n	8007016 <TIM_SlaveTimer_SetConfig+0x116>
 8006f6a:	2b30      	cmp	r3, #48	; 0x30
 8006f6c:	d850      	bhi.n	8007010 <TIM_SlaveTimer_SetConfig+0x110>
 8006f6e:	2b20      	cmp	r3, #32
 8006f70:	d051      	beq.n	8007016 <TIM_SlaveTimer_SetConfig+0x116>
 8006f72:	2b20      	cmp	r3, #32
 8006f74:	d84c      	bhi.n	8007010 <TIM_SlaveTimer_SetConfig+0x110>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d04d      	beq.n	8007016 <TIM_SlaveTimer_SetConfig+0x116>
 8006f7a:	2b10      	cmp	r3, #16
 8006f7c:	d04b      	beq.n	8007016 <TIM_SlaveTimer_SetConfig+0x116>
 8006f7e:	e047      	b.n	8007010 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6818      	ldr	r0, [r3, #0]
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	68d9      	ldr	r1, [r3, #12]
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	689a      	ldr	r2, [r3, #8]
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	691b      	ldr	r3, [r3, #16]
 8006f90:	f000 f8c4 	bl	800711c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006f94:	e040      	b.n	8007018 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2b05      	cmp	r3, #5
 8006f9c:	d101      	bne.n	8006fa2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e03b      	b.n	800701a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	6a1a      	ldr	r2, [r3, #32]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f022 0201 	bic.w	r2, r2, #1
 8006fb8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	699b      	ldr	r3, [r3, #24]
 8006fc0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fc8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	011b      	lsls	r3, r3, #4
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68ba      	ldr	r2, [r7, #8]
 8006fdc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	621a      	str	r2, [r3, #32]
      break;
 8006fe6:	e017      	b.n	8007018 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6818      	ldr	r0, [r3, #0]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	6899      	ldr	r1, [r3, #8]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	f000 f817 	bl	8007028 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006ffa:	e00d      	b.n	8007018 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6818      	ldr	r0, [r3, #0]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	6899      	ldr	r1, [r3, #8]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	461a      	mov	r2, r3
 800700a:	f000 f83c 	bl	8007086 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800700e:	e003      	b.n	8007018 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	75fb      	strb	r3, [r7, #23]
      break;
 8007014:	e000      	b.n	8007018 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007016:	bf00      	nop
  }

  return status;
 8007018:	7dfb      	ldrb	r3, [r7, #23]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3718      	adds	r7, #24
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	fffefff8 	.word	0xfffefff8

08007028 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007028:	b480      	push	{r7}
 800702a:	b087      	sub	sp, #28
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6a1b      	ldr	r3, [r3, #32]
 8007038:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	f023 0201 	bic.w	r2, r3, #1
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007052:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	011b      	lsls	r3, r3, #4
 8007058:	693a      	ldr	r2, [r7, #16]
 800705a:	4313      	orrs	r3, r2
 800705c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	f023 030a 	bic.w	r3, r3, #10
 8007064:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	4313      	orrs	r3, r2
 800706c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	621a      	str	r2, [r3, #32]
}
 800707a:	bf00      	nop
 800707c:	371c      	adds	r7, #28
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007086:	b480      	push	{r7}
 8007088:	b087      	sub	sp, #28
 800708a:	af00      	add	r7, sp, #0
 800708c:	60f8      	str	r0, [r7, #12]
 800708e:	60b9      	str	r1, [r7, #8]
 8007090:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	f023 0210 	bic.w	r2, r3, #16
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	699b      	ldr	r3, [r3, #24]
 80070a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	031b      	lsls	r3, r3, #12
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80070c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	011b      	lsls	r3, r3, #4
 80070c8:	693a      	ldr	r2, [r7, #16]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	693a      	ldr	r2, [r7, #16]
 80070d8:	621a      	str	r2, [r3, #32]
}
 80070da:	bf00      	nop
 80070dc:	371c      	adds	r7, #28
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr

080070e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b085      	sub	sp, #20
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070fe:	683a      	ldr	r2, [r7, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	4313      	orrs	r3, r2
 8007104:	f043 0307 	orr.w	r3, r3, #7
 8007108:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	609a      	str	r2, [r3, #8]
}
 8007110:	bf00      	nop
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007136:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	021a      	lsls	r2, r3, #8
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	431a      	orrs	r2, r3
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	4313      	orrs	r3, r2
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	4313      	orrs	r3, r2
 8007148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	609a      	str	r2, [r3, #8]
}
 8007150:	bf00      	nop
 8007152:	371c      	adds	r7, #28
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800715c:	b480      	push	{r7}
 800715e:	b087      	sub	sp, #28
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	f003 031f 	and.w	r3, r3, #31
 800716e:	2201      	movs	r2, #1
 8007170:	fa02 f303 	lsl.w	r3, r2, r3
 8007174:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6a1a      	ldr	r2, [r3, #32]
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	43db      	mvns	r3, r3
 800717e:	401a      	ands	r2, r3
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6a1a      	ldr	r2, [r3, #32]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f003 031f 	and.w	r3, r3, #31
 800718e:	6879      	ldr	r1, [r7, #4]
 8007190:	fa01 f303 	lsl.w	r3, r1, r3
 8007194:	431a      	orrs	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	621a      	str	r2, [r3, #32]
}
 800719a:	bf00      	nop
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
	...

080071a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d101      	bne.n	80071c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071bc:	2302      	movs	r3, #2
 80071be:	e06d      	b.n	800729c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a30      	ldr	r2, [pc, #192]	; (80072a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d004      	beq.n	80071f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a2f      	ldr	r2, [pc, #188]	; (80072ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d108      	bne.n	8007206 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80071fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	4313      	orrs	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800720c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	4313      	orrs	r3, r2
 8007216:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a20      	ldr	r2, [pc, #128]	; (80072a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d022      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007232:	d01d      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a1d      	ldr	r2, [pc, #116]	; (80072b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d018      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a1c      	ldr	r2, [pc, #112]	; (80072b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d013      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a1a      	ldr	r2, [pc, #104]	; (80072b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d00e      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a15      	ldr	r2, [pc, #84]	; (80072ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d009      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a16      	ldr	r2, [pc, #88]	; (80072bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d004      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a15      	ldr	r2, [pc, #84]	; (80072c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d10c      	bne.n	800728a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007276:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	4313      	orrs	r3, r2
 8007280:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3714      	adds	r7, #20
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	40010000 	.word	0x40010000
 80072ac:	40010400 	.word	0x40010400
 80072b0:	40000400 	.word	0x40000400
 80072b4:	40000800 	.word	0x40000800
 80072b8:	40000c00 	.word	0x40000c00
 80072bc:	40014000 	.word	0x40014000
 80072c0:	40001800 	.word	0x40001800

080072c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e040      	b.n	8007394 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fb fff0 	bl	8003308 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2224      	movs	r2, #36	; 0x24
 800732c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0201 	bic.w	r2, r2, #1
 800733c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 fbe8 	bl	8007b14 <UART_SetConfig>
 8007344:	4603      	mov	r3, r0
 8007346:	2b01      	cmp	r3, #1
 8007348:	d101      	bne.n	800734e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e022      	b.n	8007394 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 fe3e 	bl	8007fd8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800736a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689a      	ldr	r2, [r3, #8]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800737a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f042 0201 	orr.w	r2, r2, #1
 800738a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 fec5 	bl	800811c <UART_CheckIdleState>
 8007392:	4603      	mov	r3, r0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3708      	adds	r7, #8
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800739c:	b480      	push	{r7}
 800739e:	b08b      	sub	sp, #44	; 0x2c
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	4613      	mov	r3, r2
 80073a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073ae:	2b20      	cmp	r3, #32
 80073b0:	d156      	bne.n	8007460 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d002      	beq.n	80073be <HAL_UART_Transmit_IT+0x22>
 80073b8:	88fb      	ldrh	r3, [r7, #6]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d101      	bne.n	80073c2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e04f      	b.n	8007462 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d101      	bne.n	80073d0 <HAL_UART_Transmit_IT+0x34>
 80073cc:	2302      	movs	r3, #2
 80073ce:	e048      	b.n	8007462 <HAL_UART_Transmit_IT+0xc6>
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	88fa      	ldrh	r2, [r7, #6]
 80073e2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	88fa      	ldrh	r2, [r7, #6]
 80073ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2221      	movs	r2, #33	; 0x21
 8007400:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800740a:	d107      	bne.n	800741c <HAL_UART_Transmit_IT+0x80>
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d103      	bne.n	800741c <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	4a16      	ldr	r2, [pc, #88]	; (8007470 <HAL_UART_Transmit_IT+0xd4>)
 8007418:	669a      	str	r2, [r3, #104]	; 0x68
 800741a:	e002      	b.n	8007422 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4a15      	ldr	r2, [pc, #84]	; (8007474 <HAL_UART_Transmit_IT+0xd8>)
 8007420:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	e853 3f00 	ldrex	r3, [r3]
 8007436:	613b      	str	r3, [r7, #16]
   return(result);
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800743e:	627b      	str	r3, [r7, #36]	; 0x24
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	461a      	mov	r2, r3
 8007446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007448:	623b      	str	r3, [r7, #32]
 800744a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744c:	69f9      	ldr	r1, [r7, #28]
 800744e:	6a3a      	ldr	r2, [r7, #32]
 8007450:	e841 2300 	strex	r3, r2, [r1]
 8007454:	61bb      	str	r3, [r7, #24]
   return(result);
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e6      	bne.n	800742a <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 800745c:	2300      	movs	r3, #0
 800745e:	e000      	b.n	8007462 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8007460:	2302      	movs	r3, #2
  }
}
 8007462:	4618      	mov	r0, r3
 8007464:	372c      	adds	r7, #44	; 0x2c
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr
 800746e:	bf00      	nop
 8007470:	08008675 	.word	0x08008675
 8007474:	080085bf 	.word	0x080085bf

08007478 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b08a      	sub	sp, #40	; 0x28
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	60b9      	str	r1, [r7, #8]
 8007482:	4613      	mov	r3, r2
 8007484:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800748a:	2b20      	cmp	r3, #32
 800748c:	d13d      	bne.n	800750a <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d002      	beq.n	800749a <HAL_UART_Receive_IT+0x22>
 8007494:	88fb      	ldrh	r3, [r7, #6]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d101      	bne.n	800749e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	e036      	b.n	800750c <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d101      	bne.n	80074ac <HAL_UART_Receive_IT+0x34>
 80074a8:	2302      	movs	r3, #2
 80074aa:	e02f      	b.n	800750c <HAL_UART_Receive_IT+0x94>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2200      	movs	r2, #0
 80074b8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d018      	beq.n	80074fa <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	e853 3f00 	ldrex	r3, [r3]
 80074d4:	613b      	str	r3, [r7, #16]
   return(result);
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80074dc:	627b      	str	r3, [r7, #36]	; 0x24
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	461a      	mov	r2, r3
 80074e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e6:	623b      	str	r3, [r7, #32]
 80074e8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ea:	69f9      	ldr	r1, [r7, #28]
 80074ec:	6a3a      	ldr	r2, [r7, #32]
 80074ee:	e841 2300 	strex	r3, r2, [r1]
 80074f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1e6      	bne.n	80074c8 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80074fa:	88fb      	ldrh	r3, [r7, #6]
 80074fc:	461a      	mov	r2, r3
 80074fe:	68b9      	ldr	r1, [r7, #8]
 8007500:	68f8      	ldr	r0, [r7, #12]
 8007502:	f000 ff19 	bl	8008338 <UART_Start_Receive_IT>
 8007506:	4603      	mov	r3, r0
 8007508:	e000      	b.n	800750c <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800750a:	2302      	movs	r3, #2
  }
}
 800750c:	4618      	mov	r0, r3
 800750e:	3728      	adds	r7, #40	; 0x28
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b0ba      	sub	sp, #232	; 0xe8
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800753a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800753e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007542:	4013      	ands	r3, r2
 8007544:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007548:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800754c:	2b00      	cmp	r3, #0
 800754e:	d115      	bne.n	800757c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007554:	f003 0320 	and.w	r3, r3, #32
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00f      	beq.n	800757c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800755c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007560:	f003 0320 	and.w	r3, r3, #32
 8007564:	2b00      	cmp	r3, #0
 8007566:	d009      	beq.n	800757c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800756c:	2b00      	cmp	r3, #0
 800756e:	f000 82a4 	beq.w	8007aba <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	4798      	blx	r3
      }
      return;
 800757a:	e29e      	b.n	8007aba <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800757c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 8117 	beq.w	80077b4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800758a:	f003 0301 	and.w	r3, r3, #1
 800758e:	2b00      	cmp	r3, #0
 8007590:	d106      	bne.n	80075a0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007592:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007596:	4b85      	ldr	r3, [pc, #532]	; (80077ac <HAL_UART_IRQHandler+0x298>)
 8007598:	4013      	ands	r3, r2
 800759a:	2b00      	cmp	r3, #0
 800759c:	f000 810a 	beq.w	80077b4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075a4:	f003 0301 	and.w	r3, r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d011      	beq.n	80075d0 <HAL_UART_IRQHandler+0xbc>
 80075ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d00b      	beq.n	80075d0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2201      	movs	r2, #1
 80075be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075c6:	f043 0201 	orr.w	r2, r3, #1
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d011      	beq.n	8007600 <HAL_UART_IRQHandler+0xec>
 80075dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075e0:	f003 0301 	and.w	r3, r3, #1
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00b      	beq.n	8007600 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2202      	movs	r2, #2
 80075ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075f6:	f043 0204 	orr.w	r2, r3, #4
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007604:	f003 0304 	and.w	r3, r3, #4
 8007608:	2b00      	cmp	r3, #0
 800760a:	d011      	beq.n	8007630 <HAL_UART_IRQHandler+0x11c>
 800760c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007610:	f003 0301 	and.w	r3, r3, #1
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00b      	beq.n	8007630 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2204      	movs	r2, #4
 800761e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007626:	f043 0202 	orr.w	r2, r3, #2
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007634:	f003 0308 	and.w	r3, r3, #8
 8007638:	2b00      	cmp	r3, #0
 800763a:	d017      	beq.n	800766c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800763c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007640:	f003 0320 	and.w	r3, r3, #32
 8007644:	2b00      	cmp	r3, #0
 8007646:	d105      	bne.n	8007654 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007648:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800764c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00b      	beq.n	800766c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2208      	movs	r2, #8
 800765a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007662:	f043 0208 	orr.w	r2, r3, #8
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800766c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007674:	2b00      	cmp	r3, #0
 8007676:	d012      	beq.n	800769e <HAL_UART_IRQHandler+0x18a>
 8007678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800767c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00c      	beq.n	800769e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800768c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007694:	f043 0220 	orr.w	r2, r3, #32
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f000 820a 	beq.w	8007abe <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80076aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076ae:	f003 0320 	and.w	r3, r3, #32
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d00d      	beq.n	80076d2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80076b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d007      	beq.n	80076d2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d003      	beq.n	80076d2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076e6:	2b40      	cmp	r3, #64	; 0x40
 80076e8:	d005      	beq.n	80076f6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80076ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d04f      	beq.n	8007796 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 fee8 	bl	80084cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007706:	2b40      	cmp	r3, #64	; 0x40
 8007708:	d141      	bne.n	800778e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	3308      	adds	r3, #8
 8007710:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007720:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007728:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007736:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800773a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007742:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007746:	e841 2300 	strex	r3, r2, [r1]
 800774a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800774e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1d9      	bne.n	800770a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800775a:	2b00      	cmp	r3, #0
 800775c:	d013      	beq.n	8007786 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007762:	4a13      	ldr	r2, [pc, #76]	; (80077b0 <HAL_UART_IRQHandler+0x29c>)
 8007764:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776a:	4618      	mov	r0, r3
 800776c:	f7fc ff3b 	bl	80045e6 <HAL_DMA_Abort_IT>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d017      	beq.n	80077a6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800777a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007780:	4610      	mov	r0, r2
 8007782:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007784:	e00f      	b.n	80077a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f9a4 	bl	8007ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800778c:	e00b      	b.n	80077a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 f9a0 	bl	8007ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007794:	e007      	b.n	80077a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f000 f99c 	bl	8007ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80077a4:	e18b      	b.n	8007abe <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077a6:	bf00      	nop
    return;
 80077a8:	e189      	b.n	8007abe <HAL_UART_IRQHandler+0x5aa>
 80077aa:	bf00      	nop
 80077ac:	04000120 	.word	0x04000120
 80077b0:	08008593 	.word	0x08008593

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	f040 8144 	bne.w	8007a46 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80077be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077c2:	f003 0310 	and.w	r3, r3, #16
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 813d 	beq.w	8007a46 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80077cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077d0:	f003 0310 	and.w	r3, r3, #16
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	f000 8136 	beq.w	8007a46 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2210      	movs	r2, #16
 80077e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ec:	2b40      	cmp	r3, #64	; 0x40
 80077ee:	f040 80b2 	bne.w	8007956 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077fe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007802:	2b00      	cmp	r3, #0
 8007804:	f000 815d 	beq.w	8007ac2 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800780e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007812:	429a      	cmp	r2, r3
 8007814:	f080 8155 	bcs.w	8007ac2 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800781e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007826:	69db      	ldr	r3, [r3, #28]
 8007828:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800782c:	f000 8085 	beq.w	800793a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007838:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800783c:	e853 3f00 	ldrex	r3, [r3]
 8007840:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007844:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800784c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	461a      	mov	r2, r3
 8007856:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800785a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800785e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007862:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007866:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007872:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1da      	bne.n	8007830 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3308      	adds	r3, #8
 8007880:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007882:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007884:	e853 3f00 	ldrex	r3, [r3]
 8007888:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800788a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800788c:	f023 0301 	bic.w	r3, r3, #1
 8007890:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3308      	adds	r3, #8
 800789a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800789e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80078a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80078a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80078aa:	e841 2300 	strex	r3, r2, [r1]
 80078ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80078b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1e1      	bne.n	800787a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	3308      	adds	r3, #8
 80078bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80078c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80078c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	3308      	adds	r3, #8
 80078d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80078da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80078dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80078e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80078e2:	e841 2300 	strex	r3, r2, [r1]
 80078e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80078e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1e3      	bne.n	80078b6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2220      	movs	r2, #32
 80078f2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007900:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007902:	e853 3f00 	ldrex	r3, [r3]
 8007906:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800790a:	f023 0310 	bic.w	r3, r3, #16
 800790e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800791c:	65bb      	str	r3, [r7, #88]	; 0x58
 800791e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007920:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007922:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007924:	e841 2300 	strex	r3, r2, [r1]
 8007928:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800792a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1e4      	bne.n	80078fa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007934:	4618      	mov	r0, r3
 8007936:	f7fc fde6 	bl	8004506 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007946:	b29b      	uxth	r3, r3
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	b29b      	uxth	r3, r3
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 f8ca 	bl	8007ae8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007954:	e0b5      	b.n	8007ac2 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007962:	b29b      	uxth	r3, r3
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007970:	b29b      	uxth	r3, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 80a7 	beq.w	8007ac6 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8007978:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 80a2 	beq.w	8007ac6 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798a:	e853 3f00 	ldrex	r3, [r3]
 800798e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007992:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007996:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	461a      	mov	r2, r3
 80079a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80079a4:	647b      	str	r3, [r7, #68]	; 0x44
 80079a6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80079aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079ac:	e841 2300 	strex	r3, r2, [r1]
 80079b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80079b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d1e4      	bne.n	8007982 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	3308      	adds	r3, #8
 80079be:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c2:	e853 3f00 	ldrex	r3, [r3]
 80079c6:	623b      	str	r3, [r7, #32]
   return(result);
 80079c8:	6a3b      	ldr	r3, [r7, #32]
 80079ca:	f023 0301 	bic.w	r3, r3, #1
 80079ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	3308      	adds	r3, #8
 80079d8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80079dc:	633a      	str	r2, [r7, #48]	; 0x30
 80079de:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079e4:	e841 2300 	strex	r3, r2, [r1]
 80079e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1e3      	bne.n	80079b8 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2220      	movs	r2, #32
 80079f4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	e853 3f00 	ldrex	r3, [r3]
 8007a0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f023 0310 	bic.w	r3, r3, #16
 8007a16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007a24:	61fb      	str	r3, [r7, #28]
 8007a26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a28:	69b9      	ldr	r1, [r7, #24]
 8007a2a:	69fa      	ldr	r2, [r7, #28]
 8007a2c:	e841 2300 	strex	r3, r2, [r1]
 8007a30:	617b      	str	r3, [r7, #20]
   return(result);
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d1e4      	bne.n	8007a02 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 f852 	bl	8007ae8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a44:	e03f      	b.n	8007ac6 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00e      	beq.n	8007a70 <HAL_UART_IRQHandler+0x55c>
 8007a52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d008      	beq.n	8007a70 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007a66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f849 	bl	8007b00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a6e:	e02d      	b.n	8007acc <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00e      	beq.n	8007a9a <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d008      	beq.n	8007a9a <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d01c      	beq.n	8007aca <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	4798      	blx	r3
    }
    return;
 8007a98:	e017      	b.n	8007aca <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d012      	beq.n	8007acc <HAL_UART_IRQHandler+0x5b8>
 8007aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00c      	beq.n	8007acc <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 fe3e 	bl	8008734 <UART_EndTransmit_IT>
    return;
 8007ab8:	e008      	b.n	8007acc <HAL_UART_IRQHandler+0x5b8>
      return;
 8007aba:	bf00      	nop
 8007abc:	e006      	b.n	8007acc <HAL_UART_IRQHandler+0x5b8>
    return;
 8007abe:	bf00      	nop
 8007ac0:	e004      	b.n	8007acc <HAL_UART_IRQHandler+0x5b8>
      return;
 8007ac2:	bf00      	nop
 8007ac4:	e002      	b.n	8007acc <HAL_UART_IRQHandler+0x5b8>
      return;
 8007ac6:	bf00      	nop
 8007ac8:	e000      	b.n	8007acc <HAL_UART_IRQHandler+0x5b8>
    return;
 8007aca:	bf00      	nop
  }

}
 8007acc:	37e8      	adds	r7, #232	; 0xe8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop

08007ad4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	460b      	mov	r3, r1
 8007af2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007af4:	bf00      	nop
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b08:	bf00      	nop
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b088      	sub	sp, #32
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689a      	ldr	r2, [r3, #8]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	691b      	ldr	r3, [r3, #16]
 8007b28:	431a      	orrs	r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	69db      	ldr	r3, [r3, #28]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	4ba7      	ldr	r3, [pc, #668]	; (8007ddc <UART_SetConfig+0x2c8>)
 8007b40:	4013      	ands	r3, r2
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	6812      	ldr	r2, [r2, #0]
 8007b46:	6979      	ldr	r1, [r7, #20]
 8007b48:	430b      	orrs	r3, r1
 8007b4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	68da      	ldr	r2, [r3, #12]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	699b      	ldr	r3, [r3, #24]
 8007b66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a1b      	ldr	r3, [r3, #32]
 8007b6c:	697a      	ldr	r2, [r7, #20]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	430a      	orrs	r2, r1
 8007b84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a95      	ldr	r2, [pc, #596]	; (8007de0 <UART_SetConfig+0x2cc>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d120      	bne.n	8007bd2 <UART_SetConfig+0xbe>
 8007b90:	4b94      	ldr	r3, [pc, #592]	; (8007de4 <UART_SetConfig+0x2d0>)
 8007b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b96:	f003 0303 	and.w	r3, r3, #3
 8007b9a:	2b03      	cmp	r3, #3
 8007b9c:	d816      	bhi.n	8007bcc <UART_SetConfig+0xb8>
 8007b9e:	a201      	add	r2, pc, #4	; (adr r2, 8007ba4 <UART_SetConfig+0x90>)
 8007ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba4:	08007bb5 	.word	0x08007bb5
 8007ba8:	08007bc1 	.word	0x08007bc1
 8007bac:	08007bbb 	.word	0x08007bbb
 8007bb0:	08007bc7 	.word	0x08007bc7
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	77fb      	strb	r3, [r7, #31]
 8007bb8:	e14f      	b.n	8007e5a <UART_SetConfig+0x346>
 8007bba:	2302      	movs	r3, #2
 8007bbc:	77fb      	strb	r3, [r7, #31]
 8007bbe:	e14c      	b.n	8007e5a <UART_SetConfig+0x346>
 8007bc0:	2304      	movs	r3, #4
 8007bc2:	77fb      	strb	r3, [r7, #31]
 8007bc4:	e149      	b.n	8007e5a <UART_SetConfig+0x346>
 8007bc6:	2308      	movs	r3, #8
 8007bc8:	77fb      	strb	r3, [r7, #31]
 8007bca:	e146      	b.n	8007e5a <UART_SetConfig+0x346>
 8007bcc:	2310      	movs	r3, #16
 8007bce:	77fb      	strb	r3, [r7, #31]
 8007bd0:	e143      	b.n	8007e5a <UART_SetConfig+0x346>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a84      	ldr	r2, [pc, #528]	; (8007de8 <UART_SetConfig+0x2d4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d132      	bne.n	8007c42 <UART_SetConfig+0x12e>
 8007bdc:	4b81      	ldr	r3, [pc, #516]	; (8007de4 <UART_SetConfig+0x2d0>)
 8007bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007be2:	f003 030c 	and.w	r3, r3, #12
 8007be6:	2b0c      	cmp	r3, #12
 8007be8:	d828      	bhi.n	8007c3c <UART_SetConfig+0x128>
 8007bea:	a201      	add	r2, pc, #4	; (adr r2, 8007bf0 <UART_SetConfig+0xdc>)
 8007bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf0:	08007c25 	.word	0x08007c25
 8007bf4:	08007c3d 	.word	0x08007c3d
 8007bf8:	08007c3d 	.word	0x08007c3d
 8007bfc:	08007c3d 	.word	0x08007c3d
 8007c00:	08007c31 	.word	0x08007c31
 8007c04:	08007c3d 	.word	0x08007c3d
 8007c08:	08007c3d 	.word	0x08007c3d
 8007c0c:	08007c3d 	.word	0x08007c3d
 8007c10:	08007c2b 	.word	0x08007c2b
 8007c14:	08007c3d 	.word	0x08007c3d
 8007c18:	08007c3d 	.word	0x08007c3d
 8007c1c:	08007c3d 	.word	0x08007c3d
 8007c20:	08007c37 	.word	0x08007c37
 8007c24:	2300      	movs	r3, #0
 8007c26:	77fb      	strb	r3, [r7, #31]
 8007c28:	e117      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c2a:	2302      	movs	r3, #2
 8007c2c:	77fb      	strb	r3, [r7, #31]
 8007c2e:	e114      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c30:	2304      	movs	r3, #4
 8007c32:	77fb      	strb	r3, [r7, #31]
 8007c34:	e111      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c36:	2308      	movs	r3, #8
 8007c38:	77fb      	strb	r3, [r7, #31]
 8007c3a:	e10e      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c3c:	2310      	movs	r3, #16
 8007c3e:	77fb      	strb	r3, [r7, #31]
 8007c40:	e10b      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a69      	ldr	r2, [pc, #420]	; (8007dec <UART_SetConfig+0x2d8>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d120      	bne.n	8007c8e <UART_SetConfig+0x17a>
 8007c4c:	4b65      	ldr	r3, [pc, #404]	; (8007de4 <UART_SetConfig+0x2d0>)
 8007c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007c56:	2b30      	cmp	r3, #48	; 0x30
 8007c58:	d013      	beq.n	8007c82 <UART_SetConfig+0x16e>
 8007c5a:	2b30      	cmp	r3, #48	; 0x30
 8007c5c:	d814      	bhi.n	8007c88 <UART_SetConfig+0x174>
 8007c5e:	2b20      	cmp	r3, #32
 8007c60:	d009      	beq.n	8007c76 <UART_SetConfig+0x162>
 8007c62:	2b20      	cmp	r3, #32
 8007c64:	d810      	bhi.n	8007c88 <UART_SetConfig+0x174>
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d002      	beq.n	8007c70 <UART_SetConfig+0x15c>
 8007c6a:	2b10      	cmp	r3, #16
 8007c6c:	d006      	beq.n	8007c7c <UART_SetConfig+0x168>
 8007c6e:	e00b      	b.n	8007c88 <UART_SetConfig+0x174>
 8007c70:	2300      	movs	r3, #0
 8007c72:	77fb      	strb	r3, [r7, #31]
 8007c74:	e0f1      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c76:	2302      	movs	r3, #2
 8007c78:	77fb      	strb	r3, [r7, #31]
 8007c7a:	e0ee      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c7c:	2304      	movs	r3, #4
 8007c7e:	77fb      	strb	r3, [r7, #31]
 8007c80:	e0eb      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c82:	2308      	movs	r3, #8
 8007c84:	77fb      	strb	r3, [r7, #31]
 8007c86:	e0e8      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c88:	2310      	movs	r3, #16
 8007c8a:	77fb      	strb	r3, [r7, #31]
 8007c8c:	e0e5      	b.n	8007e5a <UART_SetConfig+0x346>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a57      	ldr	r2, [pc, #348]	; (8007df0 <UART_SetConfig+0x2dc>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d120      	bne.n	8007cda <UART_SetConfig+0x1c6>
 8007c98:	4b52      	ldr	r3, [pc, #328]	; (8007de4 <UART_SetConfig+0x2d0>)
 8007c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007ca2:	2bc0      	cmp	r3, #192	; 0xc0
 8007ca4:	d013      	beq.n	8007cce <UART_SetConfig+0x1ba>
 8007ca6:	2bc0      	cmp	r3, #192	; 0xc0
 8007ca8:	d814      	bhi.n	8007cd4 <UART_SetConfig+0x1c0>
 8007caa:	2b80      	cmp	r3, #128	; 0x80
 8007cac:	d009      	beq.n	8007cc2 <UART_SetConfig+0x1ae>
 8007cae:	2b80      	cmp	r3, #128	; 0x80
 8007cb0:	d810      	bhi.n	8007cd4 <UART_SetConfig+0x1c0>
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d002      	beq.n	8007cbc <UART_SetConfig+0x1a8>
 8007cb6:	2b40      	cmp	r3, #64	; 0x40
 8007cb8:	d006      	beq.n	8007cc8 <UART_SetConfig+0x1b4>
 8007cba:	e00b      	b.n	8007cd4 <UART_SetConfig+0x1c0>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	77fb      	strb	r3, [r7, #31]
 8007cc0:	e0cb      	b.n	8007e5a <UART_SetConfig+0x346>
 8007cc2:	2302      	movs	r3, #2
 8007cc4:	77fb      	strb	r3, [r7, #31]
 8007cc6:	e0c8      	b.n	8007e5a <UART_SetConfig+0x346>
 8007cc8:	2304      	movs	r3, #4
 8007cca:	77fb      	strb	r3, [r7, #31]
 8007ccc:	e0c5      	b.n	8007e5a <UART_SetConfig+0x346>
 8007cce:	2308      	movs	r3, #8
 8007cd0:	77fb      	strb	r3, [r7, #31]
 8007cd2:	e0c2      	b.n	8007e5a <UART_SetConfig+0x346>
 8007cd4:	2310      	movs	r3, #16
 8007cd6:	77fb      	strb	r3, [r7, #31]
 8007cd8:	e0bf      	b.n	8007e5a <UART_SetConfig+0x346>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a45      	ldr	r2, [pc, #276]	; (8007df4 <UART_SetConfig+0x2e0>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d125      	bne.n	8007d30 <UART_SetConfig+0x21c>
 8007ce4:	4b3f      	ldr	r3, [pc, #252]	; (8007de4 <UART_SetConfig+0x2d0>)
 8007ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cf2:	d017      	beq.n	8007d24 <UART_SetConfig+0x210>
 8007cf4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cf8:	d817      	bhi.n	8007d2a <UART_SetConfig+0x216>
 8007cfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cfe:	d00b      	beq.n	8007d18 <UART_SetConfig+0x204>
 8007d00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d04:	d811      	bhi.n	8007d2a <UART_SetConfig+0x216>
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d003      	beq.n	8007d12 <UART_SetConfig+0x1fe>
 8007d0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d0e:	d006      	beq.n	8007d1e <UART_SetConfig+0x20a>
 8007d10:	e00b      	b.n	8007d2a <UART_SetConfig+0x216>
 8007d12:	2300      	movs	r3, #0
 8007d14:	77fb      	strb	r3, [r7, #31]
 8007d16:	e0a0      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	77fb      	strb	r3, [r7, #31]
 8007d1c:	e09d      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d1e:	2304      	movs	r3, #4
 8007d20:	77fb      	strb	r3, [r7, #31]
 8007d22:	e09a      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d24:	2308      	movs	r3, #8
 8007d26:	77fb      	strb	r3, [r7, #31]
 8007d28:	e097      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d2a:	2310      	movs	r3, #16
 8007d2c:	77fb      	strb	r3, [r7, #31]
 8007d2e:	e094      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a30      	ldr	r2, [pc, #192]	; (8007df8 <UART_SetConfig+0x2e4>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d125      	bne.n	8007d86 <UART_SetConfig+0x272>
 8007d3a:	4b2a      	ldr	r3, [pc, #168]	; (8007de4 <UART_SetConfig+0x2d0>)
 8007d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007d44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d48:	d017      	beq.n	8007d7a <UART_SetConfig+0x266>
 8007d4a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d4e:	d817      	bhi.n	8007d80 <UART_SetConfig+0x26c>
 8007d50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d54:	d00b      	beq.n	8007d6e <UART_SetConfig+0x25a>
 8007d56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d5a:	d811      	bhi.n	8007d80 <UART_SetConfig+0x26c>
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d003      	beq.n	8007d68 <UART_SetConfig+0x254>
 8007d60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d64:	d006      	beq.n	8007d74 <UART_SetConfig+0x260>
 8007d66:	e00b      	b.n	8007d80 <UART_SetConfig+0x26c>
 8007d68:	2301      	movs	r3, #1
 8007d6a:	77fb      	strb	r3, [r7, #31]
 8007d6c:	e075      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d6e:	2302      	movs	r3, #2
 8007d70:	77fb      	strb	r3, [r7, #31]
 8007d72:	e072      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d74:	2304      	movs	r3, #4
 8007d76:	77fb      	strb	r3, [r7, #31]
 8007d78:	e06f      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d7a:	2308      	movs	r3, #8
 8007d7c:	77fb      	strb	r3, [r7, #31]
 8007d7e:	e06c      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d80:	2310      	movs	r3, #16
 8007d82:	77fb      	strb	r3, [r7, #31]
 8007d84:	e069      	b.n	8007e5a <UART_SetConfig+0x346>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a1c      	ldr	r2, [pc, #112]	; (8007dfc <UART_SetConfig+0x2e8>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d137      	bne.n	8007e00 <UART_SetConfig+0x2ec>
 8007d90:	4b14      	ldr	r3, [pc, #80]	; (8007de4 <UART_SetConfig+0x2d0>)
 8007d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d96:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007d9a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d9e:	d017      	beq.n	8007dd0 <UART_SetConfig+0x2bc>
 8007da0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007da4:	d817      	bhi.n	8007dd6 <UART_SetConfig+0x2c2>
 8007da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007daa:	d00b      	beq.n	8007dc4 <UART_SetConfig+0x2b0>
 8007dac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007db0:	d811      	bhi.n	8007dd6 <UART_SetConfig+0x2c2>
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d003      	beq.n	8007dbe <UART_SetConfig+0x2aa>
 8007db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dba:	d006      	beq.n	8007dca <UART_SetConfig+0x2b6>
 8007dbc:	e00b      	b.n	8007dd6 <UART_SetConfig+0x2c2>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	77fb      	strb	r3, [r7, #31]
 8007dc2:	e04a      	b.n	8007e5a <UART_SetConfig+0x346>
 8007dc4:	2302      	movs	r3, #2
 8007dc6:	77fb      	strb	r3, [r7, #31]
 8007dc8:	e047      	b.n	8007e5a <UART_SetConfig+0x346>
 8007dca:	2304      	movs	r3, #4
 8007dcc:	77fb      	strb	r3, [r7, #31]
 8007dce:	e044      	b.n	8007e5a <UART_SetConfig+0x346>
 8007dd0:	2308      	movs	r3, #8
 8007dd2:	77fb      	strb	r3, [r7, #31]
 8007dd4:	e041      	b.n	8007e5a <UART_SetConfig+0x346>
 8007dd6:	2310      	movs	r3, #16
 8007dd8:	77fb      	strb	r3, [r7, #31]
 8007dda:	e03e      	b.n	8007e5a <UART_SetConfig+0x346>
 8007ddc:	efff69f3 	.word	0xefff69f3
 8007de0:	40011000 	.word	0x40011000
 8007de4:	40023800 	.word	0x40023800
 8007de8:	40004400 	.word	0x40004400
 8007dec:	40004800 	.word	0x40004800
 8007df0:	40004c00 	.word	0x40004c00
 8007df4:	40005000 	.word	0x40005000
 8007df8:	40011400 	.word	0x40011400
 8007dfc:	40007800 	.word	0x40007800
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a71      	ldr	r2, [pc, #452]	; (8007fcc <UART_SetConfig+0x4b8>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d125      	bne.n	8007e56 <UART_SetConfig+0x342>
 8007e0a:	4b71      	ldr	r3, [pc, #452]	; (8007fd0 <UART_SetConfig+0x4bc>)
 8007e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007e14:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e18:	d017      	beq.n	8007e4a <UART_SetConfig+0x336>
 8007e1a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e1e:	d817      	bhi.n	8007e50 <UART_SetConfig+0x33c>
 8007e20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e24:	d00b      	beq.n	8007e3e <UART_SetConfig+0x32a>
 8007e26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e2a:	d811      	bhi.n	8007e50 <UART_SetConfig+0x33c>
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d003      	beq.n	8007e38 <UART_SetConfig+0x324>
 8007e30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e34:	d006      	beq.n	8007e44 <UART_SetConfig+0x330>
 8007e36:	e00b      	b.n	8007e50 <UART_SetConfig+0x33c>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	77fb      	strb	r3, [r7, #31]
 8007e3c:	e00d      	b.n	8007e5a <UART_SetConfig+0x346>
 8007e3e:	2302      	movs	r3, #2
 8007e40:	77fb      	strb	r3, [r7, #31]
 8007e42:	e00a      	b.n	8007e5a <UART_SetConfig+0x346>
 8007e44:	2304      	movs	r3, #4
 8007e46:	77fb      	strb	r3, [r7, #31]
 8007e48:	e007      	b.n	8007e5a <UART_SetConfig+0x346>
 8007e4a:	2308      	movs	r3, #8
 8007e4c:	77fb      	strb	r3, [r7, #31]
 8007e4e:	e004      	b.n	8007e5a <UART_SetConfig+0x346>
 8007e50:	2310      	movs	r3, #16
 8007e52:	77fb      	strb	r3, [r7, #31]
 8007e54:	e001      	b.n	8007e5a <UART_SetConfig+0x346>
 8007e56:	2310      	movs	r3, #16
 8007e58:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	69db      	ldr	r3, [r3, #28]
 8007e5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e62:	d15a      	bne.n	8007f1a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007e64:	7ffb      	ldrb	r3, [r7, #31]
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d827      	bhi.n	8007eba <UART_SetConfig+0x3a6>
 8007e6a:	a201      	add	r2, pc, #4	; (adr r2, 8007e70 <UART_SetConfig+0x35c>)
 8007e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e70:	08007e95 	.word	0x08007e95
 8007e74:	08007e9d 	.word	0x08007e9d
 8007e78:	08007ea5 	.word	0x08007ea5
 8007e7c:	08007ebb 	.word	0x08007ebb
 8007e80:	08007eab 	.word	0x08007eab
 8007e84:	08007ebb 	.word	0x08007ebb
 8007e88:	08007ebb 	.word	0x08007ebb
 8007e8c:	08007ebb 	.word	0x08007ebb
 8007e90:	08007eb3 	.word	0x08007eb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e94:	f7fd fa9a 	bl	80053cc <HAL_RCC_GetPCLK1Freq>
 8007e98:	61b8      	str	r0, [r7, #24]
        break;
 8007e9a:	e013      	b.n	8007ec4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e9c:	f7fd faaa 	bl	80053f4 <HAL_RCC_GetPCLK2Freq>
 8007ea0:	61b8      	str	r0, [r7, #24]
        break;
 8007ea2:	e00f      	b.n	8007ec4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ea4:	4b4b      	ldr	r3, [pc, #300]	; (8007fd4 <UART_SetConfig+0x4c0>)
 8007ea6:	61bb      	str	r3, [r7, #24]
        break;
 8007ea8:	e00c      	b.n	8007ec4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eaa:	f7fd f9a1 	bl	80051f0 <HAL_RCC_GetSysClockFreq>
 8007eae:	61b8      	str	r0, [r7, #24]
        break;
 8007eb0:	e008      	b.n	8007ec4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eb6:	61bb      	str	r3, [r7, #24]
        break;
 8007eb8:	e004      	b.n	8007ec4 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	77bb      	strb	r3, [r7, #30]
        break;
 8007ec2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d074      	beq.n	8007fb4 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	005a      	lsls	r2, r3, #1
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	085b      	lsrs	r3, r3, #1
 8007ed4:	441a      	add	r2, r3
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ede:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	2b0f      	cmp	r3, #15
 8007ee4:	d916      	bls.n	8007f14 <UART_SetConfig+0x400>
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007eec:	d212      	bcs.n	8007f14 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	f023 030f 	bic.w	r3, r3, #15
 8007ef6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	085b      	lsrs	r3, r3, #1
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	f003 0307 	and.w	r3, r3, #7
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	89fb      	ldrh	r3, [r7, #14]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	89fa      	ldrh	r2, [r7, #14]
 8007f10:	60da      	str	r2, [r3, #12]
 8007f12:	e04f      	b.n	8007fb4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	77bb      	strb	r3, [r7, #30]
 8007f18:	e04c      	b.n	8007fb4 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f1a:	7ffb      	ldrb	r3, [r7, #31]
 8007f1c:	2b08      	cmp	r3, #8
 8007f1e:	d828      	bhi.n	8007f72 <UART_SetConfig+0x45e>
 8007f20:	a201      	add	r2, pc, #4	; (adr r2, 8007f28 <UART_SetConfig+0x414>)
 8007f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f26:	bf00      	nop
 8007f28:	08007f4d 	.word	0x08007f4d
 8007f2c:	08007f55 	.word	0x08007f55
 8007f30:	08007f5d 	.word	0x08007f5d
 8007f34:	08007f73 	.word	0x08007f73
 8007f38:	08007f63 	.word	0x08007f63
 8007f3c:	08007f73 	.word	0x08007f73
 8007f40:	08007f73 	.word	0x08007f73
 8007f44:	08007f73 	.word	0x08007f73
 8007f48:	08007f6b 	.word	0x08007f6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f4c:	f7fd fa3e 	bl	80053cc <HAL_RCC_GetPCLK1Freq>
 8007f50:	61b8      	str	r0, [r7, #24]
        break;
 8007f52:	e013      	b.n	8007f7c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f54:	f7fd fa4e 	bl	80053f4 <HAL_RCC_GetPCLK2Freq>
 8007f58:	61b8      	str	r0, [r7, #24]
        break;
 8007f5a:	e00f      	b.n	8007f7c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f5c:	4b1d      	ldr	r3, [pc, #116]	; (8007fd4 <UART_SetConfig+0x4c0>)
 8007f5e:	61bb      	str	r3, [r7, #24]
        break;
 8007f60:	e00c      	b.n	8007f7c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f62:	f7fd f945 	bl	80051f0 <HAL_RCC_GetSysClockFreq>
 8007f66:	61b8      	str	r0, [r7, #24]
        break;
 8007f68:	e008      	b.n	8007f7c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f6e:	61bb      	str	r3, [r7, #24]
        break;
 8007f70:	e004      	b.n	8007f7c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007f72:	2300      	movs	r3, #0
 8007f74:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	77bb      	strb	r3, [r7, #30]
        break;
 8007f7a:	bf00      	nop
    }

    if (pclk != 0U)
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d018      	beq.n	8007fb4 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	085a      	lsrs	r2, r3, #1
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	441a      	add	r2, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f94:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	2b0f      	cmp	r3, #15
 8007f9a:	d909      	bls.n	8007fb0 <UART_SetConfig+0x49c>
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fa2:	d205      	bcs.n	8007fb0 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	b29a      	uxth	r2, r3
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	60da      	str	r2, [r3, #12]
 8007fae:	e001      	b.n	8007fb4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007fc0:	7fbb      	ldrb	r3, [r7, #30]
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3720      	adds	r7, #32
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	bf00      	nop
 8007fcc:	40007c00 	.word	0x40007c00
 8007fd0:	40023800 	.word	0x40023800
 8007fd4:	00f42400 	.word	0x00f42400

08007fd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe4:	f003 0301 	and.w	r3, r3, #1
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00a      	beq.n	8008002 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008006:	f003 0302 	and.w	r3, r3, #2
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00a      	beq.n	8008024 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	430a      	orrs	r2, r1
 8008022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008028:	f003 0304 	and.w	r3, r3, #4
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00a      	beq.n	8008046 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	430a      	orrs	r2, r1
 8008044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804a:	f003 0308 	and.w	r3, r3, #8
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00a      	beq.n	8008068 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	430a      	orrs	r2, r1
 8008066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800806c:	f003 0310 	and.w	r3, r3, #16
 8008070:	2b00      	cmp	r3, #0
 8008072:	d00a      	beq.n	800808a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	430a      	orrs	r2, r1
 8008088:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808e:	f003 0320 	and.w	r3, r3, #32
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00a      	beq.n	80080ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	430a      	orrs	r2, r1
 80080aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d01a      	beq.n	80080ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	430a      	orrs	r2, r1
 80080cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080d6:	d10a      	bne.n	80080ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	430a      	orrs	r2, r1
 80080ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00a      	beq.n	8008110 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	430a      	orrs	r2, r1
 800810e:	605a      	str	r2, [r3, #4]
  }
}
 8008110:	bf00      	nop
 8008112:	370c      	adds	r7, #12
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr

0800811c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b086      	sub	sp, #24
 8008120:	af02      	add	r7, sp, #8
 8008122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800812c:	f7fb fadc 	bl	80036e8 <HAL_GetTick>
 8008130:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0308 	and.w	r3, r3, #8
 800813c:	2b08      	cmp	r3, #8
 800813e:	d10e      	bne.n	800815e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008140:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008144:	9300      	str	r3, [sp, #0]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 f82d 	bl	80081ae <UART_WaitOnFlagUntilTimeout>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d001      	beq.n	800815e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800815a:	2303      	movs	r3, #3
 800815c:	e023      	b.n	80081a6 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0304 	and.w	r3, r3, #4
 8008168:	2b04      	cmp	r3, #4
 800816a:	d10e      	bne.n	800818a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800816c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2200      	movs	r2, #0
 8008176:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 f817 	bl	80081ae <UART_WaitOnFlagUntilTimeout>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d001      	beq.n	800818a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e00d      	b.n	80081a6 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2220      	movs	r2, #32
 800818e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2220      	movs	r2, #32
 8008194:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b09c      	sub	sp, #112	; 0x70
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	60f8      	str	r0, [r7, #12]
 80081b6:	60b9      	str	r1, [r7, #8]
 80081b8:	603b      	str	r3, [r7, #0]
 80081ba:	4613      	mov	r3, r2
 80081bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081be:	e0a5      	b.n	800830c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c6:	f000 80a1 	beq.w	800830c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081ca:	f7fb fa8d 	bl	80036e8 <HAL_GetTick>
 80081ce:	4602      	mov	r2, r0
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	1ad3      	subs	r3, r2, r3
 80081d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d302      	bcc.n	80081e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80081da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d13e      	bne.n	800825e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081e8:	e853 3f00 	ldrex	r3, [r3]
 80081ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80081ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80081f4:	667b      	str	r3, [r7, #100]	; 0x64
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008200:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008202:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008204:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008206:	e841 2300 	strex	r3, r2, [r1]
 800820a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800820c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1e6      	bne.n	80081e0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3308      	adds	r3, #8
 8008218:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800821c:	e853 3f00 	ldrex	r3, [r3]
 8008220:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008224:	f023 0301 	bic.w	r3, r3, #1
 8008228:	663b      	str	r3, [r7, #96]	; 0x60
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	3308      	adds	r3, #8
 8008230:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008232:	64ba      	str	r2, [r7, #72]	; 0x48
 8008234:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008236:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008238:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008240:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e5      	bne.n	8008212 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2220      	movs	r2, #32
 800824a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2220      	movs	r2, #32
 8008250:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800825a:	2303      	movs	r3, #3
 800825c:	e067      	b.n	800832e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f003 0304 	and.w	r3, r3, #4
 8008268:	2b00      	cmp	r3, #0
 800826a:	d04f      	beq.n	800830c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	69db      	ldr	r3, [r3, #28]
 8008272:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008276:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800827a:	d147      	bne.n	800830c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008284:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800828e:	e853 3f00 	ldrex	r3, [r3]
 8008292:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008296:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800829a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	461a      	mov	r2, r3
 80082a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082a4:	637b      	str	r3, [r7, #52]	; 0x34
 80082a6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082ac:	e841 2300 	strex	r3, r2, [r1]
 80082b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1e6      	bne.n	8008286 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	3308      	adds	r3, #8
 80082be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	e853 3f00 	ldrex	r3, [r3]
 80082c6:	613b      	str	r3, [r7, #16]
   return(result);
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	f023 0301 	bic.w	r3, r3, #1
 80082ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3308      	adds	r3, #8
 80082d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80082d8:	623a      	str	r2, [r7, #32]
 80082da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082dc:	69f9      	ldr	r1, [r7, #28]
 80082de:	6a3a      	ldr	r2, [r7, #32]
 80082e0:	e841 2300 	strex	r3, r2, [r1]
 80082e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d1e5      	bne.n	80082b8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2220      	movs	r2, #32
 80082f0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2220      	movs	r2, #32
 80082f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2220      	movs	r2, #32
 80082fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2200      	movs	r2, #0
 8008304:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	e010      	b.n	800832e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	69da      	ldr	r2, [r3, #28]
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	4013      	ands	r3, r2
 8008316:	68ba      	ldr	r2, [r7, #8]
 8008318:	429a      	cmp	r2, r3
 800831a:	bf0c      	ite	eq
 800831c:	2301      	moveq	r3, #1
 800831e:	2300      	movne	r3, #0
 8008320:	b2db      	uxtb	r3, r3
 8008322:	461a      	mov	r2, r3
 8008324:	79fb      	ldrb	r3, [r7, #7]
 8008326:	429a      	cmp	r2, r3
 8008328:	f43f af4a 	beq.w	80081c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3770      	adds	r7, #112	; 0x70
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
	...

08008338 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008338:	b480      	push	{r7}
 800833a:	b097      	sub	sp, #92	; 0x5c
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	4613      	mov	r3, r2
 8008344:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	68ba      	ldr	r2, [r7, #8]
 800834a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	88fa      	ldrh	r2, [r7, #6]
 8008350:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	88fa      	ldrh	r2, [r7, #6]
 8008358:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2200      	movs	r2, #0
 8008360:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800836a:	d10e      	bne.n	800838a <UART_Start_Receive_IT+0x52>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d105      	bne.n	8008380 <UART_Start_Receive_IT+0x48>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f240 12ff 	movw	r2, #511	; 0x1ff
 800837a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800837e:	e02d      	b.n	80083dc <UART_Start_Receive_IT+0xa4>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	22ff      	movs	r2, #255	; 0xff
 8008384:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008388:	e028      	b.n	80083dc <UART_Start_Receive_IT+0xa4>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10d      	bne.n	80083ae <UART_Start_Receive_IT+0x76>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	691b      	ldr	r3, [r3, #16]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d104      	bne.n	80083a4 <UART_Start_Receive_IT+0x6c>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	22ff      	movs	r2, #255	; 0xff
 800839e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083a2:	e01b      	b.n	80083dc <UART_Start_Receive_IT+0xa4>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	227f      	movs	r2, #127	; 0x7f
 80083a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083ac:	e016      	b.n	80083dc <UART_Start_Receive_IT+0xa4>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80083b6:	d10d      	bne.n	80083d4 <UART_Start_Receive_IT+0x9c>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	691b      	ldr	r3, [r3, #16]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d104      	bne.n	80083ca <UART_Start_Receive_IT+0x92>
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	227f      	movs	r2, #127	; 0x7f
 80083c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083c8:	e008      	b.n	80083dc <UART_Start_Receive_IT+0xa4>
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	223f      	movs	r2, #63	; 0x3f
 80083ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083d2:	e003      	b.n	80083dc <UART_Start_Receive_IT+0xa4>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2222      	movs	r2, #34	; 0x22
 80083e8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	3308      	adds	r3, #8
 80083f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083f4:	e853 3f00 	ldrex	r3, [r3]
 80083f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083fc:	f043 0301 	orr.w	r3, r3, #1
 8008400:	657b      	str	r3, [r7, #84]	; 0x54
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	3308      	adds	r3, #8
 8008408:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800840a:	64ba      	str	r2, [r7, #72]	; 0x48
 800840c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008410:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008412:	e841 2300 	strex	r3, r2, [r1]
 8008416:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008418:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1e5      	bne.n	80083ea <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008426:	d107      	bne.n	8008438 <UART_Start_Receive_IT+0x100>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d103      	bne.n	8008438 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	4a24      	ldr	r2, [pc, #144]	; (80084c4 <UART_Start_Receive_IT+0x18c>)
 8008434:	665a      	str	r2, [r3, #100]	; 0x64
 8008436:	e002      	b.n	800843e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	4a23      	ldr	r2, [pc, #140]	; (80084c8 <UART_Start_Receive_IT+0x190>)
 800843c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d019      	beq.n	8008482 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008456:	e853 3f00 	ldrex	r3, [r3]
 800845a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800845c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008462:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	461a      	mov	r2, r3
 800846a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800846c:	637b      	str	r3, [r7, #52]	; 0x34
 800846e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008470:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008472:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008474:	e841 2300 	strex	r3, r2, [r1]
 8008478:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800847a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1e6      	bne.n	800844e <UART_Start_Receive_IT+0x116>
 8008480:	e018      	b.n	80084b4 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	e853 3f00 	ldrex	r3, [r3]
 800848e:	613b      	str	r3, [r7, #16]
   return(result);
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	f043 0320 	orr.w	r3, r3, #32
 8008496:	653b      	str	r3, [r7, #80]	; 0x50
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	461a      	mov	r2, r3
 800849e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084a0:	623b      	str	r3, [r7, #32]
 80084a2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a4:	69f9      	ldr	r1, [r7, #28]
 80084a6:	6a3a      	ldr	r2, [r7, #32]
 80084a8:	e841 2300 	strex	r3, r2, [r1]
 80084ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d1e6      	bne.n	8008482 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	375c      	adds	r7, #92	; 0x5c
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	080088e5 	.word	0x080088e5
 80084c8:	08008789 	.word	0x08008789

080084cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b095      	sub	sp, #84	; 0x54
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084dc:	e853 3f00 	ldrex	r3, [r3]
 80084e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80084e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	461a      	mov	r2, r3
 80084f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084f2:	643b      	str	r3, [r7, #64]	; 0x40
 80084f4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80084f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80084fa:	e841 2300 	strex	r3, r2, [r1]
 80084fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1e6      	bne.n	80084d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3308      	adds	r3, #8
 800850c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850e:	6a3b      	ldr	r3, [r7, #32]
 8008510:	e853 3f00 	ldrex	r3, [r3]
 8008514:	61fb      	str	r3, [r7, #28]
   return(result);
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	f023 0301 	bic.w	r3, r3, #1
 800851c:	64bb      	str	r3, [r7, #72]	; 0x48
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3308      	adds	r3, #8
 8008524:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008526:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008528:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800852c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e5      	bne.n	8008506 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800853e:	2b01      	cmp	r3, #1
 8008540:	d118      	bne.n	8008574 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	e853 3f00 	ldrex	r3, [r3]
 800854e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	f023 0310 	bic.w	r3, r3, #16
 8008556:	647b      	str	r3, [r7, #68]	; 0x44
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	461a      	mov	r2, r3
 800855e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008560:	61bb      	str	r3, [r7, #24]
 8008562:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008564:	6979      	ldr	r1, [r7, #20]
 8008566:	69ba      	ldr	r2, [r7, #24]
 8008568:	e841 2300 	strex	r3, r2, [r1]
 800856c:	613b      	str	r3, [r7, #16]
   return(result);
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d1e6      	bne.n	8008542 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2220      	movs	r2, #32
 8008578:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008586:	bf00      	nop
 8008588:	3754      	adds	r7, #84	; 0x54
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr

08008592 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008592:	b580      	push	{r7, lr}
 8008594:	b084      	sub	sp, #16
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f7ff fa8f 	bl	8007ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085b6:	bf00      	nop
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80085be:	b480      	push	{r7}
 80085c0:	b08f      	sub	sp, #60	; 0x3c
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085ca:	2b21      	cmp	r3, #33	; 0x21
 80085cc:	d14c      	bne.n	8008668 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d132      	bne.n	8008640 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	6a3b      	ldr	r3, [r7, #32]
 80085e2:	e853 3f00 	ldrex	r3, [r3]
 80085e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085ee:	637b      	str	r3, [r7, #52]	; 0x34
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085fa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008600:	e841 2300 	strex	r3, r2, [r1]
 8008604:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e6      	bne.n	80085da <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	60bb      	str	r3, [r7, #8]
   return(result);
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008620:	633b      	str	r3, [r7, #48]	; 0x30
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	461a      	mov	r2, r3
 8008628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800862a:	61bb      	str	r3, [r7, #24]
 800862c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862e:	6979      	ldr	r1, [r7, #20]
 8008630:	69ba      	ldr	r2, [r7, #24]
 8008632:	e841 2300 	strex	r3, r2, [r1]
 8008636:	613b      	str	r3, [r7, #16]
   return(result);
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1e6      	bne.n	800860c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800863e:	e013      	b.n	8008668 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008644:	781a      	ldrb	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008650:	1c5a      	adds	r2, r3, #1
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800865c:	b29b      	uxth	r3, r3
 800865e:	3b01      	subs	r3, #1
 8008660:	b29a      	uxth	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008668:	bf00      	nop
 800866a:	373c      	adds	r7, #60	; 0x3c
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008674:	b480      	push	{r7}
 8008676:	b091      	sub	sp, #68	; 0x44
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008680:	2b21      	cmp	r3, #33	; 0x21
 8008682:	d151      	bne.n	8008728 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800868a:	b29b      	uxth	r3, r3
 800868c:	2b00      	cmp	r3, #0
 800868e:	d132      	bne.n	80086f6 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008698:	e853 3f00 	ldrex	r3, [r3]
 800869c:	623b      	str	r3, [r7, #32]
   return(result);
 800869e:	6a3b      	ldr	r3, [r7, #32]
 80086a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	461a      	mov	r2, r3
 80086ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ae:	633b      	str	r3, [r7, #48]	; 0x30
 80086b0:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80086b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086b6:	e841 2300 	strex	r3, r2, [r1]
 80086ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80086bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1e6      	bne.n	8008690 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c8:	693b      	ldr	r3, [r7, #16]
 80086ca:	e853 3f00 	ldrex	r3, [r3]
 80086ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086d6:	637b      	str	r3, [r7, #52]	; 0x34
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	461a      	mov	r2, r3
 80086de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086e0:	61fb      	str	r3, [r7, #28]
 80086e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e4:	69b9      	ldr	r1, [r7, #24]
 80086e6:	69fa      	ldr	r2, [r7, #28]
 80086e8:	e841 2300 	strex	r3, r2, [r1]
 80086ec:	617b      	str	r3, [r7, #20]
   return(result);
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d1e6      	bne.n	80086c2 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80086f4:	e018      	b.n	8008728 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086fa:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80086fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	461a      	mov	r2, r3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800870a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008710:	1c9a      	adds	r2, r3, #2
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800871c:	b29b      	uxth	r3, r3
 800871e:	3b01      	subs	r3, #1
 8008720:	b29a      	uxth	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008728:	bf00      	nop
 800872a:	3744      	adds	r7, #68	; 0x44
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b088      	sub	sp, #32
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	e853 3f00 	ldrex	r3, [r3]
 8008748:	60bb      	str	r3, [r7, #8]
   return(result);
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008750:	61fb      	str	r3, [r7, #28]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	461a      	mov	r2, r3
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	61bb      	str	r3, [r7, #24]
 800875c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875e:	6979      	ldr	r1, [r7, #20]
 8008760:	69ba      	ldr	r2, [r7, #24]
 8008762:	e841 2300 	strex	r3, r2, [r1]
 8008766:	613b      	str	r3, [r7, #16]
   return(result);
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d1e6      	bne.n	800873c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2220      	movs	r2, #32
 8008772:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7fa ff00 	bl	8003580 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008780:	bf00      	nop
 8008782:	3720      	adds	r7, #32
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b096      	sub	sp, #88	; 0x58
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008796:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800879e:	2b22      	cmp	r3, #34	; 0x22
 80087a0:	f040 8094 	bne.w	80088cc <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087aa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80087ae:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80087b2:	b2d9      	uxtb	r1, r3
 80087b4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80087b8:	b2da      	uxtb	r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087be:	400a      	ands	r2, r1
 80087c0:	b2d2      	uxtb	r2, r2
 80087c2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087c8:	1c5a      	adds	r2, r3, #1
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	3b01      	subs	r3, #1
 80087d8:	b29a      	uxth	r2, r3
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d177      	bne.n	80088dc <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80087fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008800:	653b      	str	r3, [r7, #80]	; 0x50
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800880a:	647b      	str	r3, [r7, #68]	; 0x44
 800880c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008810:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e6      	bne.n	80087ec <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	3308      	adds	r3, #8
 8008824:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008828:	e853 3f00 	ldrex	r3, [r3]
 800882c:	623b      	str	r3, [r7, #32]
   return(result);
 800882e:	6a3b      	ldr	r3, [r7, #32]
 8008830:	f023 0301 	bic.w	r3, r3, #1
 8008834:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3308      	adds	r3, #8
 800883c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800883e:	633a      	str	r2, [r7, #48]	; 0x30
 8008840:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008842:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008846:	e841 2300 	strex	r3, r2, [r1]
 800884a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800884c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1e5      	bne.n	800881e <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2220      	movs	r2, #32
 8008856:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008862:	2b01      	cmp	r3, #1
 8008864:	d12e      	bne.n	80088c4 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	e853 3f00 	ldrex	r3, [r3]
 8008878:	60fb      	str	r3, [r7, #12]
   return(result);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f023 0310 	bic.w	r3, r3, #16
 8008880:	64bb      	str	r3, [r7, #72]	; 0x48
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	461a      	mov	r2, r3
 8008888:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800888a:	61fb      	str	r3, [r7, #28]
 800888c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888e:	69b9      	ldr	r1, [r7, #24]
 8008890:	69fa      	ldr	r2, [r7, #28]
 8008892:	e841 2300 	strex	r3, r2, [r1]
 8008896:	617b      	str	r3, [r7, #20]
   return(result);
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1e6      	bne.n	800886c <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	69db      	ldr	r3, [r3, #28]
 80088a4:	f003 0310 	and.w	r3, r3, #16
 80088a8:	2b10      	cmp	r3, #16
 80088aa:	d103      	bne.n	80088b4 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2210      	movs	r2, #16
 80088b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80088ba:	4619      	mov	r1, r3
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f7ff f913 	bl	8007ae8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80088c2:	e00b      	b.n	80088dc <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f7fa fdf1 	bl	80034ac <HAL_UART_RxCpltCallback>
}
 80088ca:	e007      	b.n	80088dc <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	699a      	ldr	r2, [r3, #24]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f042 0208 	orr.w	r2, r2, #8
 80088da:	619a      	str	r2, [r3, #24]
}
 80088dc:	bf00      	nop
 80088de:	3758      	adds	r7, #88	; 0x58
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b096      	sub	sp, #88	; 0x58
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80088f2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088fa:	2b22      	cmp	r3, #34	; 0x22
 80088fc:	f040 8094 	bne.w	8008a28 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008906:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008910:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008914:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008918:	4013      	ands	r3, r2
 800891a:	b29a      	uxth	r2, r3
 800891c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800891e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008924:	1c9a      	adds	r2, r3, #2
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008930:	b29b      	uxth	r3, r3
 8008932:	3b01      	subs	r3, #1
 8008934:	b29a      	uxth	r2, r3
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008942:	b29b      	uxth	r3, r3
 8008944:	2b00      	cmp	r3, #0
 8008946:	d177      	bne.n	8008a38 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008958:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800895c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	461a      	mov	r2, r3
 8008964:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008966:	643b      	str	r3, [r7, #64]	; 0x40
 8008968:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800896c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800896e:	e841 2300 	strex	r3, r2, [r1]
 8008972:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1e6      	bne.n	8008948 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	3308      	adds	r3, #8
 8008980:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008982:	6a3b      	ldr	r3, [r7, #32]
 8008984:	e853 3f00 	ldrex	r3, [r3]
 8008988:	61fb      	str	r3, [r7, #28]
   return(result);
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	f023 0301 	bic.w	r3, r3, #1
 8008990:	64bb      	str	r3, [r7, #72]	; 0x48
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	3308      	adds	r3, #8
 8008998:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800899a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800899c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80089a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089a2:	e841 2300 	strex	r3, r2, [r1]
 80089a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80089a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1e5      	bne.n	800897a <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2220      	movs	r2, #32
 80089b2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d12e      	bne.n	8008a20 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	e853 3f00 	ldrex	r3, [r3]
 80089d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	f023 0310 	bic.w	r3, r3, #16
 80089dc:	647b      	str	r3, [r7, #68]	; 0x44
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	461a      	mov	r2, r3
 80089e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089e6:	61bb      	str	r3, [r7, #24]
 80089e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ea:	6979      	ldr	r1, [r7, #20]
 80089ec:	69ba      	ldr	r2, [r7, #24]
 80089ee:	e841 2300 	strex	r3, r2, [r1]
 80089f2:	613b      	str	r3, [r7, #16]
   return(result);
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1e6      	bne.n	80089c8 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	69db      	ldr	r3, [r3, #28]
 8008a00:	f003 0310 	and.w	r3, r3, #16
 8008a04:	2b10      	cmp	r3, #16
 8008a06:	d103      	bne.n	8008a10 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2210      	movs	r2, #16
 8008a0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008a16:	4619      	mov	r1, r3
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7ff f865 	bl	8007ae8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a1e:	e00b      	b.n	8008a38 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f7fa fd43 	bl	80034ac <HAL_UART_RxCpltCallback>
}
 8008a26:	e007      	b.n	8008a38 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	699a      	ldr	r2, [r3, #24]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f042 0208 	orr.w	r2, r2, #8
 8008a36:	619a      	str	r2, [r3, #24]
}
 8008a38:	bf00      	nop
 8008a3a:	3758      	adds	r7, #88	; 0x58
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <__errno>:
 8008a40:	4b01      	ldr	r3, [pc, #4]	; (8008a48 <__errno+0x8>)
 8008a42:	6818      	ldr	r0, [r3, #0]
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	20000114 	.word	0x20000114

08008a4c <__libc_init_array>:
 8008a4c:	b570      	push	{r4, r5, r6, lr}
 8008a4e:	4d0d      	ldr	r5, [pc, #52]	; (8008a84 <__libc_init_array+0x38>)
 8008a50:	4c0d      	ldr	r4, [pc, #52]	; (8008a88 <__libc_init_array+0x3c>)
 8008a52:	1b64      	subs	r4, r4, r5
 8008a54:	10a4      	asrs	r4, r4, #2
 8008a56:	2600      	movs	r6, #0
 8008a58:	42a6      	cmp	r6, r4
 8008a5a:	d109      	bne.n	8008a70 <__libc_init_array+0x24>
 8008a5c:	4d0b      	ldr	r5, [pc, #44]	; (8008a8c <__libc_init_array+0x40>)
 8008a5e:	4c0c      	ldr	r4, [pc, #48]	; (8008a90 <__libc_init_array+0x44>)
 8008a60:	f004 ffcc 	bl	800d9fc <_init>
 8008a64:	1b64      	subs	r4, r4, r5
 8008a66:	10a4      	asrs	r4, r4, #2
 8008a68:	2600      	movs	r6, #0
 8008a6a:	42a6      	cmp	r6, r4
 8008a6c:	d105      	bne.n	8008a7a <__libc_init_array+0x2e>
 8008a6e:	bd70      	pop	{r4, r5, r6, pc}
 8008a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a74:	4798      	blx	r3
 8008a76:	3601      	adds	r6, #1
 8008a78:	e7ee      	b.n	8008a58 <__libc_init_array+0xc>
 8008a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a7e:	4798      	blx	r3
 8008a80:	3601      	adds	r6, #1
 8008a82:	e7f2      	b.n	8008a6a <__libc_init_array+0x1e>
 8008a84:	0800eb54 	.word	0x0800eb54
 8008a88:	0800eb54 	.word	0x0800eb54
 8008a8c:	0800eb54 	.word	0x0800eb54
 8008a90:	0800eb58 	.word	0x0800eb58

08008a94 <memset>:
 8008a94:	4402      	add	r2, r0
 8008a96:	4603      	mov	r3, r0
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d100      	bne.n	8008a9e <memset+0xa>
 8008a9c:	4770      	bx	lr
 8008a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8008aa2:	e7f9      	b.n	8008a98 <memset+0x4>

08008aa4 <__cvt>:
 8008aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008aa6:	ed2d 8b02 	vpush	{d8}
 8008aaa:	eeb0 8b40 	vmov.f64	d8, d0
 8008aae:	b085      	sub	sp, #20
 8008ab0:	4617      	mov	r7, r2
 8008ab2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008ab4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008ab6:	ee18 2a90 	vmov	r2, s17
 8008aba:	f025 0520 	bic.w	r5, r5, #32
 8008abe:	2a00      	cmp	r2, #0
 8008ac0:	bfb6      	itet	lt
 8008ac2:	222d      	movlt	r2, #45	; 0x2d
 8008ac4:	2200      	movge	r2, #0
 8008ac6:	eeb1 8b40 	vneglt.f64	d8, d0
 8008aca:	2d46      	cmp	r5, #70	; 0x46
 8008acc:	460c      	mov	r4, r1
 8008ace:	701a      	strb	r2, [r3, #0]
 8008ad0:	d004      	beq.n	8008adc <__cvt+0x38>
 8008ad2:	2d45      	cmp	r5, #69	; 0x45
 8008ad4:	d100      	bne.n	8008ad8 <__cvt+0x34>
 8008ad6:	3401      	adds	r4, #1
 8008ad8:	2102      	movs	r1, #2
 8008ada:	e000      	b.n	8008ade <__cvt+0x3a>
 8008adc:	2103      	movs	r1, #3
 8008ade:	ab03      	add	r3, sp, #12
 8008ae0:	9301      	str	r3, [sp, #4]
 8008ae2:	ab02      	add	r3, sp, #8
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	4622      	mov	r2, r4
 8008ae8:	4633      	mov	r3, r6
 8008aea:	eeb0 0b48 	vmov.f64	d0, d8
 8008aee:	f001 fe0f 	bl	800a710 <_dtoa_r>
 8008af2:	2d47      	cmp	r5, #71	; 0x47
 8008af4:	d109      	bne.n	8008b0a <__cvt+0x66>
 8008af6:	07fb      	lsls	r3, r7, #31
 8008af8:	d407      	bmi.n	8008b0a <__cvt+0x66>
 8008afa:	9b03      	ldr	r3, [sp, #12]
 8008afc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008afe:	1a1b      	subs	r3, r3, r0
 8008b00:	6013      	str	r3, [r2, #0]
 8008b02:	b005      	add	sp, #20
 8008b04:	ecbd 8b02 	vpop	{d8}
 8008b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b0a:	2d46      	cmp	r5, #70	; 0x46
 8008b0c:	eb00 0204 	add.w	r2, r0, r4
 8008b10:	d10c      	bne.n	8008b2c <__cvt+0x88>
 8008b12:	7803      	ldrb	r3, [r0, #0]
 8008b14:	2b30      	cmp	r3, #48	; 0x30
 8008b16:	d107      	bne.n	8008b28 <__cvt+0x84>
 8008b18:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b20:	bf1c      	itt	ne
 8008b22:	f1c4 0401 	rsbne	r4, r4, #1
 8008b26:	6034      	strne	r4, [r6, #0]
 8008b28:	6833      	ldr	r3, [r6, #0]
 8008b2a:	441a      	add	r2, r3
 8008b2c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b34:	bf08      	it	eq
 8008b36:	9203      	streq	r2, [sp, #12]
 8008b38:	2130      	movs	r1, #48	; 0x30
 8008b3a:	9b03      	ldr	r3, [sp, #12]
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d2dc      	bcs.n	8008afa <__cvt+0x56>
 8008b40:	1c5c      	adds	r4, r3, #1
 8008b42:	9403      	str	r4, [sp, #12]
 8008b44:	7019      	strb	r1, [r3, #0]
 8008b46:	e7f8      	b.n	8008b3a <__cvt+0x96>

08008b48 <__exponent>:
 8008b48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2900      	cmp	r1, #0
 8008b4e:	bfb8      	it	lt
 8008b50:	4249      	neglt	r1, r1
 8008b52:	f803 2b02 	strb.w	r2, [r3], #2
 8008b56:	bfb4      	ite	lt
 8008b58:	222d      	movlt	r2, #45	; 0x2d
 8008b5a:	222b      	movge	r2, #43	; 0x2b
 8008b5c:	2909      	cmp	r1, #9
 8008b5e:	7042      	strb	r2, [r0, #1]
 8008b60:	dd2a      	ble.n	8008bb8 <__exponent+0x70>
 8008b62:	f10d 0407 	add.w	r4, sp, #7
 8008b66:	46a4      	mov	ip, r4
 8008b68:	270a      	movs	r7, #10
 8008b6a:	46a6      	mov	lr, r4
 8008b6c:	460a      	mov	r2, r1
 8008b6e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008b72:	fb07 1516 	mls	r5, r7, r6, r1
 8008b76:	3530      	adds	r5, #48	; 0x30
 8008b78:	2a63      	cmp	r2, #99	; 0x63
 8008b7a:	f104 34ff 	add.w	r4, r4, #4294967295
 8008b7e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008b82:	4631      	mov	r1, r6
 8008b84:	dcf1      	bgt.n	8008b6a <__exponent+0x22>
 8008b86:	3130      	adds	r1, #48	; 0x30
 8008b88:	f1ae 0502 	sub.w	r5, lr, #2
 8008b8c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008b90:	1c44      	adds	r4, r0, #1
 8008b92:	4629      	mov	r1, r5
 8008b94:	4561      	cmp	r1, ip
 8008b96:	d30a      	bcc.n	8008bae <__exponent+0x66>
 8008b98:	f10d 0209 	add.w	r2, sp, #9
 8008b9c:	eba2 020e 	sub.w	r2, r2, lr
 8008ba0:	4565      	cmp	r5, ip
 8008ba2:	bf88      	it	hi
 8008ba4:	2200      	movhi	r2, #0
 8008ba6:	4413      	add	r3, r2
 8008ba8:	1a18      	subs	r0, r3, r0
 8008baa:	b003      	add	sp, #12
 8008bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bb2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008bb6:	e7ed      	b.n	8008b94 <__exponent+0x4c>
 8008bb8:	2330      	movs	r3, #48	; 0x30
 8008bba:	3130      	adds	r1, #48	; 0x30
 8008bbc:	7083      	strb	r3, [r0, #2]
 8008bbe:	70c1      	strb	r1, [r0, #3]
 8008bc0:	1d03      	adds	r3, r0, #4
 8008bc2:	e7f1      	b.n	8008ba8 <__exponent+0x60>
 8008bc4:	0000      	movs	r0, r0
	...

08008bc8 <_printf_float>:
 8008bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bcc:	b08b      	sub	sp, #44	; 0x2c
 8008bce:	460c      	mov	r4, r1
 8008bd0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008bd4:	4616      	mov	r6, r2
 8008bd6:	461f      	mov	r7, r3
 8008bd8:	4605      	mov	r5, r0
 8008bda:	f002 fe8b 	bl	800b8f4 <_localeconv_r>
 8008bde:	f8d0 b000 	ldr.w	fp, [r0]
 8008be2:	4658      	mov	r0, fp
 8008be4:	f7f7 fb36 	bl	8000254 <strlen>
 8008be8:	2300      	movs	r3, #0
 8008bea:	9308      	str	r3, [sp, #32]
 8008bec:	f8d8 3000 	ldr.w	r3, [r8]
 8008bf0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008bf4:	6822      	ldr	r2, [r4, #0]
 8008bf6:	3307      	adds	r3, #7
 8008bf8:	f023 0307 	bic.w	r3, r3, #7
 8008bfc:	f103 0108 	add.w	r1, r3, #8
 8008c00:	f8c8 1000 	str.w	r1, [r8]
 8008c04:	4682      	mov	sl, r0
 8008c06:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008c0a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008c0e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008e70 <_printf_float+0x2a8>
 8008c12:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008c16:	eeb0 6bc0 	vabs.f64	d6, d0
 8008c1a:	eeb4 6b47 	vcmp.f64	d6, d7
 8008c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c22:	dd24      	ble.n	8008c6e <_printf_float+0xa6>
 8008c24:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c2c:	d502      	bpl.n	8008c34 <_printf_float+0x6c>
 8008c2e:	232d      	movs	r3, #45	; 0x2d
 8008c30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c34:	4b90      	ldr	r3, [pc, #576]	; (8008e78 <_printf_float+0x2b0>)
 8008c36:	4891      	ldr	r0, [pc, #580]	; (8008e7c <_printf_float+0x2b4>)
 8008c38:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008c3c:	bf94      	ite	ls
 8008c3e:	4698      	movls	r8, r3
 8008c40:	4680      	movhi	r8, r0
 8008c42:	2303      	movs	r3, #3
 8008c44:	6123      	str	r3, [r4, #16]
 8008c46:	f022 0204 	bic.w	r2, r2, #4
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	6022      	str	r2, [r4, #0]
 8008c4e:	9304      	str	r3, [sp, #16]
 8008c50:	9700      	str	r7, [sp, #0]
 8008c52:	4633      	mov	r3, r6
 8008c54:	aa09      	add	r2, sp, #36	; 0x24
 8008c56:	4621      	mov	r1, r4
 8008c58:	4628      	mov	r0, r5
 8008c5a:	f000 f9d3 	bl	8009004 <_printf_common>
 8008c5e:	3001      	adds	r0, #1
 8008c60:	f040 808a 	bne.w	8008d78 <_printf_float+0x1b0>
 8008c64:	f04f 30ff 	mov.w	r0, #4294967295
 8008c68:	b00b      	add	sp, #44	; 0x2c
 8008c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c76:	d709      	bvc.n	8008c8c <_printf_float+0xc4>
 8008c78:	ee10 3a90 	vmov	r3, s1
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	bfbc      	itt	lt
 8008c80:	232d      	movlt	r3, #45	; 0x2d
 8008c82:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008c86:	487e      	ldr	r0, [pc, #504]	; (8008e80 <_printf_float+0x2b8>)
 8008c88:	4b7e      	ldr	r3, [pc, #504]	; (8008e84 <_printf_float+0x2bc>)
 8008c8a:	e7d5      	b.n	8008c38 <_printf_float+0x70>
 8008c8c:	6863      	ldr	r3, [r4, #4]
 8008c8e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008c92:	9104      	str	r1, [sp, #16]
 8008c94:	1c59      	adds	r1, r3, #1
 8008c96:	d13c      	bne.n	8008d12 <_printf_float+0x14a>
 8008c98:	2306      	movs	r3, #6
 8008c9a:	6063      	str	r3, [r4, #4]
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	9303      	str	r3, [sp, #12]
 8008ca0:	ab08      	add	r3, sp, #32
 8008ca2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008ca6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008caa:	ab07      	add	r3, sp, #28
 8008cac:	6861      	ldr	r1, [r4, #4]
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	6022      	str	r2, [r4, #0]
 8008cb2:	f10d 031b 	add.w	r3, sp, #27
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	f7ff fef4 	bl	8008aa4 <__cvt>
 8008cbc:	9b04      	ldr	r3, [sp, #16]
 8008cbe:	9907      	ldr	r1, [sp, #28]
 8008cc0:	2b47      	cmp	r3, #71	; 0x47
 8008cc2:	4680      	mov	r8, r0
 8008cc4:	d108      	bne.n	8008cd8 <_printf_float+0x110>
 8008cc6:	1cc8      	adds	r0, r1, #3
 8008cc8:	db02      	blt.n	8008cd0 <_printf_float+0x108>
 8008cca:	6863      	ldr	r3, [r4, #4]
 8008ccc:	4299      	cmp	r1, r3
 8008cce:	dd41      	ble.n	8008d54 <_printf_float+0x18c>
 8008cd0:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd4:	fa5f f989 	uxtb.w	r9, r9
 8008cd8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008cdc:	d820      	bhi.n	8008d20 <_printf_float+0x158>
 8008cde:	3901      	subs	r1, #1
 8008ce0:	464a      	mov	r2, r9
 8008ce2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ce6:	9107      	str	r1, [sp, #28]
 8008ce8:	f7ff ff2e 	bl	8008b48 <__exponent>
 8008cec:	9a08      	ldr	r2, [sp, #32]
 8008cee:	9004      	str	r0, [sp, #16]
 8008cf0:	1813      	adds	r3, r2, r0
 8008cf2:	2a01      	cmp	r2, #1
 8008cf4:	6123      	str	r3, [r4, #16]
 8008cf6:	dc02      	bgt.n	8008cfe <_printf_float+0x136>
 8008cf8:	6822      	ldr	r2, [r4, #0]
 8008cfa:	07d2      	lsls	r2, r2, #31
 8008cfc:	d501      	bpl.n	8008d02 <_printf_float+0x13a>
 8008cfe:	3301      	adds	r3, #1
 8008d00:	6123      	str	r3, [r4, #16]
 8008d02:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d0a2      	beq.n	8008c50 <_printf_float+0x88>
 8008d0a:	232d      	movs	r3, #45	; 0x2d
 8008d0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d10:	e79e      	b.n	8008c50 <_printf_float+0x88>
 8008d12:	9904      	ldr	r1, [sp, #16]
 8008d14:	2947      	cmp	r1, #71	; 0x47
 8008d16:	d1c1      	bne.n	8008c9c <_printf_float+0xd4>
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1bf      	bne.n	8008c9c <_printf_float+0xd4>
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e7bc      	b.n	8008c9a <_printf_float+0xd2>
 8008d20:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008d24:	d118      	bne.n	8008d58 <_printf_float+0x190>
 8008d26:	2900      	cmp	r1, #0
 8008d28:	6863      	ldr	r3, [r4, #4]
 8008d2a:	dd0b      	ble.n	8008d44 <_printf_float+0x17c>
 8008d2c:	6121      	str	r1, [r4, #16]
 8008d2e:	b913      	cbnz	r3, 8008d36 <_printf_float+0x16e>
 8008d30:	6822      	ldr	r2, [r4, #0]
 8008d32:	07d0      	lsls	r0, r2, #31
 8008d34:	d502      	bpl.n	8008d3c <_printf_float+0x174>
 8008d36:	3301      	adds	r3, #1
 8008d38:	440b      	add	r3, r1
 8008d3a:	6123      	str	r3, [r4, #16]
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008d40:	9304      	str	r3, [sp, #16]
 8008d42:	e7de      	b.n	8008d02 <_printf_float+0x13a>
 8008d44:	b913      	cbnz	r3, 8008d4c <_printf_float+0x184>
 8008d46:	6822      	ldr	r2, [r4, #0]
 8008d48:	07d2      	lsls	r2, r2, #31
 8008d4a:	d501      	bpl.n	8008d50 <_printf_float+0x188>
 8008d4c:	3302      	adds	r3, #2
 8008d4e:	e7f4      	b.n	8008d3a <_printf_float+0x172>
 8008d50:	2301      	movs	r3, #1
 8008d52:	e7f2      	b.n	8008d3a <_printf_float+0x172>
 8008d54:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008d58:	9b08      	ldr	r3, [sp, #32]
 8008d5a:	4299      	cmp	r1, r3
 8008d5c:	db05      	blt.n	8008d6a <_printf_float+0x1a2>
 8008d5e:	6823      	ldr	r3, [r4, #0]
 8008d60:	6121      	str	r1, [r4, #16]
 8008d62:	07d8      	lsls	r0, r3, #31
 8008d64:	d5ea      	bpl.n	8008d3c <_printf_float+0x174>
 8008d66:	1c4b      	adds	r3, r1, #1
 8008d68:	e7e7      	b.n	8008d3a <_printf_float+0x172>
 8008d6a:	2900      	cmp	r1, #0
 8008d6c:	bfd4      	ite	le
 8008d6e:	f1c1 0202 	rsble	r2, r1, #2
 8008d72:	2201      	movgt	r2, #1
 8008d74:	4413      	add	r3, r2
 8008d76:	e7e0      	b.n	8008d3a <_printf_float+0x172>
 8008d78:	6823      	ldr	r3, [r4, #0]
 8008d7a:	055a      	lsls	r2, r3, #21
 8008d7c:	d407      	bmi.n	8008d8e <_printf_float+0x1c6>
 8008d7e:	6923      	ldr	r3, [r4, #16]
 8008d80:	4642      	mov	r2, r8
 8008d82:	4631      	mov	r1, r6
 8008d84:	4628      	mov	r0, r5
 8008d86:	47b8      	blx	r7
 8008d88:	3001      	adds	r0, #1
 8008d8a:	d12a      	bne.n	8008de2 <_printf_float+0x21a>
 8008d8c:	e76a      	b.n	8008c64 <_printf_float+0x9c>
 8008d8e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008d92:	f240 80e2 	bls.w	8008f5a <_printf_float+0x392>
 8008d96:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008d9a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da2:	d133      	bne.n	8008e0c <_printf_float+0x244>
 8008da4:	4a38      	ldr	r2, [pc, #224]	; (8008e88 <_printf_float+0x2c0>)
 8008da6:	2301      	movs	r3, #1
 8008da8:	4631      	mov	r1, r6
 8008daa:	4628      	mov	r0, r5
 8008dac:	47b8      	blx	r7
 8008dae:	3001      	adds	r0, #1
 8008db0:	f43f af58 	beq.w	8008c64 <_printf_float+0x9c>
 8008db4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	db02      	blt.n	8008dc2 <_printf_float+0x1fa>
 8008dbc:	6823      	ldr	r3, [r4, #0]
 8008dbe:	07d8      	lsls	r0, r3, #31
 8008dc0:	d50f      	bpl.n	8008de2 <_printf_float+0x21a>
 8008dc2:	4653      	mov	r3, sl
 8008dc4:	465a      	mov	r2, fp
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4628      	mov	r0, r5
 8008dca:	47b8      	blx	r7
 8008dcc:	3001      	adds	r0, #1
 8008dce:	f43f af49 	beq.w	8008c64 <_printf_float+0x9c>
 8008dd2:	f04f 0800 	mov.w	r8, #0
 8008dd6:	f104 091a 	add.w	r9, r4, #26
 8008dda:	9b08      	ldr	r3, [sp, #32]
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	4543      	cmp	r3, r8
 8008de0:	dc09      	bgt.n	8008df6 <_printf_float+0x22e>
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	079b      	lsls	r3, r3, #30
 8008de6:	f100 8108 	bmi.w	8008ffa <_printf_float+0x432>
 8008dea:	68e0      	ldr	r0, [r4, #12]
 8008dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dee:	4298      	cmp	r0, r3
 8008df0:	bfb8      	it	lt
 8008df2:	4618      	movlt	r0, r3
 8008df4:	e738      	b.n	8008c68 <_printf_float+0xa0>
 8008df6:	2301      	movs	r3, #1
 8008df8:	464a      	mov	r2, r9
 8008dfa:	4631      	mov	r1, r6
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	47b8      	blx	r7
 8008e00:	3001      	adds	r0, #1
 8008e02:	f43f af2f 	beq.w	8008c64 <_printf_float+0x9c>
 8008e06:	f108 0801 	add.w	r8, r8, #1
 8008e0a:	e7e6      	b.n	8008dda <_printf_float+0x212>
 8008e0c:	9b07      	ldr	r3, [sp, #28]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	dc3c      	bgt.n	8008e8c <_printf_float+0x2c4>
 8008e12:	4a1d      	ldr	r2, [pc, #116]	; (8008e88 <_printf_float+0x2c0>)
 8008e14:	2301      	movs	r3, #1
 8008e16:	4631      	mov	r1, r6
 8008e18:	4628      	mov	r0, r5
 8008e1a:	47b8      	blx	r7
 8008e1c:	3001      	adds	r0, #1
 8008e1e:	f43f af21 	beq.w	8008c64 <_printf_float+0x9c>
 8008e22:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	d102      	bne.n	8008e30 <_printf_float+0x268>
 8008e2a:	6823      	ldr	r3, [r4, #0]
 8008e2c:	07d9      	lsls	r1, r3, #31
 8008e2e:	d5d8      	bpl.n	8008de2 <_printf_float+0x21a>
 8008e30:	4653      	mov	r3, sl
 8008e32:	465a      	mov	r2, fp
 8008e34:	4631      	mov	r1, r6
 8008e36:	4628      	mov	r0, r5
 8008e38:	47b8      	blx	r7
 8008e3a:	3001      	adds	r0, #1
 8008e3c:	f43f af12 	beq.w	8008c64 <_printf_float+0x9c>
 8008e40:	f04f 0900 	mov.w	r9, #0
 8008e44:	f104 0a1a 	add.w	sl, r4, #26
 8008e48:	9b07      	ldr	r3, [sp, #28]
 8008e4a:	425b      	negs	r3, r3
 8008e4c:	454b      	cmp	r3, r9
 8008e4e:	dc01      	bgt.n	8008e54 <_printf_float+0x28c>
 8008e50:	9b08      	ldr	r3, [sp, #32]
 8008e52:	e795      	b.n	8008d80 <_printf_float+0x1b8>
 8008e54:	2301      	movs	r3, #1
 8008e56:	4652      	mov	r2, sl
 8008e58:	4631      	mov	r1, r6
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	47b8      	blx	r7
 8008e5e:	3001      	adds	r0, #1
 8008e60:	f43f af00 	beq.w	8008c64 <_printf_float+0x9c>
 8008e64:	f109 0901 	add.w	r9, r9, #1
 8008e68:	e7ee      	b.n	8008e48 <_printf_float+0x280>
 8008e6a:	bf00      	nop
 8008e6c:	f3af 8000 	nop.w
 8008e70:	ffffffff 	.word	0xffffffff
 8008e74:	7fefffff 	.word	0x7fefffff
 8008e78:	0800e688 	.word	0x0800e688
 8008e7c:	0800e68c 	.word	0x0800e68c
 8008e80:	0800e694 	.word	0x0800e694
 8008e84:	0800e690 	.word	0x0800e690
 8008e88:	0800ea99 	.word	0x0800ea99
 8008e8c:	9a08      	ldr	r2, [sp, #32]
 8008e8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e90:	429a      	cmp	r2, r3
 8008e92:	bfa8      	it	ge
 8008e94:	461a      	movge	r2, r3
 8008e96:	2a00      	cmp	r2, #0
 8008e98:	4691      	mov	r9, r2
 8008e9a:	dc38      	bgt.n	8008f0e <_printf_float+0x346>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	9305      	str	r3, [sp, #20]
 8008ea0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ea4:	f104 021a 	add.w	r2, r4, #26
 8008ea8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008eaa:	9905      	ldr	r1, [sp, #20]
 8008eac:	9304      	str	r3, [sp, #16]
 8008eae:	eba3 0309 	sub.w	r3, r3, r9
 8008eb2:	428b      	cmp	r3, r1
 8008eb4:	dc33      	bgt.n	8008f1e <_printf_float+0x356>
 8008eb6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	db3c      	blt.n	8008f38 <_printf_float+0x370>
 8008ebe:	6823      	ldr	r3, [r4, #0]
 8008ec0:	07da      	lsls	r2, r3, #31
 8008ec2:	d439      	bmi.n	8008f38 <_printf_float+0x370>
 8008ec4:	9a08      	ldr	r2, [sp, #32]
 8008ec6:	9b04      	ldr	r3, [sp, #16]
 8008ec8:	9907      	ldr	r1, [sp, #28]
 8008eca:	1ad3      	subs	r3, r2, r3
 8008ecc:	eba2 0901 	sub.w	r9, r2, r1
 8008ed0:	4599      	cmp	r9, r3
 8008ed2:	bfa8      	it	ge
 8008ed4:	4699      	movge	r9, r3
 8008ed6:	f1b9 0f00 	cmp.w	r9, #0
 8008eda:	dc35      	bgt.n	8008f48 <_printf_float+0x380>
 8008edc:	f04f 0800 	mov.w	r8, #0
 8008ee0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ee4:	f104 0a1a 	add.w	sl, r4, #26
 8008ee8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008eec:	1a9b      	subs	r3, r3, r2
 8008eee:	eba3 0309 	sub.w	r3, r3, r9
 8008ef2:	4543      	cmp	r3, r8
 8008ef4:	f77f af75 	ble.w	8008de2 <_printf_float+0x21a>
 8008ef8:	2301      	movs	r3, #1
 8008efa:	4652      	mov	r2, sl
 8008efc:	4631      	mov	r1, r6
 8008efe:	4628      	mov	r0, r5
 8008f00:	47b8      	blx	r7
 8008f02:	3001      	adds	r0, #1
 8008f04:	f43f aeae 	beq.w	8008c64 <_printf_float+0x9c>
 8008f08:	f108 0801 	add.w	r8, r8, #1
 8008f0c:	e7ec      	b.n	8008ee8 <_printf_float+0x320>
 8008f0e:	4613      	mov	r3, r2
 8008f10:	4631      	mov	r1, r6
 8008f12:	4642      	mov	r2, r8
 8008f14:	4628      	mov	r0, r5
 8008f16:	47b8      	blx	r7
 8008f18:	3001      	adds	r0, #1
 8008f1a:	d1bf      	bne.n	8008e9c <_printf_float+0x2d4>
 8008f1c:	e6a2      	b.n	8008c64 <_printf_float+0x9c>
 8008f1e:	2301      	movs	r3, #1
 8008f20:	4631      	mov	r1, r6
 8008f22:	4628      	mov	r0, r5
 8008f24:	9204      	str	r2, [sp, #16]
 8008f26:	47b8      	blx	r7
 8008f28:	3001      	adds	r0, #1
 8008f2a:	f43f ae9b 	beq.w	8008c64 <_printf_float+0x9c>
 8008f2e:	9b05      	ldr	r3, [sp, #20]
 8008f30:	9a04      	ldr	r2, [sp, #16]
 8008f32:	3301      	adds	r3, #1
 8008f34:	9305      	str	r3, [sp, #20]
 8008f36:	e7b7      	b.n	8008ea8 <_printf_float+0x2e0>
 8008f38:	4653      	mov	r3, sl
 8008f3a:	465a      	mov	r2, fp
 8008f3c:	4631      	mov	r1, r6
 8008f3e:	4628      	mov	r0, r5
 8008f40:	47b8      	blx	r7
 8008f42:	3001      	adds	r0, #1
 8008f44:	d1be      	bne.n	8008ec4 <_printf_float+0x2fc>
 8008f46:	e68d      	b.n	8008c64 <_printf_float+0x9c>
 8008f48:	9a04      	ldr	r2, [sp, #16]
 8008f4a:	464b      	mov	r3, r9
 8008f4c:	4442      	add	r2, r8
 8008f4e:	4631      	mov	r1, r6
 8008f50:	4628      	mov	r0, r5
 8008f52:	47b8      	blx	r7
 8008f54:	3001      	adds	r0, #1
 8008f56:	d1c1      	bne.n	8008edc <_printf_float+0x314>
 8008f58:	e684      	b.n	8008c64 <_printf_float+0x9c>
 8008f5a:	9a08      	ldr	r2, [sp, #32]
 8008f5c:	2a01      	cmp	r2, #1
 8008f5e:	dc01      	bgt.n	8008f64 <_printf_float+0x39c>
 8008f60:	07db      	lsls	r3, r3, #31
 8008f62:	d537      	bpl.n	8008fd4 <_printf_float+0x40c>
 8008f64:	2301      	movs	r3, #1
 8008f66:	4642      	mov	r2, r8
 8008f68:	4631      	mov	r1, r6
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	47b8      	blx	r7
 8008f6e:	3001      	adds	r0, #1
 8008f70:	f43f ae78 	beq.w	8008c64 <_printf_float+0x9c>
 8008f74:	4653      	mov	r3, sl
 8008f76:	465a      	mov	r2, fp
 8008f78:	4631      	mov	r1, r6
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	47b8      	blx	r7
 8008f7e:	3001      	adds	r0, #1
 8008f80:	f43f ae70 	beq.w	8008c64 <_printf_float+0x9c>
 8008f84:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008f88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f90:	d01b      	beq.n	8008fca <_printf_float+0x402>
 8008f92:	9b08      	ldr	r3, [sp, #32]
 8008f94:	f108 0201 	add.w	r2, r8, #1
 8008f98:	3b01      	subs	r3, #1
 8008f9a:	4631      	mov	r1, r6
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	47b8      	blx	r7
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	d10e      	bne.n	8008fc2 <_printf_float+0x3fa>
 8008fa4:	e65e      	b.n	8008c64 <_printf_float+0x9c>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	464a      	mov	r2, r9
 8008faa:	4631      	mov	r1, r6
 8008fac:	4628      	mov	r0, r5
 8008fae:	47b8      	blx	r7
 8008fb0:	3001      	adds	r0, #1
 8008fb2:	f43f ae57 	beq.w	8008c64 <_printf_float+0x9c>
 8008fb6:	f108 0801 	add.w	r8, r8, #1
 8008fba:	9b08      	ldr	r3, [sp, #32]
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	4543      	cmp	r3, r8
 8008fc0:	dcf1      	bgt.n	8008fa6 <_printf_float+0x3de>
 8008fc2:	9b04      	ldr	r3, [sp, #16]
 8008fc4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008fc8:	e6db      	b.n	8008d82 <_printf_float+0x1ba>
 8008fca:	f04f 0800 	mov.w	r8, #0
 8008fce:	f104 091a 	add.w	r9, r4, #26
 8008fd2:	e7f2      	b.n	8008fba <_printf_float+0x3f2>
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	4642      	mov	r2, r8
 8008fd8:	e7df      	b.n	8008f9a <_printf_float+0x3d2>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	464a      	mov	r2, r9
 8008fde:	4631      	mov	r1, r6
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	47b8      	blx	r7
 8008fe4:	3001      	adds	r0, #1
 8008fe6:	f43f ae3d 	beq.w	8008c64 <_printf_float+0x9c>
 8008fea:	f108 0801 	add.w	r8, r8, #1
 8008fee:	68e3      	ldr	r3, [r4, #12]
 8008ff0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ff2:	1a5b      	subs	r3, r3, r1
 8008ff4:	4543      	cmp	r3, r8
 8008ff6:	dcf0      	bgt.n	8008fda <_printf_float+0x412>
 8008ff8:	e6f7      	b.n	8008dea <_printf_float+0x222>
 8008ffa:	f04f 0800 	mov.w	r8, #0
 8008ffe:	f104 0919 	add.w	r9, r4, #25
 8009002:	e7f4      	b.n	8008fee <_printf_float+0x426>

08009004 <_printf_common>:
 8009004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009008:	4616      	mov	r6, r2
 800900a:	4699      	mov	r9, r3
 800900c:	688a      	ldr	r2, [r1, #8]
 800900e:	690b      	ldr	r3, [r1, #16]
 8009010:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009014:	4293      	cmp	r3, r2
 8009016:	bfb8      	it	lt
 8009018:	4613      	movlt	r3, r2
 800901a:	6033      	str	r3, [r6, #0]
 800901c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009020:	4607      	mov	r7, r0
 8009022:	460c      	mov	r4, r1
 8009024:	b10a      	cbz	r2, 800902a <_printf_common+0x26>
 8009026:	3301      	adds	r3, #1
 8009028:	6033      	str	r3, [r6, #0]
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	0699      	lsls	r1, r3, #26
 800902e:	bf42      	ittt	mi
 8009030:	6833      	ldrmi	r3, [r6, #0]
 8009032:	3302      	addmi	r3, #2
 8009034:	6033      	strmi	r3, [r6, #0]
 8009036:	6825      	ldr	r5, [r4, #0]
 8009038:	f015 0506 	ands.w	r5, r5, #6
 800903c:	d106      	bne.n	800904c <_printf_common+0x48>
 800903e:	f104 0a19 	add.w	sl, r4, #25
 8009042:	68e3      	ldr	r3, [r4, #12]
 8009044:	6832      	ldr	r2, [r6, #0]
 8009046:	1a9b      	subs	r3, r3, r2
 8009048:	42ab      	cmp	r3, r5
 800904a:	dc26      	bgt.n	800909a <_printf_common+0x96>
 800904c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009050:	1e13      	subs	r3, r2, #0
 8009052:	6822      	ldr	r2, [r4, #0]
 8009054:	bf18      	it	ne
 8009056:	2301      	movne	r3, #1
 8009058:	0692      	lsls	r2, r2, #26
 800905a:	d42b      	bmi.n	80090b4 <_printf_common+0xb0>
 800905c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009060:	4649      	mov	r1, r9
 8009062:	4638      	mov	r0, r7
 8009064:	47c0      	blx	r8
 8009066:	3001      	adds	r0, #1
 8009068:	d01e      	beq.n	80090a8 <_printf_common+0xa4>
 800906a:	6823      	ldr	r3, [r4, #0]
 800906c:	68e5      	ldr	r5, [r4, #12]
 800906e:	6832      	ldr	r2, [r6, #0]
 8009070:	f003 0306 	and.w	r3, r3, #6
 8009074:	2b04      	cmp	r3, #4
 8009076:	bf08      	it	eq
 8009078:	1aad      	subeq	r5, r5, r2
 800907a:	68a3      	ldr	r3, [r4, #8]
 800907c:	6922      	ldr	r2, [r4, #16]
 800907e:	bf0c      	ite	eq
 8009080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009084:	2500      	movne	r5, #0
 8009086:	4293      	cmp	r3, r2
 8009088:	bfc4      	itt	gt
 800908a:	1a9b      	subgt	r3, r3, r2
 800908c:	18ed      	addgt	r5, r5, r3
 800908e:	2600      	movs	r6, #0
 8009090:	341a      	adds	r4, #26
 8009092:	42b5      	cmp	r5, r6
 8009094:	d11a      	bne.n	80090cc <_printf_common+0xc8>
 8009096:	2000      	movs	r0, #0
 8009098:	e008      	b.n	80090ac <_printf_common+0xa8>
 800909a:	2301      	movs	r3, #1
 800909c:	4652      	mov	r2, sl
 800909e:	4649      	mov	r1, r9
 80090a0:	4638      	mov	r0, r7
 80090a2:	47c0      	blx	r8
 80090a4:	3001      	adds	r0, #1
 80090a6:	d103      	bne.n	80090b0 <_printf_common+0xac>
 80090a8:	f04f 30ff 	mov.w	r0, #4294967295
 80090ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090b0:	3501      	adds	r5, #1
 80090b2:	e7c6      	b.n	8009042 <_printf_common+0x3e>
 80090b4:	18e1      	adds	r1, r4, r3
 80090b6:	1c5a      	adds	r2, r3, #1
 80090b8:	2030      	movs	r0, #48	; 0x30
 80090ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80090be:	4422      	add	r2, r4
 80090c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80090c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80090c8:	3302      	adds	r3, #2
 80090ca:	e7c7      	b.n	800905c <_printf_common+0x58>
 80090cc:	2301      	movs	r3, #1
 80090ce:	4622      	mov	r2, r4
 80090d0:	4649      	mov	r1, r9
 80090d2:	4638      	mov	r0, r7
 80090d4:	47c0      	blx	r8
 80090d6:	3001      	adds	r0, #1
 80090d8:	d0e6      	beq.n	80090a8 <_printf_common+0xa4>
 80090da:	3601      	adds	r6, #1
 80090dc:	e7d9      	b.n	8009092 <_printf_common+0x8e>
	...

080090e0 <_printf_i>:
 80090e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090e4:	460c      	mov	r4, r1
 80090e6:	4691      	mov	r9, r2
 80090e8:	7e27      	ldrb	r7, [r4, #24]
 80090ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80090ec:	2f78      	cmp	r7, #120	; 0x78
 80090ee:	4680      	mov	r8, r0
 80090f0:	469a      	mov	sl, r3
 80090f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090f6:	d807      	bhi.n	8009108 <_printf_i+0x28>
 80090f8:	2f62      	cmp	r7, #98	; 0x62
 80090fa:	d80a      	bhi.n	8009112 <_printf_i+0x32>
 80090fc:	2f00      	cmp	r7, #0
 80090fe:	f000 80d8 	beq.w	80092b2 <_printf_i+0x1d2>
 8009102:	2f58      	cmp	r7, #88	; 0x58
 8009104:	f000 80a3 	beq.w	800924e <_printf_i+0x16e>
 8009108:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800910c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009110:	e03a      	b.n	8009188 <_printf_i+0xa8>
 8009112:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009116:	2b15      	cmp	r3, #21
 8009118:	d8f6      	bhi.n	8009108 <_printf_i+0x28>
 800911a:	a001      	add	r0, pc, #4	; (adr r0, 8009120 <_printf_i+0x40>)
 800911c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009120:	08009179 	.word	0x08009179
 8009124:	0800918d 	.word	0x0800918d
 8009128:	08009109 	.word	0x08009109
 800912c:	08009109 	.word	0x08009109
 8009130:	08009109 	.word	0x08009109
 8009134:	08009109 	.word	0x08009109
 8009138:	0800918d 	.word	0x0800918d
 800913c:	08009109 	.word	0x08009109
 8009140:	08009109 	.word	0x08009109
 8009144:	08009109 	.word	0x08009109
 8009148:	08009109 	.word	0x08009109
 800914c:	08009299 	.word	0x08009299
 8009150:	080091bd 	.word	0x080091bd
 8009154:	0800927b 	.word	0x0800927b
 8009158:	08009109 	.word	0x08009109
 800915c:	08009109 	.word	0x08009109
 8009160:	080092bb 	.word	0x080092bb
 8009164:	08009109 	.word	0x08009109
 8009168:	080091bd 	.word	0x080091bd
 800916c:	08009109 	.word	0x08009109
 8009170:	08009109 	.word	0x08009109
 8009174:	08009283 	.word	0x08009283
 8009178:	680b      	ldr	r3, [r1, #0]
 800917a:	1d1a      	adds	r2, r3, #4
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	600a      	str	r2, [r1, #0]
 8009180:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009184:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009188:	2301      	movs	r3, #1
 800918a:	e0a3      	b.n	80092d4 <_printf_i+0x1f4>
 800918c:	6825      	ldr	r5, [r4, #0]
 800918e:	6808      	ldr	r0, [r1, #0]
 8009190:	062e      	lsls	r6, r5, #24
 8009192:	f100 0304 	add.w	r3, r0, #4
 8009196:	d50a      	bpl.n	80091ae <_printf_i+0xce>
 8009198:	6805      	ldr	r5, [r0, #0]
 800919a:	600b      	str	r3, [r1, #0]
 800919c:	2d00      	cmp	r5, #0
 800919e:	da03      	bge.n	80091a8 <_printf_i+0xc8>
 80091a0:	232d      	movs	r3, #45	; 0x2d
 80091a2:	426d      	negs	r5, r5
 80091a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091a8:	485e      	ldr	r0, [pc, #376]	; (8009324 <_printf_i+0x244>)
 80091aa:	230a      	movs	r3, #10
 80091ac:	e019      	b.n	80091e2 <_printf_i+0x102>
 80091ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80091b2:	6805      	ldr	r5, [r0, #0]
 80091b4:	600b      	str	r3, [r1, #0]
 80091b6:	bf18      	it	ne
 80091b8:	b22d      	sxthne	r5, r5
 80091ba:	e7ef      	b.n	800919c <_printf_i+0xbc>
 80091bc:	680b      	ldr	r3, [r1, #0]
 80091be:	6825      	ldr	r5, [r4, #0]
 80091c0:	1d18      	adds	r0, r3, #4
 80091c2:	6008      	str	r0, [r1, #0]
 80091c4:	0628      	lsls	r0, r5, #24
 80091c6:	d501      	bpl.n	80091cc <_printf_i+0xec>
 80091c8:	681d      	ldr	r5, [r3, #0]
 80091ca:	e002      	b.n	80091d2 <_printf_i+0xf2>
 80091cc:	0669      	lsls	r1, r5, #25
 80091ce:	d5fb      	bpl.n	80091c8 <_printf_i+0xe8>
 80091d0:	881d      	ldrh	r5, [r3, #0]
 80091d2:	4854      	ldr	r0, [pc, #336]	; (8009324 <_printf_i+0x244>)
 80091d4:	2f6f      	cmp	r7, #111	; 0x6f
 80091d6:	bf0c      	ite	eq
 80091d8:	2308      	moveq	r3, #8
 80091da:	230a      	movne	r3, #10
 80091dc:	2100      	movs	r1, #0
 80091de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80091e2:	6866      	ldr	r6, [r4, #4]
 80091e4:	60a6      	str	r6, [r4, #8]
 80091e6:	2e00      	cmp	r6, #0
 80091e8:	bfa2      	ittt	ge
 80091ea:	6821      	ldrge	r1, [r4, #0]
 80091ec:	f021 0104 	bicge.w	r1, r1, #4
 80091f0:	6021      	strge	r1, [r4, #0]
 80091f2:	b90d      	cbnz	r5, 80091f8 <_printf_i+0x118>
 80091f4:	2e00      	cmp	r6, #0
 80091f6:	d04d      	beq.n	8009294 <_printf_i+0x1b4>
 80091f8:	4616      	mov	r6, r2
 80091fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80091fe:	fb03 5711 	mls	r7, r3, r1, r5
 8009202:	5dc7      	ldrb	r7, [r0, r7]
 8009204:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009208:	462f      	mov	r7, r5
 800920a:	42bb      	cmp	r3, r7
 800920c:	460d      	mov	r5, r1
 800920e:	d9f4      	bls.n	80091fa <_printf_i+0x11a>
 8009210:	2b08      	cmp	r3, #8
 8009212:	d10b      	bne.n	800922c <_printf_i+0x14c>
 8009214:	6823      	ldr	r3, [r4, #0]
 8009216:	07df      	lsls	r7, r3, #31
 8009218:	d508      	bpl.n	800922c <_printf_i+0x14c>
 800921a:	6923      	ldr	r3, [r4, #16]
 800921c:	6861      	ldr	r1, [r4, #4]
 800921e:	4299      	cmp	r1, r3
 8009220:	bfde      	ittt	le
 8009222:	2330      	movle	r3, #48	; 0x30
 8009224:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009228:	f106 36ff 	addle.w	r6, r6, #4294967295
 800922c:	1b92      	subs	r2, r2, r6
 800922e:	6122      	str	r2, [r4, #16]
 8009230:	f8cd a000 	str.w	sl, [sp]
 8009234:	464b      	mov	r3, r9
 8009236:	aa03      	add	r2, sp, #12
 8009238:	4621      	mov	r1, r4
 800923a:	4640      	mov	r0, r8
 800923c:	f7ff fee2 	bl	8009004 <_printf_common>
 8009240:	3001      	adds	r0, #1
 8009242:	d14c      	bne.n	80092de <_printf_i+0x1fe>
 8009244:	f04f 30ff 	mov.w	r0, #4294967295
 8009248:	b004      	add	sp, #16
 800924a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924e:	4835      	ldr	r0, [pc, #212]	; (8009324 <_printf_i+0x244>)
 8009250:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	680e      	ldr	r6, [r1, #0]
 8009258:	061f      	lsls	r7, r3, #24
 800925a:	f856 5b04 	ldr.w	r5, [r6], #4
 800925e:	600e      	str	r6, [r1, #0]
 8009260:	d514      	bpl.n	800928c <_printf_i+0x1ac>
 8009262:	07d9      	lsls	r1, r3, #31
 8009264:	bf44      	itt	mi
 8009266:	f043 0320 	orrmi.w	r3, r3, #32
 800926a:	6023      	strmi	r3, [r4, #0]
 800926c:	b91d      	cbnz	r5, 8009276 <_printf_i+0x196>
 800926e:	6823      	ldr	r3, [r4, #0]
 8009270:	f023 0320 	bic.w	r3, r3, #32
 8009274:	6023      	str	r3, [r4, #0]
 8009276:	2310      	movs	r3, #16
 8009278:	e7b0      	b.n	80091dc <_printf_i+0xfc>
 800927a:	6823      	ldr	r3, [r4, #0]
 800927c:	f043 0320 	orr.w	r3, r3, #32
 8009280:	6023      	str	r3, [r4, #0]
 8009282:	2378      	movs	r3, #120	; 0x78
 8009284:	4828      	ldr	r0, [pc, #160]	; (8009328 <_printf_i+0x248>)
 8009286:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800928a:	e7e3      	b.n	8009254 <_printf_i+0x174>
 800928c:	065e      	lsls	r6, r3, #25
 800928e:	bf48      	it	mi
 8009290:	b2ad      	uxthmi	r5, r5
 8009292:	e7e6      	b.n	8009262 <_printf_i+0x182>
 8009294:	4616      	mov	r6, r2
 8009296:	e7bb      	b.n	8009210 <_printf_i+0x130>
 8009298:	680b      	ldr	r3, [r1, #0]
 800929a:	6826      	ldr	r6, [r4, #0]
 800929c:	6960      	ldr	r0, [r4, #20]
 800929e:	1d1d      	adds	r5, r3, #4
 80092a0:	600d      	str	r5, [r1, #0]
 80092a2:	0635      	lsls	r5, r6, #24
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	d501      	bpl.n	80092ac <_printf_i+0x1cc>
 80092a8:	6018      	str	r0, [r3, #0]
 80092aa:	e002      	b.n	80092b2 <_printf_i+0x1d2>
 80092ac:	0671      	lsls	r1, r6, #25
 80092ae:	d5fb      	bpl.n	80092a8 <_printf_i+0x1c8>
 80092b0:	8018      	strh	r0, [r3, #0]
 80092b2:	2300      	movs	r3, #0
 80092b4:	6123      	str	r3, [r4, #16]
 80092b6:	4616      	mov	r6, r2
 80092b8:	e7ba      	b.n	8009230 <_printf_i+0x150>
 80092ba:	680b      	ldr	r3, [r1, #0]
 80092bc:	1d1a      	adds	r2, r3, #4
 80092be:	600a      	str	r2, [r1, #0]
 80092c0:	681e      	ldr	r6, [r3, #0]
 80092c2:	6862      	ldr	r2, [r4, #4]
 80092c4:	2100      	movs	r1, #0
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7f6 ffd2 	bl	8000270 <memchr>
 80092cc:	b108      	cbz	r0, 80092d2 <_printf_i+0x1f2>
 80092ce:	1b80      	subs	r0, r0, r6
 80092d0:	6060      	str	r0, [r4, #4]
 80092d2:	6863      	ldr	r3, [r4, #4]
 80092d4:	6123      	str	r3, [r4, #16]
 80092d6:	2300      	movs	r3, #0
 80092d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092dc:	e7a8      	b.n	8009230 <_printf_i+0x150>
 80092de:	6923      	ldr	r3, [r4, #16]
 80092e0:	4632      	mov	r2, r6
 80092e2:	4649      	mov	r1, r9
 80092e4:	4640      	mov	r0, r8
 80092e6:	47d0      	blx	sl
 80092e8:	3001      	adds	r0, #1
 80092ea:	d0ab      	beq.n	8009244 <_printf_i+0x164>
 80092ec:	6823      	ldr	r3, [r4, #0]
 80092ee:	079b      	lsls	r3, r3, #30
 80092f0:	d413      	bmi.n	800931a <_printf_i+0x23a>
 80092f2:	68e0      	ldr	r0, [r4, #12]
 80092f4:	9b03      	ldr	r3, [sp, #12]
 80092f6:	4298      	cmp	r0, r3
 80092f8:	bfb8      	it	lt
 80092fa:	4618      	movlt	r0, r3
 80092fc:	e7a4      	b.n	8009248 <_printf_i+0x168>
 80092fe:	2301      	movs	r3, #1
 8009300:	4632      	mov	r2, r6
 8009302:	4649      	mov	r1, r9
 8009304:	4640      	mov	r0, r8
 8009306:	47d0      	blx	sl
 8009308:	3001      	adds	r0, #1
 800930a:	d09b      	beq.n	8009244 <_printf_i+0x164>
 800930c:	3501      	adds	r5, #1
 800930e:	68e3      	ldr	r3, [r4, #12]
 8009310:	9903      	ldr	r1, [sp, #12]
 8009312:	1a5b      	subs	r3, r3, r1
 8009314:	42ab      	cmp	r3, r5
 8009316:	dcf2      	bgt.n	80092fe <_printf_i+0x21e>
 8009318:	e7eb      	b.n	80092f2 <_printf_i+0x212>
 800931a:	2500      	movs	r5, #0
 800931c:	f104 0619 	add.w	r6, r4, #25
 8009320:	e7f5      	b.n	800930e <_printf_i+0x22e>
 8009322:	bf00      	nop
 8009324:	0800e698 	.word	0x0800e698
 8009328:	0800e6a9 	.word	0x0800e6a9

0800932c <_scanf_float>:
 800932c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009330:	b087      	sub	sp, #28
 8009332:	4617      	mov	r7, r2
 8009334:	9303      	str	r3, [sp, #12]
 8009336:	688b      	ldr	r3, [r1, #8]
 8009338:	1e5a      	subs	r2, r3, #1
 800933a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800933e:	bf83      	ittte	hi
 8009340:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009344:	195b      	addhi	r3, r3, r5
 8009346:	9302      	strhi	r3, [sp, #8]
 8009348:	2300      	movls	r3, #0
 800934a:	bf86      	itte	hi
 800934c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009350:	608b      	strhi	r3, [r1, #8]
 8009352:	9302      	strls	r3, [sp, #8]
 8009354:	680b      	ldr	r3, [r1, #0]
 8009356:	468b      	mov	fp, r1
 8009358:	2500      	movs	r5, #0
 800935a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800935e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009362:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009366:	4680      	mov	r8, r0
 8009368:	460c      	mov	r4, r1
 800936a:	465e      	mov	r6, fp
 800936c:	46aa      	mov	sl, r5
 800936e:	46a9      	mov	r9, r5
 8009370:	9501      	str	r5, [sp, #4]
 8009372:	68a2      	ldr	r2, [r4, #8]
 8009374:	b152      	cbz	r2, 800938c <_scanf_float+0x60>
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	2b4e      	cmp	r3, #78	; 0x4e
 800937c:	d864      	bhi.n	8009448 <_scanf_float+0x11c>
 800937e:	2b40      	cmp	r3, #64	; 0x40
 8009380:	d83c      	bhi.n	80093fc <_scanf_float+0xd0>
 8009382:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009386:	b2c8      	uxtb	r0, r1
 8009388:	280e      	cmp	r0, #14
 800938a:	d93a      	bls.n	8009402 <_scanf_float+0xd6>
 800938c:	f1b9 0f00 	cmp.w	r9, #0
 8009390:	d003      	beq.n	800939a <_scanf_float+0x6e>
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800939e:	f1ba 0f01 	cmp.w	sl, #1
 80093a2:	f200 8113 	bhi.w	80095cc <_scanf_float+0x2a0>
 80093a6:	455e      	cmp	r6, fp
 80093a8:	f200 8105 	bhi.w	80095b6 <_scanf_float+0x28a>
 80093ac:	2501      	movs	r5, #1
 80093ae:	4628      	mov	r0, r5
 80093b0:	b007      	add	sp, #28
 80093b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093b6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80093ba:	2a0d      	cmp	r2, #13
 80093bc:	d8e6      	bhi.n	800938c <_scanf_float+0x60>
 80093be:	a101      	add	r1, pc, #4	; (adr r1, 80093c4 <_scanf_float+0x98>)
 80093c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80093c4:	08009503 	.word	0x08009503
 80093c8:	0800938d 	.word	0x0800938d
 80093cc:	0800938d 	.word	0x0800938d
 80093d0:	0800938d 	.word	0x0800938d
 80093d4:	08009563 	.word	0x08009563
 80093d8:	0800953b 	.word	0x0800953b
 80093dc:	0800938d 	.word	0x0800938d
 80093e0:	0800938d 	.word	0x0800938d
 80093e4:	08009511 	.word	0x08009511
 80093e8:	0800938d 	.word	0x0800938d
 80093ec:	0800938d 	.word	0x0800938d
 80093f0:	0800938d 	.word	0x0800938d
 80093f4:	0800938d 	.word	0x0800938d
 80093f8:	080094c9 	.word	0x080094c9
 80093fc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009400:	e7db      	b.n	80093ba <_scanf_float+0x8e>
 8009402:	290e      	cmp	r1, #14
 8009404:	d8c2      	bhi.n	800938c <_scanf_float+0x60>
 8009406:	a001      	add	r0, pc, #4	; (adr r0, 800940c <_scanf_float+0xe0>)
 8009408:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800940c:	080094bb 	.word	0x080094bb
 8009410:	0800938d 	.word	0x0800938d
 8009414:	080094bb 	.word	0x080094bb
 8009418:	0800954f 	.word	0x0800954f
 800941c:	0800938d 	.word	0x0800938d
 8009420:	08009469 	.word	0x08009469
 8009424:	080094a5 	.word	0x080094a5
 8009428:	080094a5 	.word	0x080094a5
 800942c:	080094a5 	.word	0x080094a5
 8009430:	080094a5 	.word	0x080094a5
 8009434:	080094a5 	.word	0x080094a5
 8009438:	080094a5 	.word	0x080094a5
 800943c:	080094a5 	.word	0x080094a5
 8009440:	080094a5 	.word	0x080094a5
 8009444:	080094a5 	.word	0x080094a5
 8009448:	2b6e      	cmp	r3, #110	; 0x6e
 800944a:	d809      	bhi.n	8009460 <_scanf_float+0x134>
 800944c:	2b60      	cmp	r3, #96	; 0x60
 800944e:	d8b2      	bhi.n	80093b6 <_scanf_float+0x8a>
 8009450:	2b54      	cmp	r3, #84	; 0x54
 8009452:	d077      	beq.n	8009544 <_scanf_float+0x218>
 8009454:	2b59      	cmp	r3, #89	; 0x59
 8009456:	d199      	bne.n	800938c <_scanf_float+0x60>
 8009458:	2d07      	cmp	r5, #7
 800945a:	d197      	bne.n	800938c <_scanf_float+0x60>
 800945c:	2508      	movs	r5, #8
 800945e:	e029      	b.n	80094b4 <_scanf_float+0x188>
 8009460:	2b74      	cmp	r3, #116	; 0x74
 8009462:	d06f      	beq.n	8009544 <_scanf_float+0x218>
 8009464:	2b79      	cmp	r3, #121	; 0x79
 8009466:	e7f6      	b.n	8009456 <_scanf_float+0x12a>
 8009468:	6821      	ldr	r1, [r4, #0]
 800946a:	05c8      	lsls	r0, r1, #23
 800946c:	d51a      	bpl.n	80094a4 <_scanf_float+0x178>
 800946e:	9b02      	ldr	r3, [sp, #8]
 8009470:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009474:	6021      	str	r1, [r4, #0]
 8009476:	f109 0901 	add.w	r9, r9, #1
 800947a:	b11b      	cbz	r3, 8009484 <_scanf_float+0x158>
 800947c:	3b01      	subs	r3, #1
 800947e:	3201      	adds	r2, #1
 8009480:	9302      	str	r3, [sp, #8]
 8009482:	60a2      	str	r2, [r4, #8]
 8009484:	68a3      	ldr	r3, [r4, #8]
 8009486:	3b01      	subs	r3, #1
 8009488:	60a3      	str	r3, [r4, #8]
 800948a:	6923      	ldr	r3, [r4, #16]
 800948c:	3301      	adds	r3, #1
 800948e:	6123      	str	r3, [r4, #16]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	3b01      	subs	r3, #1
 8009494:	2b00      	cmp	r3, #0
 8009496:	607b      	str	r3, [r7, #4]
 8009498:	f340 8084 	ble.w	80095a4 <_scanf_float+0x278>
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	3301      	adds	r3, #1
 80094a0:	603b      	str	r3, [r7, #0]
 80094a2:	e766      	b.n	8009372 <_scanf_float+0x46>
 80094a4:	eb1a 0f05 	cmn.w	sl, r5
 80094a8:	f47f af70 	bne.w	800938c <_scanf_float+0x60>
 80094ac:	6822      	ldr	r2, [r4, #0]
 80094ae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80094b2:	6022      	str	r2, [r4, #0]
 80094b4:	f806 3b01 	strb.w	r3, [r6], #1
 80094b8:	e7e4      	b.n	8009484 <_scanf_float+0x158>
 80094ba:	6822      	ldr	r2, [r4, #0]
 80094bc:	0610      	lsls	r0, r2, #24
 80094be:	f57f af65 	bpl.w	800938c <_scanf_float+0x60>
 80094c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80094c6:	e7f4      	b.n	80094b2 <_scanf_float+0x186>
 80094c8:	f1ba 0f00 	cmp.w	sl, #0
 80094cc:	d10e      	bne.n	80094ec <_scanf_float+0x1c0>
 80094ce:	f1b9 0f00 	cmp.w	r9, #0
 80094d2:	d10e      	bne.n	80094f2 <_scanf_float+0x1c6>
 80094d4:	6822      	ldr	r2, [r4, #0]
 80094d6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80094da:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80094de:	d108      	bne.n	80094f2 <_scanf_float+0x1c6>
 80094e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80094e4:	6022      	str	r2, [r4, #0]
 80094e6:	f04f 0a01 	mov.w	sl, #1
 80094ea:	e7e3      	b.n	80094b4 <_scanf_float+0x188>
 80094ec:	f1ba 0f02 	cmp.w	sl, #2
 80094f0:	d055      	beq.n	800959e <_scanf_float+0x272>
 80094f2:	2d01      	cmp	r5, #1
 80094f4:	d002      	beq.n	80094fc <_scanf_float+0x1d0>
 80094f6:	2d04      	cmp	r5, #4
 80094f8:	f47f af48 	bne.w	800938c <_scanf_float+0x60>
 80094fc:	3501      	adds	r5, #1
 80094fe:	b2ed      	uxtb	r5, r5
 8009500:	e7d8      	b.n	80094b4 <_scanf_float+0x188>
 8009502:	f1ba 0f01 	cmp.w	sl, #1
 8009506:	f47f af41 	bne.w	800938c <_scanf_float+0x60>
 800950a:	f04f 0a02 	mov.w	sl, #2
 800950e:	e7d1      	b.n	80094b4 <_scanf_float+0x188>
 8009510:	b97d      	cbnz	r5, 8009532 <_scanf_float+0x206>
 8009512:	f1b9 0f00 	cmp.w	r9, #0
 8009516:	f47f af3c 	bne.w	8009392 <_scanf_float+0x66>
 800951a:	6822      	ldr	r2, [r4, #0]
 800951c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009520:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009524:	f47f af39 	bne.w	800939a <_scanf_float+0x6e>
 8009528:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800952c:	6022      	str	r2, [r4, #0]
 800952e:	2501      	movs	r5, #1
 8009530:	e7c0      	b.n	80094b4 <_scanf_float+0x188>
 8009532:	2d03      	cmp	r5, #3
 8009534:	d0e2      	beq.n	80094fc <_scanf_float+0x1d0>
 8009536:	2d05      	cmp	r5, #5
 8009538:	e7de      	b.n	80094f8 <_scanf_float+0x1cc>
 800953a:	2d02      	cmp	r5, #2
 800953c:	f47f af26 	bne.w	800938c <_scanf_float+0x60>
 8009540:	2503      	movs	r5, #3
 8009542:	e7b7      	b.n	80094b4 <_scanf_float+0x188>
 8009544:	2d06      	cmp	r5, #6
 8009546:	f47f af21 	bne.w	800938c <_scanf_float+0x60>
 800954a:	2507      	movs	r5, #7
 800954c:	e7b2      	b.n	80094b4 <_scanf_float+0x188>
 800954e:	6822      	ldr	r2, [r4, #0]
 8009550:	0591      	lsls	r1, r2, #22
 8009552:	f57f af1b 	bpl.w	800938c <_scanf_float+0x60>
 8009556:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800955a:	6022      	str	r2, [r4, #0]
 800955c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009560:	e7a8      	b.n	80094b4 <_scanf_float+0x188>
 8009562:	6822      	ldr	r2, [r4, #0]
 8009564:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009568:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800956c:	d006      	beq.n	800957c <_scanf_float+0x250>
 800956e:	0550      	lsls	r0, r2, #21
 8009570:	f57f af0c 	bpl.w	800938c <_scanf_float+0x60>
 8009574:	f1b9 0f00 	cmp.w	r9, #0
 8009578:	f43f af0f 	beq.w	800939a <_scanf_float+0x6e>
 800957c:	0591      	lsls	r1, r2, #22
 800957e:	bf58      	it	pl
 8009580:	9901      	ldrpl	r1, [sp, #4]
 8009582:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009586:	bf58      	it	pl
 8009588:	eba9 0101 	subpl.w	r1, r9, r1
 800958c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009590:	bf58      	it	pl
 8009592:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009596:	6022      	str	r2, [r4, #0]
 8009598:	f04f 0900 	mov.w	r9, #0
 800959c:	e78a      	b.n	80094b4 <_scanf_float+0x188>
 800959e:	f04f 0a03 	mov.w	sl, #3
 80095a2:	e787      	b.n	80094b4 <_scanf_float+0x188>
 80095a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80095a8:	4639      	mov	r1, r7
 80095aa:	4640      	mov	r0, r8
 80095ac:	4798      	blx	r3
 80095ae:	2800      	cmp	r0, #0
 80095b0:	f43f aedf 	beq.w	8009372 <_scanf_float+0x46>
 80095b4:	e6ea      	b.n	800938c <_scanf_float+0x60>
 80095b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80095ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80095be:	463a      	mov	r2, r7
 80095c0:	4640      	mov	r0, r8
 80095c2:	4798      	blx	r3
 80095c4:	6923      	ldr	r3, [r4, #16]
 80095c6:	3b01      	subs	r3, #1
 80095c8:	6123      	str	r3, [r4, #16]
 80095ca:	e6ec      	b.n	80093a6 <_scanf_float+0x7a>
 80095cc:	1e6b      	subs	r3, r5, #1
 80095ce:	2b06      	cmp	r3, #6
 80095d0:	d825      	bhi.n	800961e <_scanf_float+0x2f2>
 80095d2:	2d02      	cmp	r5, #2
 80095d4:	d836      	bhi.n	8009644 <_scanf_float+0x318>
 80095d6:	455e      	cmp	r6, fp
 80095d8:	f67f aee8 	bls.w	80093ac <_scanf_float+0x80>
 80095dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80095e0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80095e4:	463a      	mov	r2, r7
 80095e6:	4640      	mov	r0, r8
 80095e8:	4798      	blx	r3
 80095ea:	6923      	ldr	r3, [r4, #16]
 80095ec:	3b01      	subs	r3, #1
 80095ee:	6123      	str	r3, [r4, #16]
 80095f0:	e7f1      	b.n	80095d6 <_scanf_float+0x2aa>
 80095f2:	9802      	ldr	r0, [sp, #8]
 80095f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80095f8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80095fc:	9002      	str	r0, [sp, #8]
 80095fe:	463a      	mov	r2, r7
 8009600:	4640      	mov	r0, r8
 8009602:	4798      	blx	r3
 8009604:	6923      	ldr	r3, [r4, #16]
 8009606:	3b01      	subs	r3, #1
 8009608:	6123      	str	r3, [r4, #16]
 800960a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800960e:	fa5f fa8a 	uxtb.w	sl, sl
 8009612:	f1ba 0f02 	cmp.w	sl, #2
 8009616:	d1ec      	bne.n	80095f2 <_scanf_float+0x2c6>
 8009618:	3d03      	subs	r5, #3
 800961a:	b2ed      	uxtb	r5, r5
 800961c:	1b76      	subs	r6, r6, r5
 800961e:	6823      	ldr	r3, [r4, #0]
 8009620:	05da      	lsls	r2, r3, #23
 8009622:	d52f      	bpl.n	8009684 <_scanf_float+0x358>
 8009624:	055b      	lsls	r3, r3, #21
 8009626:	d510      	bpl.n	800964a <_scanf_float+0x31e>
 8009628:	455e      	cmp	r6, fp
 800962a:	f67f aebf 	bls.w	80093ac <_scanf_float+0x80>
 800962e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009632:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009636:	463a      	mov	r2, r7
 8009638:	4640      	mov	r0, r8
 800963a:	4798      	blx	r3
 800963c:	6923      	ldr	r3, [r4, #16]
 800963e:	3b01      	subs	r3, #1
 8009640:	6123      	str	r3, [r4, #16]
 8009642:	e7f1      	b.n	8009628 <_scanf_float+0x2fc>
 8009644:	46aa      	mov	sl, r5
 8009646:	9602      	str	r6, [sp, #8]
 8009648:	e7df      	b.n	800960a <_scanf_float+0x2de>
 800964a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800964e:	6923      	ldr	r3, [r4, #16]
 8009650:	2965      	cmp	r1, #101	; 0x65
 8009652:	f103 33ff 	add.w	r3, r3, #4294967295
 8009656:	f106 35ff 	add.w	r5, r6, #4294967295
 800965a:	6123      	str	r3, [r4, #16]
 800965c:	d00c      	beq.n	8009678 <_scanf_float+0x34c>
 800965e:	2945      	cmp	r1, #69	; 0x45
 8009660:	d00a      	beq.n	8009678 <_scanf_float+0x34c>
 8009662:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009666:	463a      	mov	r2, r7
 8009668:	4640      	mov	r0, r8
 800966a:	4798      	blx	r3
 800966c:	6923      	ldr	r3, [r4, #16]
 800966e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009672:	3b01      	subs	r3, #1
 8009674:	1eb5      	subs	r5, r6, #2
 8009676:	6123      	str	r3, [r4, #16]
 8009678:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800967c:	463a      	mov	r2, r7
 800967e:	4640      	mov	r0, r8
 8009680:	4798      	blx	r3
 8009682:	462e      	mov	r6, r5
 8009684:	6825      	ldr	r5, [r4, #0]
 8009686:	f015 0510 	ands.w	r5, r5, #16
 800968a:	d14d      	bne.n	8009728 <_scanf_float+0x3fc>
 800968c:	7035      	strb	r5, [r6, #0]
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009694:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009698:	d11a      	bne.n	80096d0 <_scanf_float+0x3a4>
 800969a:	9b01      	ldr	r3, [sp, #4]
 800969c:	454b      	cmp	r3, r9
 800969e:	eba3 0209 	sub.w	r2, r3, r9
 80096a2:	d122      	bne.n	80096ea <_scanf_float+0x3be>
 80096a4:	2200      	movs	r2, #0
 80096a6:	4659      	mov	r1, fp
 80096a8:	4640      	mov	r0, r8
 80096aa:	f000 fef7 	bl	800a49c <_strtod_r>
 80096ae:	9b03      	ldr	r3, [sp, #12]
 80096b0:	6821      	ldr	r1, [r4, #0]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f011 0f02 	tst.w	r1, #2
 80096b8:	f103 0204 	add.w	r2, r3, #4
 80096bc:	d020      	beq.n	8009700 <_scanf_float+0x3d4>
 80096be:	9903      	ldr	r1, [sp, #12]
 80096c0:	600a      	str	r2, [r1, #0]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	ed83 0b00 	vstr	d0, [r3]
 80096c8:	68e3      	ldr	r3, [r4, #12]
 80096ca:	3301      	adds	r3, #1
 80096cc:	60e3      	str	r3, [r4, #12]
 80096ce:	e66e      	b.n	80093ae <_scanf_float+0x82>
 80096d0:	9b04      	ldr	r3, [sp, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d0e6      	beq.n	80096a4 <_scanf_float+0x378>
 80096d6:	9905      	ldr	r1, [sp, #20]
 80096d8:	230a      	movs	r3, #10
 80096da:	462a      	mov	r2, r5
 80096dc:	3101      	adds	r1, #1
 80096de:	4640      	mov	r0, r8
 80096e0:	f000 ff66 	bl	800a5b0 <_strtol_r>
 80096e4:	9b04      	ldr	r3, [sp, #16]
 80096e6:	9e05      	ldr	r6, [sp, #20]
 80096e8:	1ac2      	subs	r2, r0, r3
 80096ea:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80096ee:	429e      	cmp	r6, r3
 80096f0:	bf28      	it	cs
 80096f2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80096f6:	490d      	ldr	r1, [pc, #52]	; (800972c <_scanf_float+0x400>)
 80096f8:	4630      	mov	r0, r6
 80096fa:	f000 f821 	bl	8009740 <siprintf>
 80096fe:	e7d1      	b.n	80096a4 <_scanf_float+0x378>
 8009700:	f011 0f04 	tst.w	r1, #4
 8009704:	9903      	ldr	r1, [sp, #12]
 8009706:	600a      	str	r2, [r1, #0]
 8009708:	d1db      	bne.n	80096c2 <_scanf_float+0x396>
 800970a:	eeb4 0b40 	vcmp.f64	d0, d0
 800970e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009712:	681e      	ldr	r6, [r3, #0]
 8009714:	d705      	bvc.n	8009722 <_scanf_float+0x3f6>
 8009716:	4806      	ldr	r0, [pc, #24]	; (8009730 <_scanf_float+0x404>)
 8009718:	f000 f80c 	bl	8009734 <nanf>
 800971c:	ed86 0a00 	vstr	s0, [r6]
 8009720:	e7d2      	b.n	80096c8 <_scanf_float+0x39c>
 8009722:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009726:	e7f9      	b.n	800971c <_scanf_float+0x3f0>
 8009728:	2500      	movs	r5, #0
 800972a:	e640      	b.n	80093ae <_scanf_float+0x82>
 800972c:	0800e6ba 	.word	0x0800e6ba
 8009730:	0800eaeb 	.word	0x0800eaeb

08009734 <nanf>:
 8009734:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800973c <nanf+0x8>
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	7fc00000 	.word	0x7fc00000

08009740 <siprintf>:
 8009740:	b40e      	push	{r1, r2, r3}
 8009742:	b500      	push	{lr}
 8009744:	b09c      	sub	sp, #112	; 0x70
 8009746:	ab1d      	add	r3, sp, #116	; 0x74
 8009748:	9002      	str	r0, [sp, #8]
 800974a:	9006      	str	r0, [sp, #24]
 800974c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009750:	4809      	ldr	r0, [pc, #36]	; (8009778 <siprintf+0x38>)
 8009752:	9107      	str	r1, [sp, #28]
 8009754:	9104      	str	r1, [sp, #16]
 8009756:	4909      	ldr	r1, [pc, #36]	; (800977c <siprintf+0x3c>)
 8009758:	f853 2b04 	ldr.w	r2, [r3], #4
 800975c:	9105      	str	r1, [sp, #20]
 800975e:	6800      	ldr	r0, [r0, #0]
 8009760:	9301      	str	r3, [sp, #4]
 8009762:	a902      	add	r1, sp, #8
 8009764:	f002 fed6 	bl	800c514 <_svfiprintf_r>
 8009768:	9b02      	ldr	r3, [sp, #8]
 800976a:	2200      	movs	r2, #0
 800976c:	701a      	strb	r2, [r3, #0]
 800976e:	b01c      	add	sp, #112	; 0x70
 8009770:	f85d eb04 	ldr.w	lr, [sp], #4
 8009774:	b003      	add	sp, #12
 8009776:	4770      	bx	lr
 8009778:	20000114 	.word	0x20000114
 800977c:	ffff0208 	.word	0xffff0208

08009780 <siscanf>:
 8009780:	b40e      	push	{r1, r2, r3}
 8009782:	b510      	push	{r4, lr}
 8009784:	b09f      	sub	sp, #124	; 0x7c
 8009786:	ac21      	add	r4, sp, #132	; 0x84
 8009788:	f44f 7101 	mov.w	r1, #516	; 0x204
 800978c:	f854 2b04 	ldr.w	r2, [r4], #4
 8009790:	9201      	str	r2, [sp, #4]
 8009792:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009796:	9004      	str	r0, [sp, #16]
 8009798:	9008      	str	r0, [sp, #32]
 800979a:	f7f6 fd5b 	bl	8000254 <strlen>
 800979e:	4b0c      	ldr	r3, [pc, #48]	; (80097d0 <siscanf+0x50>)
 80097a0:	9005      	str	r0, [sp, #20]
 80097a2:	9009      	str	r0, [sp, #36]	; 0x24
 80097a4:	930d      	str	r3, [sp, #52]	; 0x34
 80097a6:	480b      	ldr	r0, [pc, #44]	; (80097d4 <siscanf+0x54>)
 80097a8:	9a01      	ldr	r2, [sp, #4]
 80097aa:	6800      	ldr	r0, [r0, #0]
 80097ac:	9403      	str	r4, [sp, #12]
 80097ae:	2300      	movs	r3, #0
 80097b0:	9311      	str	r3, [sp, #68]	; 0x44
 80097b2:	9316      	str	r3, [sp, #88]	; 0x58
 80097b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80097b8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80097bc:	a904      	add	r1, sp, #16
 80097be:	4623      	mov	r3, r4
 80097c0:	f003 f802 	bl	800c7c8 <__ssvfiscanf_r>
 80097c4:	b01f      	add	sp, #124	; 0x7c
 80097c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ca:	b003      	add	sp, #12
 80097cc:	4770      	bx	lr
 80097ce:	bf00      	nop
 80097d0:	080097fb 	.word	0x080097fb
 80097d4:	20000114 	.word	0x20000114

080097d8 <__sread>:
 80097d8:	b510      	push	{r4, lr}
 80097da:	460c      	mov	r4, r1
 80097dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097e0:	f003 fab6 	bl	800cd50 <_read_r>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	bfab      	itete	ge
 80097e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097ea:	89a3      	ldrhlt	r3, [r4, #12]
 80097ec:	181b      	addge	r3, r3, r0
 80097ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097f2:	bfac      	ite	ge
 80097f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80097f6:	81a3      	strhlt	r3, [r4, #12]
 80097f8:	bd10      	pop	{r4, pc}

080097fa <__seofread>:
 80097fa:	2000      	movs	r0, #0
 80097fc:	4770      	bx	lr

080097fe <__swrite>:
 80097fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009802:	461f      	mov	r7, r3
 8009804:	898b      	ldrh	r3, [r1, #12]
 8009806:	05db      	lsls	r3, r3, #23
 8009808:	4605      	mov	r5, r0
 800980a:	460c      	mov	r4, r1
 800980c:	4616      	mov	r6, r2
 800980e:	d505      	bpl.n	800981c <__swrite+0x1e>
 8009810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009814:	2302      	movs	r3, #2
 8009816:	2200      	movs	r2, #0
 8009818:	f002 f870 	bl	800b8fc <_lseek_r>
 800981c:	89a3      	ldrh	r3, [r4, #12]
 800981e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009826:	81a3      	strh	r3, [r4, #12]
 8009828:	4632      	mov	r2, r6
 800982a:	463b      	mov	r3, r7
 800982c:	4628      	mov	r0, r5
 800982e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009832:	f000 bebf 	b.w	800a5b4 <_write_r>

08009836 <__sseek>:
 8009836:	b510      	push	{r4, lr}
 8009838:	460c      	mov	r4, r1
 800983a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800983e:	f002 f85d 	bl	800b8fc <_lseek_r>
 8009842:	1c43      	adds	r3, r0, #1
 8009844:	89a3      	ldrh	r3, [r4, #12]
 8009846:	bf15      	itete	ne
 8009848:	6560      	strne	r0, [r4, #84]	; 0x54
 800984a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800984e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009852:	81a3      	strheq	r3, [r4, #12]
 8009854:	bf18      	it	ne
 8009856:	81a3      	strhne	r3, [r4, #12]
 8009858:	bd10      	pop	{r4, pc}

0800985a <__sclose>:
 800985a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800985e:	f000 bebb 	b.w	800a5d8 <_close_r>

08009862 <strcpy>:
 8009862:	4603      	mov	r3, r0
 8009864:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009868:	f803 2b01 	strb.w	r2, [r3], #1
 800986c:	2a00      	cmp	r2, #0
 800986e:	d1f9      	bne.n	8009864 <strcpy+0x2>
 8009870:	4770      	bx	lr

08009872 <strncmp>:
 8009872:	b510      	push	{r4, lr}
 8009874:	b16a      	cbz	r2, 8009892 <strncmp+0x20>
 8009876:	3901      	subs	r1, #1
 8009878:	1884      	adds	r4, r0, r2
 800987a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800987e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009882:	4293      	cmp	r3, r2
 8009884:	d103      	bne.n	800988e <strncmp+0x1c>
 8009886:	42a0      	cmp	r0, r4
 8009888:	d001      	beq.n	800988e <strncmp+0x1c>
 800988a:	2b00      	cmp	r3, #0
 800988c:	d1f5      	bne.n	800987a <strncmp+0x8>
 800988e:	1a98      	subs	r0, r3, r2
 8009890:	bd10      	pop	{r4, pc}
 8009892:	4610      	mov	r0, r2
 8009894:	e7fc      	b.n	8009890 <strncmp+0x1e>

08009896 <strncpy>:
 8009896:	b510      	push	{r4, lr}
 8009898:	3901      	subs	r1, #1
 800989a:	4603      	mov	r3, r0
 800989c:	b132      	cbz	r2, 80098ac <strncpy+0x16>
 800989e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80098a2:	f803 4b01 	strb.w	r4, [r3], #1
 80098a6:	3a01      	subs	r2, #1
 80098a8:	2c00      	cmp	r4, #0
 80098aa:	d1f7      	bne.n	800989c <strncpy+0x6>
 80098ac:	441a      	add	r2, r3
 80098ae:	2100      	movs	r1, #0
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d100      	bne.n	80098b6 <strncpy+0x20>
 80098b4:	bd10      	pop	{r4, pc}
 80098b6:	f803 1b01 	strb.w	r1, [r3], #1
 80098ba:	e7f9      	b.n	80098b0 <strncpy+0x1a>

080098bc <sulp>:
 80098bc:	b570      	push	{r4, r5, r6, lr}
 80098be:	4604      	mov	r4, r0
 80098c0:	460d      	mov	r5, r1
 80098c2:	4616      	mov	r6, r2
 80098c4:	ec45 4b10 	vmov	d0, r4, r5
 80098c8:	f002 fbbe 	bl	800c048 <__ulp>
 80098cc:	b17e      	cbz	r6, 80098ee <sulp+0x32>
 80098ce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80098d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	dd09      	ble.n	80098ee <sulp+0x32>
 80098da:	051b      	lsls	r3, r3, #20
 80098dc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80098e0:	2000      	movs	r0, #0
 80098e2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80098e6:	ec41 0b17 	vmov	d7, r0, r1
 80098ea:	ee20 0b07 	vmul.f64	d0, d0, d7
 80098ee:	bd70      	pop	{r4, r5, r6, pc}

080098f0 <_strtod_l>:
 80098f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f4:	ed2d 8b0c 	vpush	{d8-d13}
 80098f8:	b09d      	sub	sp, #116	; 0x74
 80098fa:	461f      	mov	r7, r3
 80098fc:	2300      	movs	r3, #0
 80098fe:	9318      	str	r3, [sp, #96]	; 0x60
 8009900:	4ba6      	ldr	r3, [pc, #664]	; (8009b9c <_strtod_l+0x2ac>)
 8009902:	9213      	str	r2, [sp, #76]	; 0x4c
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	9308      	str	r3, [sp, #32]
 8009908:	4604      	mov	r4, r0
 800990a:	4618      	mov	r0, r3
 800990c:	468a      	mov	sl, r1
 800990e:	f7f6 fca1 	bl	8000254 <strlen>
 8009912:	f04f 0800 	mov.w	r8, #0
 8009916:	4605      	mov	r5, r0
 8009918:	f04f 0900 	mov.w	r9, #0
 800991c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009920:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009922:	781a      	ldrb	r2, [r3, #0]
 8009924:	2a2b      	cmp	r2, #43	; 0x2b
 8009926:	d04d      	beq.n	80099c4 <_strtod_l+0xd4>
 8009928:	d83a      	bhi.n	80099a0 <_strtod_l+0xb0>
 800992a:	2a0d      	cmp	r2, #13
 800992c:	d833      	bhi.n	8009996 <_strtod_l+0xa6>
 800992e:	2a08      	cmp	r2, #8
 8009930:	d833      	bhi.n	800999a <_strtod_l+0xaa>
 8009932:	2a00      	cmp	r2, #0
 8009934:	d03d      	beq.n	80099b2 <_strtod_l+0xc2>
 8009936:	2300      	movs	r3, #0
 8009938:	930b      	str	r3, [sp, #44]	; 0x2c
 800993a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800993c:	7833      	ldrb	r3, [r6, #0]
 800993e:	2b30      	cmp	r3, #48	; 0x30
 8009940:	f040 80b6 	bne.w	8009ab0 <_strtod_l+0x1c0>
 8009944:	7873      	ldrb	r3, [r6, #1]
 8009946:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800994a:	2b58      	cmp	r3, #88	; 0x58
 800994c:	d16d      	bne.n	8009a2a <_strtod_l+0x13a>
 800994e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009950:	9301      	str	r3, [sp, #4]
 8009952:	ab18      	add	r3, sp, #96	; 0x60
 8009954:	9702      	str	r7, [sp, #8]
 8009956:	9300      	str	r3, [sp, #0]
 8009958:	4a91      	ldr	r2, [pc, #580]	; (8009ba0 <_strtod_l+0x2b0>)
 800995a:	ab19      	add	r3, sp, #100	; 0x64
 800995c:	a917      	add	r1, sp, #92	; 0x5c
 800995e:	4620      	mov	r0, r4
 8009960:	f001 fcc0 	bl	800b2e4 <__gethex>
 8009964:	f010 0507 	ands.w	r5, r0, #7
 8009968:	4607      	mov	r7, r0
 800996a:	d005      	beq.n	8009978 <_strtod_l+0x88>
 800996c:	2d06      	cmp	r5, #6
 800996e:	d12b      	bne.n	80099c8 <_strtod_l+0xd8>
 8009970:	3601      	adds	r6, #1
 8009972:	2300      	movs	r3, #0
 8009974:	9617      	str	r6, [sp, #92]	; 0x5c
 8009976:	930b      	str	r3, [sp, #44]	; 0x2c
 8009978:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800997a:	2b00      	cmp	r3, #0
 800997c:	f040 856e 	bne.w	800a45c <_strtod_l+0xb6c>
 8009980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009982:	b1e3      	cbz	r3, 80099be <_strtod_l+0xce>
 8009984:	ec49 8b17 	vmov	d7, r8, r9
 8009988:	eeb1 0b47 	vneg.f64	d0, d7
 800998c:	b01d      	add	sp, #116	; 0x74
 800998e:	ecbd 8b0c 	vpop	{d8-d13}
 8009992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009996:	2a20      	cmp	r2, #32
 8009998:	d1cd      	bne.n	8009936 <_strtod_l+0x46>
 800999a:	3301      	adds	r3, #1
 800999c:	9317      	str	r3, [sp, #92]	; 0x5c
 800999e:	e7bf      	b.n	8009920 <_strtod_l+0x30>
 80099a0:	2a2d      	cmp	r2, #45	; 0x2d
 80099a2:	d1c8      	bne.n	8009936 <_strtod_l+0x46>
 80099a4:	2201      	movs	r2, #1
 80099a6:	920b      	str	r2, [sp, #44]	; 0x2c
 80099a8:	1c5a      	adds	r2, r3, #1
 80099aa:	9217      	str	r2, [sp, #92]	; 0x5c
 80099ac:	785b      	ldrb	r3, [r3, #1]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d1c3      	bne.n	800993a <_strtod_l+0x4a>
 80099b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80099b4:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	f040 854d 	bne.w	800a458 <_strtod_l+0xb68>
 80099be:	ec49 8b10 	vmov	d0, r8, r9
 80099c2:	e7e3      	b.n	800998c <_strtod_l+0x9c>
 80099c4:	2200      	movs	r2, #0
 80099c6:	e7ee      	b.n	80099a6 <_strtod_l+0xb6>
 80099c8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80099ca:	b13a      	cbz	r2, 80099dc <_strtod_l+0xec>
 80099cc:	2135      	movs	r1, #53	; 0x35
 80099ce:	a81a      	add	r0, sp, #104	; 0x68
 80099d0:	f002 fc46 	bl	800c260 <__copybits>
 80099d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80099d6:	4620      	mov	r0, r4
 80099d8:	f002 f80a 	bl	800b9f0 <_Bfree>
 80099dc:	3d01      	subs	r5, #1
 80099de:	2d05      	cmp	r5, #5
 80099e0:	d807      	bhi.n	80099f2 <_strtod_l+0x102>
 80099e2:	e8df f005 	tbb	[pc, r5]
 80099e6:	0b0e      	.short	0x0b0e
 80099e8:	030e1d18 	.word	0x030e1d18
 80099ec:	f04f 0900 	mov.w	r9, #0
 80099f0:	46c8      	mov	r8, r9
 80099f2:	073b      	lsls	r3, r7, #28
 80099f4:	d5c0      	bpl.n	8009978 <_strtod_l+0x88>
 80099f6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80099fa:	e7bd      	b.n	8009978 <_strtod_l+0x88>
 80099fc:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8009a00:	e7f7      	b.n	80099f2 <_strtod_l+0x102>
 8009a02:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8009a06:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009a08:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009a0c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009a10:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009a14:	e7ed      	b.n	80099f2 <_strtod_l+0x102>
 8009a16:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8009ba4 <_strtod_l+0x2b4>
 8009a1a:	f04f 0800 	mov.w	r8, #0
 8009a1e:	e7e8      	b.n	80099f2 <_strtod_l+0x102>
 8009a20:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009a24:	f04f 38ff 	mov.w	r8, #4294967295
 8009a28:	e7e3      	b.n	80099f2 <_strtod_l+0x102>
 8009a2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a2c:	1c5a      	adds	r2, r3, #1
 8009a2e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009a30:	785b      	ldrb	r3, [r3, #1]
 8009a32:	2b30      	cmp	r3, #48	; 0x30
 8009a34:	d0f9      	beq.n	8009a2a <_strtod_l+0x13a>
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d09e      	beq.n	8009978 <_strtod_l+0x88>
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	9306      	str	r3, [sp, #24]
 8009a3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a40:	930c      	str	r3, [sp, #48]	; 0x30
 8009a42:	2300      	movs	r3, #0
 8009a44:	9304      	str	r3, [sp, #16]
 8009a46:	930a      	str	r3, [sp, #40]	; 0x28
 8009a48:	461e      	mov	r6, r3
 8009a4a:	220a      	movs	r2, #10
 8009a4c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009a4e:	f890 b000 	ldrb.w	fp, [r0]
 8009a52:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8009a56:	b2d9      	uxtb	r1, r3
 8009a58:	2909      	cmp	r1, #9
 8009a5a:	d92b      	bls.n	8009ab4 <_strtod_l+0x1c4>
 8009a5c:	9908      	ldr	r1, [sp, #32]
 8009a5e:	462a      	mov	r2, r5
 8009a60:	f7ff ff07 	bl	8009872 <strncmp>
 8009a64:	2800      	cmp	r0, #0
 8009a66:	d035      	beq.n	8009ad4 <_strtod_l+0x1e4>
 8009a68:	2000      	movs	r0, #0
 8009a6a:	465a      	mov	r2, fp
 8009a6c:	4633      	mov	r3, r6
 8009a6e:	4683      	mov	fp, r0
 8009a70:	4601      	mov	r1, r0
 8009a72:	2a65      	cmp	r2, #101	; 0x65
 8009a74:	d001      	beq.n	8009a7a <_strtod_l+0x18a>
 8009a76:	2a45      	cmp	r2, #69	; 0x45
 8009a78:	d118      	bne.n	8009aac <_strtod_l+0x1bc>
 8009a7a:	b91b      	cbnz	r3, 8009a84 <_strtod_l+0x194>
 8009a7c:	9b06      	ldr	r3, [sp, #24]
 8009a7e:	4303      	orrs	r3, r0
 8009a80:	d097      	beq.n	80099b2 <_strtod_l+0xc2>
 8009a82:	2300      	movs	r3, #0
 8009a84:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009a88:	f10a 0201 	add.w	r2, sl, #1
 8009a8c:	9217      	str	r2, [sp, #92]	; 0x5c
 8009a8e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8009a92:	2a2b      	cmp	r2, #43	; 0x2b
 8009a94:	d077      	beq.n	8009b86 <_strtod_l+0x296>
 8009a96:	2a2d      	cmp	r2, #45	; 0x2d
 8009a98:	d07d      	beq.n	8009b96 <_strtod_l+0x2a6>
 8009a9a:	f04f 0e00 	mov.w	lr, #0
 8009a9e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009aa2:	2d09      	cmp	r5, #9
 8009aa4:	f240 8084 	bls.w	8009bb0 <_strtod_l+0x2c0>
 8009aa8:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009aac:	2500      	movs	r5, #0
 8009aae:	e09f      	b.n	8009bf0 <_strtod_l+0x300>
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	e7c3      	b.n	8009a3c <_strtod_l+0x14c>
 8009ab4:	2e08      	cmp	r6, #8
 8009ab6:	bfd5      	itete	le
 8009ab8:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8009aba:	9904      	ldrgt	r1, [sp, #16]
 8009abc:	fb02 3301 	mlale	r3, r2, r1, r3
 8009ac0:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009ac4:	f100 0001 	add.w	r0, r0, #1
 8009ac8:	bfd4      	ite	le
 8009aca:	930a      	strle	r3, [sp, #40]	; 0x28
 8009acc:	9304      	strgt	r3, [sp, #16]
 8009ace:	3601      	adds	r6, #1
 8009ad0:	9017      	str	r0, [sp, #92]	; 0x5c
 8009ad2:	e7bb      	b.n	8009a4c <_strtod_l+0x15c>
 8009ad4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ad6:	195a      	adds	r2, r3, r5
 8009ad8:	9217      	str	r2, [sp, #92]	; 0x5c
 8009ada:	5d5a      	ldrb	r2, [r3, r5]
 8009adc:	b3ae      	cbz	r6, 8009b4a <_strtod_l+0x25a>
 8009ade:	4683      	mov	fp, r0
 8009ae0:	4633      	mov	r3, r6
 8009ae2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009ae6:	2909      	cmp	r1, #9
 8009ae8:	d912      	bls.n	8009b10 <_strtod_l+0x220>
 8009aea:	2101      	movs	r1, #1
 8009aec:	e7c1      	b.n	8009a72 <_strtod_l+0x182>
 8009aee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009af0:	1c5a      	adds	r2, r3, #1
 8009af2:	9217      	str	r2, [sp, #92]	; 0x5c
 8009af4:	785a      	ldrb	r2, [r3, #1]
 8009af6:	3001      	adds	r0, #1
 8009af8:	2a30      	cmp	r2, #48	; 0x30
 8009afa:	d0f8      	beq.n	8009aee <_strtod_l+0x1fe>
 8009afc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009b00:	2b08      	cmp	r3, #8
 8009b02:	f200 84b0 	bhi.w	800a466 <_strtod_l+0xb76>
 8009b06:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b08:	930c      	str	r3, [sp, #48]	; 0x30
 8009b0a:	4683      	mov	fp, r0
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	4603      	mov	r3, r0
 8009b10:	3a30      	subs	r2, #48	; 0x30
 8009b12:	f100 0101 	add.w	r1, r0, #1
 8009b16:	d012      	beq.n	8009b3e <_strtod_l+0x24e>
 8009b18:	448b      	add	fp, r1
 8009b1a:	eb00 0c03 	add.w	ip, r0, r3
 8009b1e:	4619      	mov	r1, r3
 8009b20:	250a      	movs	r5, #10
 8009b22:	4561      	cmp	r1, ip
 8009b24:	d113      	bne.n	8009b4e <_strtod_l+0x25e>
 8009b26:	1819      	adds	r1, r3, r0
 8009b28:	2908      	cmp	r1, #8
 8009b2a:	f103 0301 	add.w	r3, r3, #1
 8009b2e:	4403      	add	r3, r0
 8009b30:	dc1d      	bgt.n	8009b6e <_strtod_l+0x27e>
 8009b32:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009b34:	210a      	movs	r1, #10
 8009b36:	fb01 2200 	mla	r2, r1, r0, r2
 8009b3a:	920a      	str	r2, [sp, #40]	; 0x28
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009b40:	1c50      	adds	r0, r2, #1
 8009b42:	9017      	str	r0, [sp, #92]	; 0x5c
 8009b44:	7852      	ldrb	r2, [r2, #1]
 8009b46:	4608      	mov	r0, r1
 8009b48:	e7cb      	b.n	8009ae2 <_strtod_l+0x1f2>
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	e7d4      	b.n	8009af8 <_strtod_l+0x208>
 8009b4e:	2908      	cmp	r1, #8
 8009b50:	dc04      	bgt.n	8009b5c <_strtod_l+0x26c>
 8009b52:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009b54:	436f      	muls	r7, r5
 8009b56:	970a      	str	r7, [sp, #40]	; 0x28
 8009b58:	3101      	adds	r1, #1
 8009b5a:	e7e2      	b.n	8009b22 <_strtod_l+0x232>
 8009b5c:	f101 0e01 	add.w	lr, r1, #1
 8009b60:	f1be 0f10 	cmp.w	lr, #16
 8009b64:	bfde      	ittt	le
 8009b66:	9f04      	ldrle	r7, [sp, #16]
 8009b68:	436f      	mulle	r7, r5
 8009b6a:	9704      	strle	r7, [sp, #16]
 8009b6c:	e7f4      	b.n	8009b58 <_strtod_l+0x268>
 8009b6e:	2b10      	cmp	r3, #16
 8009b70:	bfdf      	itttt	le
 8009b72:	9804      	ldrle	r0, [sp, #16]
 8009b74:	210a      	movle	r1, #10
 8009b76:	fb01 2200 	mlale	r2, r1, r0, r2
 8009b7a:	9204      	strle	r2, [sp, #16]
 8009b7c:	e7de      	b.n	8009b3c <_strtod_l+0x24c>
 8009b7e:	f04f 0b00 	mov.w	fp, #0
 8009b82:	2101      	movs	r1, #1
 8009b84:	e77a      	b.n	8009a7c <_strtod_l+0x18c>
 8009b86:	f04f 0e00 	mov.w	lr, #0
 8009b8a:	f10a 0202 	add.w	r2, sl, #2
 8009b8e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009b90:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8009b94:	e783      	b.n	8009a9e <_strtod_l+0x1ae>
 8009b96:	f04f 0e01 	mov.w	lr, #1
 8009b9a:	e7f6      	b.n	8009b8a <_strtod_l+0x29a>
 8009b9c:	0800e910 	.word	0x0800e910
 8009ba0:	0800e6c0 	.word	0x0800e6c0
 8009ba4:	7ff00000 	.word	0x7ff00000
 8009ba8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009baa:	1c55      	adds	r5, r2, #1
 8009bac:	9517      	str	r5, [sp, #92]	; 0x5c
 8009bae:	7852      	ldrb	r2, [r2, #1]
 8009bb0:	2a30      	cmp	r2, #48	; 0x30
 8009bb2:	d0f9      	beq.n	8009ba8 <_strtod_l+0x2b8>
 8009bb4:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8009bb8:	2d08      	cmp	r5, #8
 8009bba:	f63f af77 	bhi.w	8009aac <_strtod_l+0x1bc>
 8009bbe:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8009bc2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009bc4:	9208      	str	r2, [sp, #32]
 8009bc6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009bc8:	1c55      	adds	r5, r2, #1
 8009bca:	9517      	str	r5, [sp, #92]	; 0x5c
 8009bcc:	7852      	ldrb	r2, [r2, #1]
 8009bce:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8009bd2:	2f09      	cmp	r7, #9
 8009bd4:	d937      	bls.n	8009c46 <_strtod_l+0x356>
 8009bd6:	9f08      	ldr	r7, [sp, #32]
 8009bd8:	1bed      	subs	r5, r5, r7
 8009bda:	2d08      	cmp	r5, #8
 8009bdc:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009be0:	dc02      	bgt.n	8009be8 <_strtod_l+0x2f8>
 8009be2:	4565      	cmp	r5, ip
 8009be4:	bfa8      	it	ge
 8009be6:	4665      	movge	r5, ip
 8009be8:	f1be 0f00 	cmp.w	lr, #0
 8009bec:	d000      	beq.n	8009bf0 <_strtod_l+0x300>
 8009bee:	426d      	negs	r5, r5
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d14f      	bne.n	8009c94 <_strtod_l+0x3a4>
 8009bf4:	9b06      	ldr	r3, [sp, #24]
 8009bf6:	4303      	orrs	r3, r0
 8009bf8:	f47f aebe 	bne.w	8009978 <_strtod_l+0x88>
 8009bfc:	2900      	cmp	r1, #0
 8009bfe:	f47f aed8 	bne.w	80099b2 <_strtod_l+0xc2>
 8009c02:	2a69      	cmp	r2, #105	; 0x69
 8009c04:	d027      	beq.n	8009c56 <_strtod_l+0x366>
 8009c06:	dc24      	bgt.n	8009c52 <_strtod_l+0x362>
 8009c08:	2a49      	cmp	r2, #73	; 0x49
 8009c0a:	d024      	beq.n	8009c56 <_strtod_l+0x366>
 8009c0c:	2a4e      	cmp	r2, #78	; 0x4e
 8009c0e:	f47f aed0 	bne.w	80099b2 <_strtod_l+0xc2>
 8009c12:	499b      	ldr	r1, [pc, #620]	; (8009e80 <_strtod_l+0x590>)
 8009c14:	a817      	add	r0, sp, #92	; 0x5c
 8009c16:	f001 fdbd 	bl	800b794 <__match>
 8009c1a:	2800      	cmp	r0, #0
 8009c1c:	f43f aec9 	beq.w	80099b2 <_strtod_l+0xc2>
 8009c20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	2b28      	cmp	r3, #40	; 0x28
 8009c26:	d12d      	bne.n	8009c84 <_strtod_l+0x394>
 8009c28:	4996      	ldr	r1, [pc, #600]	; (8009e84 <_strtod_l+0x594>)
 8009c2a:	aa1a      	add	r2, sp, #104	; 0x68
 8009c2c:	a817      	add	r0, sp, #92	; 0x5c
 8009c2e:	f001 fdc5 	bl	800b7bc <__hexnan>
 8009c32:	2805      	cmp	r0, #5
 8009c34:	d126      	bne.n	8009c84 <_strtod_l+0x394>
 8009c36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c38:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009c3c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009c40:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009c44:	e698      	b.n	8009978 <_strtod_l+0x88>
 8009c46:	250a      	movs	r5, #10
 8009c48:	fb05 250c 	mla	r5, r5, ip, r2
 8009c4c:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8009c50:	e7b9      	b.n	8009bc6 <_strtod_l+0x2d6>
 8009c52:	2a6e      	cmp	r2, #110	; 0x6e
 8009c54:	e7db      	b.n	8009c0e <_strtod_l+0x31e>
 8009c56:	498c      	ldr	r1, [pc, #560]	; (8009e88 <_strtod_l+0x598>)
 8009c58:	a817      	add	r0, sp, #92	; 0x5c
 8009c5a:	f001 fd9b 	bl	800b794 <__match>
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	f43f aea7 	beq.w	80099b2 <_strtod_l+0xc2>
 8009c64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c66:	4989      	ldr	r1, [pc, #548]	; (8009e8c <_strtod_l+0x59c>)
 8009c68:	3b01      	subs	r3, #1
 8009c6a:	a817      	add	r0, sp, #92	; 0x5c
 8009c6c:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c6e:	f001 fd91 	bl	800b794 <__match>
 8009c72:	b910      	cbnz	r0, 8009c7a <_strtod_l+0x38a>
 8009c74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c76:	3301      	adds	r3, #1
 8009c78:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c7a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8009ea0 <_strtod_l+0x5b0>
 8009c7e:	f04f 0800 	mov.w	r8, #0
 8009c82:	e679      	b.n	8009978 <_strtod_l+0x88>
 8009c84:	4882      	ldr	r0, [pc, #520]	; (8009e90 <_strtod_l+0x5a0>)
 8009c86:	f003 f877 	bl	800cd78 <nan>
 8009c8a:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009c8e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009c92:	e671      	b.n	8009978 <_strtod_l+0x88>
 8009c94:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009c98:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009c9c:	eba5 020b 	sub.w	r2, r5, fp
 8009ca0:	2e00      	cmp	r6, #0
 8009ca2:	bf08      	it	eq
 8009ca4:	461e      	moveq	r6, r3
 8009ca6:	2b10      	cmp	r3, #16
 8009ca8:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009cac:	9206      	str	r2, [sp, #24]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	bfa8      	it	ge
 8009cb2:	2210      	movge	r2, #16
 8009cb4:	2b09      	cmp	r3, #9
 8009cb6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8009cba:	dd0e      	ble.n	8009cda <_strtod_l+0x3ea>
 8009cbc:	4975      	ldr	r1, [pc, #468]	; (8009e94 <_strtod_l+0x5a4>)
 8009cbe:	eddd 7a04 	vldr	s15, [sp, #16]
 8009cc2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009cc6:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8009cca:	ed9d 5b08 	vldr	d5, [sp, #32]
 8009cce:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009cd2:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009cd6:	ec59 8b17 	vmov	r8, r9, d7
 8009cda:	2b0f      	cmp	r3, #15
 8009cdc:	dc37      	bgt.n	8009d4e <_strtod_l+0x45e>
 8009cde:	9906      	ldr	r1, [sp, #24]
 8009ce0:	2900      	cmp	r1, #0
 8009ce2:	f43f ae49 	beq.w	8009978 <_strtod_l+0x88>
 8009ce6:	dd23      	ble.n	8009d30 <_strtod_l+0x440>
 8009ce8:	2916      	cmp	r1, #22
 8009cea:	dc0b      	bgt.n	8009d04 <_strtod_l+0x414>
 8009cec:	4b69      	ldr	r3, [pc, #420]	; (8009e94 <_strtod_l+0x5a4>)
 8009cee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009cf2:	ed93 7b00 	vldr	d7, [r3]
 8009cf6:	ec49 8b16 	vmov	d6, r8, r9
 8009cfa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009cfe:	ec59 8b17 	vmov	r8, r9, d7
 8009d02:	e639      	b.n	8009978 <_strtod_l+0x88>
 8009d04:	9806      	ldr	r0, [sp, #24]
 8009d06:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8009d0a:	4281      	cmp	r1, r0
 8009d0c:	db1f      	blt.n	8009d4e <_strtod_l+0x45e>
 8009d0e:	4a61      	ldr	r2, [pc, #388]	; (8009e94 <_strtod_l+0x5a4>)
 8009d10:	f1c3 030f 	rsb	r3, r3, #15
 8009d14:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009d18:	ed91 7b00 	vldr	d7, [r1]
 8009d1c:	ec49 8b16 	vmov	d6, r8, r9
 8009d20:	1ac3      	subs	r3, r0, r3
 8009d22:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009d26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009d2a:	ed92 6b00 	vldr	d6, [r2]
 8009d2e:	e7e4      	b.n	8009cfa <_strtod_l+0x40a>
 8009d30:	9906      	ldr	r1, [sp, #24]
 8009d32:	3116      	adds	r1, #22
 8009d34:	db0b      	blt.n	8009d4e <_strtod_l+0x45e>
 8009d36:	4b57      	ldr	r3, [pc, #348]	; (8009e94 <_strtod_l+0x5a4>)
 8009d38:	ebab 0505 	sub.w	r5, fp, r5
 8009d3c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009d40:	ed95 7b00 	vldr	d7, [r5]
 8009d44:	ec49 8b16 	vmov	d6, r8, r9
 8009d48:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009d4c:	e7d7      	b.n	8009cfe <_strtod_l+0x40e>
 8009d4e:	9906      	ldr	r1, [sp, #24]
 8009d50:	1a9a      	subs	r2, r3, r2
 8009d52:	440a      	add	r2, r1
 8009d54:	2a00      	cmp	r2, #0
 8009d56:	dd74      	ble.n	8009e42 <_strtod_l+0x552>
 8009d58:	f012 000f 	ands.w	r0, r2, #15
 8009d5c:	d00a      	beq.n	8009d74 <_strtod_l+0x484>
 8009d5e:	494d      	ldr	r1, [pc, #308]	; (8009e94 <_strtod_l+0x5a4>)
 8009d60:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009d64:	ed91 7b00 	vldr	d7, [r1]
 8009d68:	ec49 8b16 	vmov	d6, r8, r9
 8009d6c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009d70:	ec59 8b17 	vmov	r8, r9, d7
 8009d74:	f032 020f 	bics.w	r2, r2, #15
 8009d78:	d04f      	beq.n	8009e1a <_strtod_l+0x52a>
 8009d7a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8009d7e:	dd22      	ble.n	8009dc6 <_strtod_l+0x4d6>
 8009d80:	2500      	movs	r5, #0
 8009d82:	462e      	mov	r6, r5
 8009d84:	950a      	str	r5, [sp, #40]	; 0x28
 8009d86:	462f      	mov	r7, r5
 8009d88:	2322      	movs	r3, #34	; 0x22
 8009d8a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8009ea0 <_strtod_l+0x5b0>
 8009d8e:	6023      	str	r3, [r4, #0]
 8009d90:	f04f 0800 	mov.w	r8, #0
 8009d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f43f adee 	beq.w	8009978 <_strtod_l+0x88>
 8009d9c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009d9e:	4620      	mov	r0, r4
 8009da0:	f001 fe26 	bl	800b9f0 <_Bfree>
 8009da4:	4639      	mov	r1, r7
 8009da6:	4620      	mov	r0, r4
 8009da8:	f001 fe22 	bl	800b9f0 <_Bfree>
 8009dac:	4631      	mov	r1, r6
 8009dae:	4620      	mov	r0, r4
 8009db0:	f001 fe1e 	bl	800b9f0 <_Bfree>
 8009db4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009db6:	4620      	mov	r0, r4
 8009db8:	f001 fe1a 	bl	800b9f0 <_Bfree>
 8009dbc:	4629      	mov	r1, r5
 8009dbe:	4620      	mov	r0, r4
 8009dc0:	f001 fe16 	bl	800b9f0 <_Bfree>
 8009dc4:	e5d8      	b.n	8009978 <_strtod_l+0x88>
 8009dc6:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8009dca:	2000      	movs	r0, #0
 8009dcc:	4f32      	ldr	r7, [pc, #200]	; (8009e98 <_strtod_l+0x5a8>)
 8009dce:	1112      	asrs	r2, r2, #4
 8009dd0:	4601      	mov	r1, r0
 8009dd2:	2a01      	cmp	r2, #1
 8009dd4:	dc24      	bgt.n	8009e20 <_strtod_l+0x530>
 8009dd6:	b108      	cbz	r0, 8009ddc <_strtod_l+0x4ec>
 8009dd8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009ddc:	4a2e      	ldr	r2, [pc, #184]	; (8009e98 <_strtod_l+0x5a8>)
 8009dde:	482f      	ldr	r0, [pc, #188]	; (8009e9c <_strtod_l+0x5ac>)
 8009de0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8009de4:	ed91 7b00 	vldr	d7, [r1]
 8009de8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009dec:	ec49 8b16 	vmov	d6, r8, r9
 8009df0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009df4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009df8:	9905      	ldr	r1, [sp, #20]
 8009dfa:	4a29      	ldr	r2, [pc, #164]	; (8009ea0 <_strtod_l+0x5b0>)
 8009dfc:	400a      	ands	r2, r1
 8009dfe:	4282      	cmp	r2, r0
 8009e00:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009e04:	d8bc      	bhi.n	8009d80 <_strtod_l+0x490>
 8009e06:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8009e0a:	4282      	cmp	r2, r0
 8009e0c:	bf86      	itte	hi
 8009e0e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8009ea4 <_strtod_l+0x5b4>
 8009e12:	f04f 38ff 	movhi.w	r8, #4294967295
 8009e16:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	9204      	str	r2, [sp, #16]
 8009e1e:	e07f      	b.n	8009f20 <_strtod_l+0x630>
 8009e20:	f012 0f01 	tst.w	r2, #1
 8009e24:	d00a      	beq.n	8009e3c <_strtod_l+0x54c>
 8009e26:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8009e2a:	ed90 7b00 	vldr	d7, [r0]
 8009e2e:	ed9d 6b04 	vldr	d6, [sp, #16]
 8009e32:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009e36:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009e3a:	2001      	movs	r0, #1
 8009e3c:	3101      	adds	r1, #1
 8009e3e:	1052      	asrs	r2, r2, #1
 8009e40:	e7c7      	b.n	8009dd2 <_strtod_l+0x4e2>
 8009e42:	d0ea      	beq.n	8009e1a <_strtod_l+0x52a>
 8009e44:	4252      	negs	r2, r2
 8009e46:	f012 000f 	ands.w	r0, r2, #15
 8009e4a:	d00a      	beq.n	8009e62 <_strtod_l+0x572>
 8009e4c:	4911      	ldr	r1, [pc, #68]	; (8009e94 <_strtod_l+0x5a4>)
 8009e4e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009e52:	ed91 7b00 	vldr	d7, [r1]
 8009e56:	ec49 8b16 	vmov	d6, r8, r9
 8009e5a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009e5e:	ec59 8b17 	vmov	r8, r9, d7
 8009e62:	1112      	asrs	r2, r2, #4
 8009e64:	d0d9      	beq.n	8009e1a <_strtod_l+0x52a>
 8009e66:	2a1f      	cmp	r2, #31
 8009e68:	dd1e      	ble.n	8009ea8 <_strtod_l+0x5b8>
 8009e6a:	2500      	movs	r5, #0
 8009e6c:	462e      	mov	r6, r5
 8009e6e:	950a      	str	r5, [sp, #40]	; 0x28
 8009e70:	462f      	mov	r7, r5
 8009e72:	2322      	movs	r3, #34	; 0x22
 8009e74:	f04f 0800 	mov.w	r8, #0
 8009e78:	f04f 0900 	mov.w	r9, #0
 8009e7c:	6023      	str	r3, [r4, #0]
 8009e7e:	e789      	b.n	8009d94 <_strtod_l+0x4a4>
 8009e80:	0800e695 	.word	0x0800e695
 8009e84:	0800e6d4 	.word	0x0800e6d4
 8009e88:	0800e68d 	.word	0x0800e68d
 8009e8c:	0800e814 	.word	0x0800e814
 8009e90:	0800eaeb 	.word	0x0800eaeb
 8009e94:	0800e9b0 	.word	0x0800e9b0
 8009e98:	0800e988 	.word	0x0800e988
 8009e9c:	7ca00000 	.word	0x7ca00000
 8009ea0:	7ff00000 	.word	0x7ff00000
 8009ea4:	7fefffff 	.word	0x7fefffff
 8009ea8:	f012 0110 	ands.w	r1, r2, #16
 8009eac:	bf18      	it	ne
 8009eae:	216a      	movne	r1, #106	; 0x6a
 8009eb0:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009eb4:	9104      	str	r1, [sp, #16]
 8009eb6:	49c0      	ldr	r1, [pc, #768]	; (800a1b8 <_strtod_l+0x8c8>)
 8009eb8:	2000      	movs	r0, #0
 8009eba:	07d7      	lsls	r7, r2, #31
 8009ebc:	d508      	bpl.n	8009ed0 <_strtod_l+0x5e0>
 8009ebe:	ed9d 6b08 	vldr	d6, [sp, #32]
 8009ec2:	ed91 7b00 	vldr	d7, [r1]
 8009ec6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009eca:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009ece:	2001      	movs	r0, #1
 8009ed0:	1052      	asrs	r2, r2, #1
 8009ed2:	f101 0108 	add.w	r1, r1, #8
 8009ed6:	d1f0      	bne.n	8009eba <_strtod_l+0x5ca>
 8009ed8:	b108      	cbz	r0, 8009ede <_strtod_l+0x5ee>
 8009eda:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8009ede:	9a04      	ldr	r2, [sp, #16]
 8009ee0:	b1ba      	cbz	r2, 8009f12 <_strtod_l+0x622>
 8009ee2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009ee6:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8009eea:	2a00      	cmp	r2, #0
 8009eec:	4649      	mov	r1, r9
 8009eee:	dd10      	ble.n	8009f12 <_strtod_l+0x622>
 8009ef0:	2a1f      	cmp	r2, #31
 8009ef2:	f340 8132 	ble.w	800a15a <_strtod_l+0x86a>
 8009ef6:	2a34      	cmp	r2, #52	; 0x34
 8009ef8:	bfde      	ittt	le
 8009efa:	3a20      	suble	r2, #32
 8009efc:	f04f 30ff 	movle.w	r0, #4294967295
 8009f00:	fa00 f202 	lslle.w	r2, r0, r2
 8009f04:	f04f 0800 	mov.w	r8, #0
 8009f08:	bfcc      	ite	gt
 8009f0a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009f0e:	ea02 0901 	andle.w	r9, r2, r1
 8009f12:	ec49 8b17 	vmov	d7, r8, r9
 8009f16:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f1e:	d0a4      	beq.n	8009e6a <_strtod_l+0x57a>
 8009f20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f22:	9200      	str	r2, [sp, #0]
 8009f24:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009f26:	4632      	mov	r2, r6
 8009f28:	4620      	mov	r0, r4
 8009f2a:	f001 fdcd 	bl	800bac8 <__s2b>
 8009f2e:	900a      	str	r0, [sp, #40]	; 0x28
 8009f30:	2800      	cmp	r0, #0
 8009f32:	f43f af25 	beq.w	8009d80 <_strtod_l+0x490>
 8009f36:	9b06      	ldr	r3, [sp, #24]
 8009f38:	ebab 0505 	sub.w	r5, fp, r5
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	bfb4      	ite	lt
 8009f40:	462b      	movlt	r3, r5
 8009f42:	2300      	movge	r3, #0
 8009f44:	930c      	str	r3, [sp, #48]	; 0x30
 8009f46:	9b06      	ldr	r3, [sp, #24]
 8009f48:	ed9f 9b95 	vldr	d9, [pc, #596]	; 800a1a0 <_strtod_l+0x8b0>
 8009f4c:	ed9f ab96 	vldr	d10, [pc, #600]	; 800a1a8 <_strtod_l+0x8b8>
 8009f50:	ed9f bb97 	vldr	d11, [pc, #604]	; 800a1b0 <_strtod_l+0x8c0>
 8009f54:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009f58:	2500      	movs	r5, #0
 8009f5a:	9312      	str	r3, [sp, #72]	; 0x48
 8009f5c:	462e      	mov	r6, r5
 8009f5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f60:	4620      	mov	r0, r4
 8009f62:	6859      	ldr	r1, [r3, #4]
 8009f64:	f001 fd04 	bl	800b970 <_Balloc>
 8009f68:	4607      	mov	r7, r0
 8009f6a:	2800      	cmp	r0, #0
 8009f6c:	f43f af0c 	beq.w	8009d88 <_strtod_l+0x498>
 8009f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f72:	691a      	ldr	r2, [r3, #16]
 8009f74:	3202      	adds	r2, #2
 8009f76:	f103 010c 	add.w	r1, r3, #12
 8009f7a:	0092      	lsls	r2, r2, #2
 8009f7c:	300c      	adds	r0, #12
 8009f7e:	f001 fce9 	bl	800b954 <memcpy>
 8009f82:	ec49 8b10 	vmov	d0, r8, r9
 8009f86:	aa1a      	add	r2, sp, #104	; 0x68
 8009f88:	a919      	add	r1, sp, #100	; 0x64
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009f90:	f002 f8d6 	bl	800c140 <__d2b>
 8009f94:	9018      	str	r0, [sp, #96]	; 0x60
 8009f96:	2800      	cmp	r0, #0
 8009f98:	f43f aef6 	beq.w	8009d88 <_strtod_l+0x498>
 8009f9c:	2101      	movs	r1, #1
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	f001 fe2c 	bl	800bbfc <__i2b>
 8009fa4:	4606      	mov	r6, r0
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	f43f aeee 	beq.w	8009d88 <_strtod_l+0x498>
 8009fac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009fae:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	bfab      	itete	ge
 8009fb4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009fb6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009fb8:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 8009fbc:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8009fc0:	bfac      	ite	ge
 8009fc2:	eb03 0b02 	addge.w	fp, r3, r2
 8009fc6:	eba2 0a03 	sublt.w	sl, r2, r3
 8009fca:	9a04      	ldr	r2, [sp, #16]
 8009fcc:	1a9b      	subs	r3, r3, r2
 8009fce:	440b      	add	r3, r1
 8009fd0:	4a7a      	ldr	r2, [pc, #488]	; (800a1bc <_strtod_l+0x8cc>)
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8009fda:	f280 80d1 	bge.w	800a180 <_strtod_l+0x890>
 8009fde:	1ad2      	subs	r2, r2, r3
 8009fe0:	2a1f      	cmp	r2, #31
 8009fe2:	eba1 0102 	sub.w	r1, r1, r2
 8009fe6:	f04f 0001 	mov.w	r0, #1
 8009fea:	f300 80bd 	bgt.w	800a168 <_strtod_l+0x878>
 8009fee:	fa00 f302 	lsl.w	r3, r0, r2
 8009ff2:	930e      	str	r3, [sp, #56]	; 0x38
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	930d      	str	r3, [sp, #52]	; 0x34
 8009ff8:	eb0b 0301 	add.w	r3, fp, r1
 8009ffc:	9a04      	ldr	r2, [sp, #16]
 8009ffe:	459b      	cmp	fp, r3
 800a000:	448a      	add	sl, r1
 800a002:	4492      	add	sl, r2
 800a004:	465a      	mov	r2, fp
 800a006:	bfa8      	it	ge
 800a008:	461a      	movge	r2, r3
 800a00a:	4552      	cmp	r2, sl
 800a00c:	bfa8      	it	ge
 800a00e:	4652      	movge	r2, sl
 800a010:	2a00      	cmp	r2, #0
 800a012:	bfc2      	ittt	gt
 800a014:	1a9b      	subgt	r3, r3, r2
 800a016:	ebaa 0a02 	subgt.w	sl, sl, r2
 800a01a:	ebab 0b02 	subgt.w	fp, fp, r2
 800a01e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a020:	2a00      	cmp	r2, #0
 800a022:	dd18      	ble.n	800a056 <_strtod_l+0x766>
 800a024:	4631      	mov	r1, r6
 800a026:	4620      	mov	r0, r4
 800a028:	9315      	str	r3, [sp, #84]	; 0x54
 800a02a:	f001 fea3 	bl	800bd74 <__pow5mult>
 800a02e:	4606      	mov	r6, r0
 800a030:	2800      	cmp	r0, #0
 800a032:	f43f aea9 	beq.w	8009d88 <_strtod_l+0x498>
 800a036:	4601      	mov	r1, r0
 800a038:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a03a:	4620      	mov	r0, r4
 800a03c:	f001 fdf4 	bl	800bc28 <__multiply>
 800a040:	9014      	str	r0, [sp, #80]	; 0x50
 800a042:	2800      	cmp	r0, #0
 800a044:	f43f aea0 	beq.w	8009d88 <_strtod_l+0x498>
 800a048:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a04a:	4620      	mov	r0, r4
 800a04c:	f001 fcd0 	bl	800b9f0 <_Bfree>
 800a050:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a052:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a054:	9218      	str	r2, [sp, #96]	; 0x60
 800a056:	2b00      	cmp	r3, #0
 800a058:	f300 8097 	bgt.w	800a18a <_strtod_l+0x89a>
 800a05c:	9b06      	ldr	r3, [sp, #24]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	dd08      	ble.n	800a074 <_strtod_l+0x784>
 800a062:	4639      	mov	r1, r7
 800a064:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a066:	4620      	mov	r0, r4
 800a068:	f001 fe84 	bl	800bd74 <__pow5mult>
 800a06c:	4607      	mov	r7, r0
 800a06e:	2800      	cmp	r0, #0
 800a070:	f43f ae8a 	beq.w	8009d88 <_strtod_l+0x498>
 800a074:	f1ba 0f00 	cmp.w	sl, #0
 800a078:	dd08      	ble.n	800a08c <_strtod_l+0x79c>
 800a07a:	4639      	mov	r1, r7
 800a07c:	4652      	mov	r2, sl
 800a07e:	4620      	mov	r0, r4
 800a080:	f001 fed2 	bl	800be28 <__lshift>
 800a084:	4607      	mov	r7, r0
 800a086:	2800      	cmp	r0, #0
 800a088:	f43f ae7e 	beq.w	8009d88 <_strtod_l+0x498>
 800a08c:	f1bb 0f00 	cmp.w	fp, #0
 800a090:	dd08      	ble.n	800a0a4 <_strtod_l+0x7b4>
 800a092:	4631      	mov	r1, r6
 800a094:	465a      	mov	r2, fp
 800a096:	4620      	mov	r0, r4
 800a098:	f001 fec6 	bl	800be28 <__lshift>
 800a09c:	4606      	mov	r6, r0
 800a09e:	2800      	cmp	r0, #0
 800a0a0:	f43f ae72 	beq.w	8009d88 <_strtod_l+0x498>
 800a0a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a0a6:	463a      	mov	r2, r7
 800a0a8:	4620      	mov	r0, r4
 800a0aa:	f001 ff45 	bl	800bf38 <__mdiff>
 800a0ae:	4605      	mov	r5, r0
 800a0b0:	2800      	cmp	r0, #0
 800a0b2:	f43f ae69 	beq.w	8009d88 <_strtod_l+0x498>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800a0bc:	60c3      	str	r3, [r0, #12]
 800a0be:	4631      	mov	r1, r6
 800a0c0:	f001 ff1e 	bl	800bf00 <__mcmp>
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	da7f      	bge.n	800a1c8 <_strtod_l+0x8d8>
 800a0c8:	ea5a 0308 	orrs.w	r3, sl, r8
 800a0cc:	f040 80a5 	bne.w	800a21a <_strtod_l+0x92a>
 800a0d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f040 80a0 	bne.w	800a21a <_strtod_l+0x92a>
 800a0da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a0de:	0d1b      	lsrs	r3, r3, #20
 800a0e0:	051b      	lsls	r3, r3, #20
 800a0e2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a0e6:	f240 8098 	bls.w	800a21a <_strtod_l+0x92a>
 800a0ea:	696b      	ldr	r3, [r5, #20]
 800a0ec:	b91b      	cbnz	r3, 800a0f6 <_strtod_l+0x806>
 800a0ee:	692b      	ldr	r3, [r5, #16]
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	f340 8092 	ble.w	800a21a <_strtod_l+0x92a>
 800a0f6:	4629      	mov	r1, r5
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	f001 fe94 	bl	800be28 <__lshift>
 800a100:	4631      	mov	r1, r6
 800a102:	4605      	mov	r5, r0
 800a104:	f001 fefc 	bl	800bf00 <__mcmp>
 800a108:	2800      	cmp	r0, #0
 800a10a:	f340 8086 	ble.w	800a21a <_strtod_l+0x92a>
 800a10e:	9904      	ldr	r1, [sp, #16]
 800a110:	4a2b      	ldr	r2, [pc, #172]	; (800a1c0 <_strtod_l+0x8d0>)
 800a112:	464b      	mov	r3, r9
 800a114:	2900      	cmp	r1, #0
 800a116:	f000 80a1 	beq.w	800a25c <_strtod_l+0x96c>
 800a11a:	ea02 0109 	and.w	r1, r2, r9
 800a11e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a122:	f300 809b 	bgt.w	800a25c <_strtod_l+0x96c>
 800a126:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a12a:	f77f aea2 	ble.w	8009e72 <_strtod_l+0x582>
 800a12e:	4a25      	ldr	r2, [pc, #148]	; (800a1c4 <_strtod_l+0x8d4>)
 800a130:	2300      	movs	r3, #0
 800a132:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800a136:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 800a13a:	ec49 8b17 	vmov	d7, r8, r9
 800a13e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a142:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a146:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a14a:	4313      	orrs	r3, r2
 800a14c:	bf08      	it	eq
 800a14e:	2322      	moveq	r3, #34	; 0x22
 800a150:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a154:	bf08      	it	eq
 800a156:	6023      	streq	r3, [r4, #0]
 800a158:	e620      	b.n	8009d9c <_strtod_l+0x4ac>
 800a15a:	f04f 31ff 	mov.w	r1, #4294967295
 800a15e:	fa01 f202 	lsl.w	r2, r1, r2
 800a162:	ea02 0808 	and.w	r8, r2, r8
 800a166:	e6d4      	b.n	8009f12 <_strtod_l+0x622>
 800a168:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800a16c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800a170:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800a174:	33e2      	adds	r3, #226	; 0xe2
 800a176:	fa00 f303 	lsl.w	r3, r0, r3
 800a17a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800a17e:	e73b      	b.n	8009ff8 <_strtod_l+0x708>
 800a180:	2000      	movs	r0, #0
 800a182:	2301      	movs	r3, #1
 800a184:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 800a188:	e736      	b.n	8009ff8 <_strtod_l+0x708>
 800a18a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a18c:	461a      	mov	r2, r3
 800a18e:	4620      	mov	r0, r4
 800a190:	f001 fe4a 	bl	800be28 <__lshift>
 800a194:	9018      	str	r0, [sp, #96]	; 0x60
 800a196:	2800      	cmp	r0, #0
 800a198:	f47f af60 	bne.w	800a05c <_strtod_l+0x76c>
 800a19c:	e5f4      	b.n	8009d88 <_strtod_l+0x498>
 800a19e:	bf00      	nop
 800a1a0:	94a03595 	.word	0x94a03595
 800a1a4:	3fcfffff 	.word	0x3fcfffff
 800a1a8:	94a03595 	.word	0x94a03595
 800a1ac:	3fdfffff 	.word	0x3fdfffff
 800a1b0:	35afe535 	.word	0x35afe535
 800a1b4:	3fe00000 	.word	0x3fe00000
 800a1b8:	0800e6e8 	.word	0x0800e6e8
 800a1bc:	fffffc02 	.word	0xfffffc02
 800a1c0:	7ff00000 	.word	0x7ff00000
 800a1c4:	39500000 	.word	0x39500000
 800a1c8:	46cb      	mov	fp, r9
 800a1ca:	d165      	bne.n	800a298 <_strtod_l+0x9a8>
 800a1cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a1d0:	f1ba 0f00 	cmp.w	sl, #0
 800a1d4:	d02a      	beq.n	800a22c <_strtod_l+0x93c>
 800a1d6:	4aaa      	ldr	r2, [pc, #680]	; (800a480 <_strtod_l+0xb90>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d12b      	bne.n	800a234 <_strtod_l+0x944>
 800a1dc:	9b04      	ldr	r3, [sp, #16]
 800a1de:	4641      	mov	r1, r8
 800a1e0:	b1fb      	cbz	r3, 800a222 <_strtod_l+0x932>
 800a1e2:	4aa8      	ldr	r2, [pc, #672]	; (800a484 <_strtod_l+0xb94>)
 800a1e4:	ea09 0202 	and.w	r2, r9, r2
 800a1e8:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f0:	d81a      	bhi.n	800a228 <_strtod_l+0x938>
 800a1f2:	0d12      	lsrs	r2, r2, #20
 800a1f4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a1f8:	fa00 f303 	lsl.w	r3, r0, r3
 800a1fc:	4299      	cmp	r1, r3
 800a1fe:	d119      	bne.n	800a234 <_strtod_l+0x944>
 800a200:	4ba1      	ldr	r3, [pc, #644]	; (800a488 <_strtod_l+0xb98>)
 800a202:	459b      	cmp	fp, r3
 800a204:	d102      	bne.n	800a20c <_strtod_l+0x91c>
 800a206:	3101      	adds	r1, #1
 800a208:	f43f adbe 	beq.w	8009d88 <_strtod_l+0x498>
 800a20c:	4b9d      	ldr	r3, [pc, #628]	; (800a484 <_strtod_l+0xb94>)
 800a20e:	ea0b 0303 	and.w	r3, fp, r3
 800a212:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a216:	f04f 0800 	mov.w	r8, #0
 800a21a:	9b04      	ldr	r3, [sp, #16]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d186      	bne.n	800a12e <_strtod_l+0x83e>
 800a220:	e5bc      	b.n	8009d9c <_strtod_l+0x4ac>
 800a222:	f04f 33ff 	mov.w	r3, #4294967295
 800a226:	e7e9      	b.n	800a1fc <_strtod_l+0x90c>
 800a228:	4603      	mov	r3, r0
 800a22a:	e7e7      	b.n	800a1fc <_strtod_l+0x90c>
 800a22c:	ea53 0308 	orrs.w	r3, r3, r8
 800a230:	f43f af6d 	beq.w	800a10e <_strtod_l+0x81e>
 800a234:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a236:	b1db      	cbz	r3, 800a270 <_strtod_l+0x980>
 800a238:	ea13 0f0b 	tst.w	r3, fp
 800a23c:	d0ed      	beq.n	800a21a <_strtod_l+0x92a>
 800a23e:	9a04      	ldr	r2, [sp, #16]
 800a240:	4640      	mov	r0, r8
 800a242:	4649      	mov	r1, r9
 800a244:	f1ba 0f00 	cmp.w	sl, #0
 800a248:	d016      	beq.n	800a278 <_strtod_l+0x988>
 800a24a:	f7ff fb37 	bl	80098bc <sulp>
 800a24e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a252:	ee37 7b00 	vadd.f64	d7, d7, d0
 800a256:	ec59 8b17 	vmov	r8, r9, d7
 800a25a:	e7de      	b.n	800a21a <_strtod_l+0x92a>
 800a25c:	4013      	ands	r3, r2
 800a25e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a262:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a266:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a26a:	f04f 38ff 	mov.w	r8, #4294967295
 800a26e:	e7d4      	b.n	800a21a <_strtod_l+0x92a>
 800a270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a272:	ea13 0f08 	tst.w	r3, r8
 800a276:	e7e1      	b.n	800a23c <_strtod_l+0x94c>
 800a278:	f7ff fb20 	bl	80098bc <sulp>
 800a27c:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a280:	ee37 7b40 	vsub.f64	d7, d7, d0
 800a284:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a288:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a290:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800a294:	d1c1      	bne.n	800a21a <_strtod_l+0x92a>
 800a296:	e5ec      	b.n	8009e72 <_strtod_l+0x582>
 800a298:	4631      	mov	r1, r6
 800a29a:	4628      	mov	r0, r5
 800a29c:	f001 ffac 	bl	800c1f8 <__ratio>
 800a2a0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800a2a4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a2a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2ac:	d867      	bhi.n	800a37e <_strtod_l+0xa8e>
 800a2ae:	f1ba 0f00 	cmp.w	sl, #0
 800a2b2:	d044      	beq.n	800a33e <_strtod_l+0xa4e>
 800a2b4:	4b75      	ldr	r3, [pc, #468]	; (800a48c <_strtod_l+0xb9c>)
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800a2bc:	4971      	ldr	r1, [pc, #452]	; (800a484 <_strtod_l+0xb94>)
 800a2be:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800a498 <_strtod_l+0xba8>
 800a2c2:	ea0b 0001 	and.w	r0, fp, r1
 800a2c6:	4560      	cmp	r0, ip
 800a2c8:	900d      	str	r0, [sp, #52]	; 0x34
 800a2ca:	f040 808b 	bne.w	800a3e4 <_strtod_l+0xaf4>
 800a2ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2d2:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800a2d6:	ec49 8b10 	vmov	d0, r8, r9
 800a2da:	ec43 2b1c 	vmov	d12, r2, r3
 800a2de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a2e2:	f001 feb1 	bl	800c048 <__ulp>
 800a2e6:	ec49 8b1d 	vmov	d13, r8, r9
 800a2ea:	eeac db00 	vfma.f64	d13, d12, d0
 800a2ee:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800a2f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a2f4:	4963      	ldr	r1, [pc, #396]	; (800a484 <_strtod_l+0xb94>)
 800a2f6:	4a66      	ldr	r2, [pc, #408]	; (800a490 <_strtod_l+0xba0>)
 800a2f8:	4019      	ands	r1, r3
 800a2fa:	4291      	cmp	r1, r2
 800a2fc:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 800a300:	d947      	bls.n	800a392 <_strtod_l+0xaa2>
 800a302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a304:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a308:	4293      	cmp	r3, r2
 800a30a:	d103      	bne.n	800a314 <_strtod_l+0xa24>
 800a30c:	9b08      	ldr	r3, [sp, #32]
 800a30e:	3301      	adds	r3, #1
 800a310:	f43f ad3a 	beq.w	8009d88 <_strtod_l+0x498>
 800a314:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800a488 <_strtod_l+0xb98>
 800a318:	f04f 38ff 	mov.w	r8, #4294967295
 800a31c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a31e:	4620      	mov	r0, r4
 800a320:	f001 fb66 	bl	800b9f0 <_Bfree>
 800a324:	4639      	mov	r1, r7
 800a326:	4620      	mov	r0, r4
 800a328:	f001 fb62 	bl	800b9f0 <_Bfree>
 800a32c:	4631      	mov	r1, r6
 800a32e:	4620      	mov	r0, r4
 800a330:	f001 fb5e 	bl	800b9f0 <_Bfree>
 800a334:	4629      	mov	r1, r5
 800a336:	4620      	mov	r0, r4
 800a338:	f001 fb5a 	bl	800b9f0 <_Bfree>
 800a33c:	e60f      	b.n	8009f5e <_strtod_l+0x66e>
 800a33e:	f1b8 0f00 	cmp.w	r8, #0
 800a342:	d112      	bne.n	800a36a <_strtod_l+0xa7a>
 800a344:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a348:	b9b3      	cbnz	r3, 800a378 <_strtod_l+0xa88>
 800a34a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800a34e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a356:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a35a:	d401      	bmi.n	800a360 <_strtod_l+0xa70>
 800a35c:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a360:	eeb1 7b48 	vneg.f64	d7, d8
 800a364:	ec53 2b17 	vmov	r2, r3, d7
 800a368:	e7a8      	b.n	800a2bc <_strtod_l+0x9cc>
 800a36a:	f1b8 0f01 	cmp.w	r8, #1
 800a36e:	d103      	bne.n	800a378 <_strtod_l+0xa88>
 800a370:	f1b9 0f00 	cmp.w	r9, #0
 800a374:	f43f ad7d 	beq.w	8009e72 <_strtod_l+0x582>
 800a378:	4b46      	ldr	r3, [pc, #280]	; (800a494 <_strtod_l+0xba4>)
 800a37a:	2200      	movs	r2, #0
 800a37c:	e79c      	b.n	800a2b8 <_strtod_l+0x9c8>
 800a37e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a382:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a386:	f1ba 0f00 	cmp.w	sl, #0
 800a38a:	d0e9      	beq.n	800a360 <_strtod_l+0xa70>
 800a38c:	ec53 2b18 	vmov	r2, r3, d8
 800a390:	e794      	b.n	800a2bc <_strtod_l+0x9cc>
 800a392:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a396:	9b04      	ldr	r3, [sp, #16]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d1bf      	bne.n	800a31c <_strtod_l+0xa2c>
 800a39c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a3a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3a2:	0d1b      	lsrs	r3, r3, #20
 800a3a4:	051b      	lsls	r3, r3, #20
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d1b8      	bne.n	800a31c <_strtod_l+0xa2c>
 800a3aa:	ec51 0b18 	vmov	r0, r1, d8
 800a3ae:	f7f6 f983 	bl	80006b8 <__aeabi_d2lz>
 800a3b2:	f7f6 f93b 	bl	800062c <__aeabi_l2d>
 800a3b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a3ba:	ec41 0b17 	vmov	d7, r0, r1
 800a3be:	ea43 0308 	orr.w	r3, r3, r8
 800a3c2:	ea53 030a 	orrs.w	r3, r3, sl
 800a3c6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800a3ca:	d03e      	beq.n	800a44a <_strtod_l+0xb5a>
 800a3cc:	eeb4 8bca 	vcmpe.f64	d8, d10
 800a3d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d4:	f53f ace2 	bmi.w	8009d9c <_strtod_l+0x4ac>
 800a3d8:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800a3dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3e0:	dd9c      	ble.n	800a31c <_strtod_l+0xa2c>
 800a3e2:	e4db      	b.n	8009d9c <_strtod_l+0x4ac>
 800a3e4:	9904      	ldr	r1, [sp, #16]
 800a3e6:	b301      	cbz	r1, 800a42a <_strtod_l+0xb3a>
 800a3e8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a3ea:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800a3ee:	d81c      	bhi.n	800a42a <_strtod_l+0xb3a>
 800a3f0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800a478 <_strtod_l+0xb88>
 800a3f4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fc:	d811      	bhi.n	800a422 <_strtod_l+0xb32>
 800a3fe:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800a402:	ee18 3a10 	vmov	r3, s16
 800a406:	2b01      	cmp	r3, #1
 800a408:	bf38      	it	cc
 800a40a:	2301      	movcc	r3, #1
 800a40c:	ee08 3a10 	vmov	s16, r3
 800a410:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800a414:	f1ba 0f00 	cmp.w	sl, #0
 800a418:	d114      	bne.n	800a444 <_strtod_l+0xb54>
 800a41a:	eeb1 7b48 	vneg.f64	d7, d8
 800a41e:	ec53 2b17 	vmov	r2, r3, d7
 800a422:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a424:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800a428:	1a0b      	subs	r3, r1, r0
 800a42a:	ed9d 0b08 	vldr	d0, [sp, #32]
 800a42e:	ec43 2b1c 	vmov	d12, r2, r3
 800a432:	f001 fe09 	bl	800c048 <__ulp>
 800a436:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a43a:	eeac 7b00 	vfma.f64	d7, d12, d0
 800a43e:	ec59 8b17 	vmov	r8, r9, d7
 800a442:	e7a8      	b.n	800a396 <_strtod_l+0xaa6>
 800a444:	ec53 2b18 	vmov	r2, r3, d8
 800a448:	e7eb      	b.n	800a422 <_strtod_l+0xb32>
 800a44a:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a452:	f57f af63 	bpl.w	800a31c <_strtod_l+0xa2c>
 800a456:	e4a1      	b.n	8009d9c <_strtod_l+0x4ac>
 800a458:	2300      	movs	r3, #0
 800a45a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a45c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a45e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a460:	6013      	str	r3, [r2, #0]
 800a462:	f7ff ba8d 	b.w	8009980 <_strtod_l+0x90>
 800a466:	2a65      	cmp	r2, #101	; 0x65
 800a468:	f43f ab89 	beq.w	8009b7e <_strtod_l+0x28e>
 800a46c:	2a45      	cmp	r2, #69	; 0x45
 800a46e:	f43f ab86 	beq.w	8009b7e <_strtod_l+0x28e>
 800a472:	2101      	movs	r1, #1
 800a474:	f7ff bbbe 	b.w	8009bf4 <_strtod_l+0x304>
 800a478:	ffc00000 	.word	0xffc00000
 800a47c:	41dfffff 	.word	0x41dfffff
 800a480:	000fffff 	.word	0x000fffff
 800a484:	7ff00000 	.word	0x7ff00000
 800a488:	7fefffff 	.word	0x7fefffff
 800a48c:	3ff00000 	.word	0x3ff00000
 800a490:	7c9fffff 	.word	0x7c9fffff
 800a494:	bff00000 	.word	0xbff00000
 800a498:	7fe00000 	.word	0x7fe00000

0800a49c <_strtod_r>:
 800a49c:	4b01      	ldr	r3, [pc, #4]	; (800a4a4 <_strtod_r+0x8>)
 800a49e:	f7ff ba27 	b.w	80098f0 <_strtod_l>
 800a4a2:	bf00      	nop
 800a4a4:	2000017c 	.word	0x2000017c

0800a4a8 <_strtol_l.isra.0>:
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ae:	d001      	beq.n	800a4b4 <_strtol_l.isra.0+0xc>
 800a4b0:	2b24      	cmp	r3, #36	; 0x24
 800a4b2:	d906      	bls.n	800a4c2 <_strtol_l.isra.0+0x1a>
 800a4b4:	f7fe fac4 	bl	8008a40 <__errno>
 800a4b8:	2316      	movs	r3, #22
 800a4ba:	6003      	str	r3, [r0, #0]
 800a4bc:	2000      	movs	r0, #0
 800a4be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4c2:	4f3a      	ldr	r7, [pc, #232]	; (800a5ac <_strtol_l.isra.0+0x104>)
 800a4c4:	468e      	mov	lr, r1
 800a4c6:	4676      	mov	r6, lr
 800a4c8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a4cc:	5de5      	ldrb	r5, [r4, r7]
 800a4ce:	f015 0508 	ands.w	r5, r5, #8
 800a4d2:	d1f8      	bne.n	800a4c6 <_strtol_l.isra.0+0x1e>
 800a4d4:	2c2d      	cmp	r4, #45	; 0x2d
 800a4d6:	d134      	bne.n	800a542 <_strtol_l.isra.0+0x9a>
 800a4d8:	f89e 4000 	ldrb.w	r4, [lr]
 800a4dc:	f04f 0801 	mov.w	r8, #1
 800a4e0:	f106 0e02 	add.w	lr, r6, #2
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d05c      	beq.n	800a5a2 <_strtol_l.isra.0+0xfa>
 800a4e8:	2b10      	cmp	r3, #16
 800a4ea:	d10c      	bne.n	800a506 <_strtol_l.isra.0+0x5e>
 800a4ec:	2c30      	cmp	r4, #48	; 0x30
 800a4ee:	d10a      	bne.n	800a506 <_strtol_l.isra.0+0x5e>
 800a4f0:	f89e 4000 	ldrb.w	r4, [lr]
 800a4f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a4f8:	2c58      	cmp	r4, #88	; 0x58
 800a4fa:	d14d      	bne.n	800a598 <_strtol_l.isra.0+0xf0>
 800a4fc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a500:	2310      	movs	r3, #16
 800a502:	f10e 0e02 	add.w	lr, lr, #2
 800a506:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a50a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a50e:	2600      	movs	r6, #0
 800a510:	fbbc f9f3 	udiv	r9, ip, r3
 800a514:	4635      	mov	r5, r6
 800a516:	fb03 ca19 	mls	sl, r3, r9, ip
 800a51a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a51e:	2f09      	cmp	r7, #9
 800a520:	d818      	bhi.n	800a554 <_strtol_l.isra.0+0xac>
 800a522:	463c      	mov	r4, r7
 800a524:	42a3      	cmp	r3, r4
 800a526:	dd24      	ble.n	800a572 <_strtol_l.isra.0+0xca>
 800a528:	2e00      	cmp	r6, #0
 800a52a:	db1f      	blt.n	800a56c <_strtol_l.isra.0+0xc4>
 800a52c:	45a9      	cmp	r9, r5
 800a52e:	d31d      	bcc.n	800a56c <_strtol_l.isra.0+0xc4>
 800a530:	d101      	bne.n	800a536 <_strtol_l.isra.0+0x8e>
 800a532:	45a2      	cmp	sl, r4
 800a534:	db1a      	blt.n	800a56c <_strtol_l.isra.0+0xc4>
 800a536:	fb05 4503 	mla	r5, r5, r3, r4
 800a53a:	2601      	movs	r6, #1
 800a53c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a540:	e7eb      	b.n	800a51a <_strtol_l.isra.0+0x72>
 800a542:	2c2b      	cmp	r4, #43	; 0x2b
 800a544:	bf08      	it	eq
 800a546:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a54a:	46a8      	mov	r8, r5
 800a54c:	bf08      	it	eq
 800a54e:	f106 0e02 	addeq.w	lr, r6, #2
 800a552:	e7c7      	b.n	800a4e4 <_strtol_l.isra.0+0x3c>
 800a554:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a558:	2f19      	cmp	r7, #25
 800a55a:	d801      	bhi.n	800a560 <_strtol_l.isra.0+0xb8>
 800a55c:	3c37      	subs	r4, #55	; 0x37
 800a55e:	e7e1      	b.n	800a524 <_strtol_l.isra.0+0x7c>
 800a560:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a564:	2f19      	cmp	r7, #25
 800a566:	d804      	bhi.n	800a572 <_strtol_l.isra.0+0xca>
 800a568:	3c57      	subs	r4, #87	; 0x57
 800a56a:	e7db      	b.n	800a524 <_strtol_l.isra.0+0x7c>
 800a56c:	f04f 36ff 	mov.w	r6, #4294967295
 800a570:	e7e4      	b.n	800a53c <_strtol_l.isra.0+0x94>
 800a572:	2e00      	cmp	r6, #0
 800a574:	da05      	bge.n	800a582 <_strtol_l.isra.0+0xda>
 800a576:	2322      	movs	r3, #34	; 0x22
 800a578:	6003      	str	r3, [r0, #0]
 800a57a:	4665      	mov	r5, ip
 800a57c:	b942      	cbnz	r2, 800a590 <_strtol_l.isra.0+0xe8>
 800a57e:	4628      	mov	r0, r5
 800a580:	e79d      	b.n	800a4be <_strtol_l.isra.0+0x16>
 800a582:	f1b8 0f00 	cmp.w	r8, #0
 800a586:	d000      	beq.n	800a58a <_strtol_l.isra.0+0xe2>
 800a588:	426d      	negs	r5, r5
 800a58a:	2a00      	cmp	r2, #0
 800a58c:	d0f7      	beq.n	800a57e <_strtol_l.isra.0+0xd6>
 800a58e:	b10e      	cbz	r6, 800a594 <_strtol_l.isra.0+0xec>
 800a590:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a594:	6011      	str	r1, [r2, #0]
 800a596:	e7f2      	b.n	800a57e <_strtol_l.isra.0+0xd6>
 800a598:	2430      	movs	r4, #48	; 0x30
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d1b3      	bne.n	800a506 <_strtol_l.isra.0+0x5e>
 800a59e:	2308      	movs	r3, #8
 800a5a0:	e7b1      	b.n	800a506 <_strtol_l.isra.0+0x5e>
 800a5a2:	2c30      	cmp	r4, #48	; 0x30
 800a5a4:	d0a4      	beq.n	800a4f0 <_strtol_l.isra.0+0x48>
 800a5a6:	230a      	movs	r3, #10
 800a5a8:	e7ad      	b.n	800a506 <_strtol_l.isra.0+0x5e>
 800a5aa:	bf00      	nop
 800a5ac:	0800e711 	.word	0x0800e711

0800a5b0 <_strtol_r>:
 800a5b0:	f7ff bf7a 	b.w	800a4a8 <_strtol_l.isra.0>

0800a5b4 <_write_r>:
 800a5b4:	b538      	push	{r3, r4, r5, lr}
 800a5b6:	4d07      	ldr	r5, [pc, #28]	; (800a5d4 <_write_r+0x20>)
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	4608      	mov	r0, r1
 800a5bc:	4611      	mov	r1, r2
 800a5be:	2200      	movs	r2, #0
 800a5c0:	602a      	str	r2, [r5, #0]
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	f7f8 fbdf 	bl	8002d86 <_write>
 800a5c8:	1c43      	adds	r3, r0, #1
 800a5ca:	d102      	bne.n	800a5d2 <_write_r+0x1e>
 800a5cc:	682b      	ldr	r3, [r5, #0]
 800a5ce:	b103      	cbz	r3, 800a5d2 <_write_r+0x1e>
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	bd38      	pop	{r3, r4, r5, pc}
 800a5d4:	200187bc 	.word	0x200187bc

0800a5d8 <_close_r>:
 800a5d8:	b538      	push	{r3, r4, r5, lr}
 800a5da:	4d06      	ldr	r5, [pc, #24]	; (800a5f4 <_close_r+0x1c>)
 800a5dc:	2300      	movs	r3, #0
 800a5de:	4604      	mov	r4, r0
 800a5e0:	4608      	mov	r0, r1
 800a5e2:	602b      	str	r3, [r5, #0]
 800a5e4:	f7f8 fbeb 	bl	8002dbe <_close>
 800a5e8:	1c43      	adds	r3, r0, #1
 800a5ea:	d102      	bne.n	800a5f2 <_close_r+0x1a>
 800a5ec:	682b      	ldr	r3, [r5, #0]
 800a5ee:	b103      	cbz	r3, 800a5f2 <_close_r+0x1a>
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	bd38      	pop	{r3, r4, r5, pc}
 800a5f4:	200187bc 	.word	0x200187bc

0800a5f8 <quorem>:
 800a5f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5fc:	6903      	ldr	r3, [r0, #16]
 800a5fe:	690c      	ldr	r4, [r1, #16]
 800a600:	42a3      	cmp	r3, r4
 800a602:	4607      	mov	r7, r0
 800a604:	f2c0 8081 	blt.w	800a70a <quorem+0x112>
 800a608:	3c01      	subs	r4, #1
 800a60a:	f101 0814 	add.w	r8, r1, #20
 800a60e:	f100 0514 	add.w	r5, r0, #20
 800a612:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a616:	9301      	str	r3, [sp, #4]
 800a618:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a61c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a620:	3301      	adds	r3, #1
 800a622:	429a      	cmp	r2, r3
 800a624:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a628:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a62c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a630:	d331      	bcc.n	800a696 <quorem+0x9e>
 800a632:	f04f 0e00 	mov.w	lr, #0
 800a636:	4640      	mov	r0, r8
 800a638:	46ac      	mov	ip, r5
 800a63a:	46f2      	mov	sl, lr
 800a63c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a640:	b293      	uxth	r3, r2
 800a642:	fb06 e303 	mla	r3, r6, r3, lr
 800a646:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a64a:	b29b      	uxth	r3, r3
 800a64c:	ebaa 0303 	sub.w	r3, sl, r3
 800a650:	0c12      	lsrs	r2, r2, #16
 800a652:	f8dc a000 	ldr.w	sl, [ip]
 800a656:	fb06 e202 	mla	r2, r6, r2, lr
 800a65a:	fa13 f38a 	uxtah	r3, r3, sl
 800a65e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a662:	fa1f fa82 	uxth.w	sl, r2
 800a666:	f8dc 2000 	ldr.w	r2, [ip]
 800a66a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a66e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a672:	b29b      	uxth	r3, r3
 800a674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a678:	4581      	cmp	r9, r0
 800a67a:	f84c 3b04 	str.w	r3, [ip], #4
 800a67e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a682:	d2db      	bcs.n	800a63c <quorem+0x44>
 800a684:	f855 300b 	ldr.w	r3, [r5, fp]
 800a688:	b92b      	cbnz	r3, 800a696 <quorem+0x9e>
 800a68a:	9b01      	ldr	r3, [sp, #4]
 800a68c:	3b04      	subs	r3, #4
 800a68e:	429d      	cmp	r5, r3
 800a690:	461a      	mov	r2, r3
 800a692:	d32e      	bcc.n	800a6f2 <quorem+0xfa>
 800a694:	613c      	str	r4, [r7, #16]
 800a696:	4638      	mov	r0, r7
 800a698:	f001 fc32 	bl	800bf00 <__mcmp>
 800a69c:	2800      	cmp	r0, #0
 800a69e:	db24      	blt.n	800a6ea <quorem+0xf2>
 800a6a0:	3601      	adds	r6, #1
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	f04f 0c00 	mov.w	ip, #0
 800a6a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6ac:	f8d0 e000 	ldr.w	lr, [r0]
 800a6b0:	b293      	uxth	r3, r2
 800a6b2:	ebac 0303 	sub.w	r3, ip, r3
 800a6b6:	0c12      	lsrs	r2, r2, #16
 800a6b8:	fa13 f38e 	uxtah	r3, r3, lr
 800a6bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a6c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6c4:	b29b      	uxth	r3, r3
 800a6c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6ca:	45c1      	cmp	r9, r8
 800a6cc:	f840 3b04 	str.w	r3, [r0], #4
 800a6d0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a6d4:	d2e8      	bcs.n	800a6a8 <quorem+0xb0>
 800a6d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6de:	b922      	cbnz	r2, 800a6ea <quorem+0xf2>
 800a6e0:	3b04      	subs	r3, #4
 800a6e2:	429d      	cmp	r5, r3
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	d30a      	bcc.n	800a6fe <quorem+0x106>
 800a6e8:	613c      	str	r4, [r7, #16]
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	b003      	add	sp, #12
 800a6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f2:	6812      	ldr	r2, [r2, #0]
 800a6f4:	3b04      	subs	r3, #4
 800a6f6:	2a00      	cmp	r2, #0
 800a6f8:	d1cc      	bne.n	800a694 <quorem+0x9c>
 800a6fa:	3c01      	subs	r4, #1
 800a6fc:	e7c7      	b.n	800a68e <quorem+0x96>
 800a6fe:	6812      	ldr	r2, [r2, #0]
 800a700:	3b04      	subs	r3, #4
 800a702:	2a00      	cmp	r2, #0
 800a704:	d1f0      	bne.n	800a6e8 <quorem+0xf0>
 800a706:	3c01      	subs	r4, #1
 800a708:	e7eb      	b.n	800a6e2 <quorem+0xea>
 800a70a:	2000      	movs	r0, #0
 800a70c:	e7ee      	b.n	800a6ec <quorem+0xf4>
	...

0800a710 <_dtoa_r>:
 800a710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	ec59 8b10 	vmov	r8, r9, d0
 800a718:	b095      	sub	sp, #84	; 0x54
 800a71a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a71c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a71e:	9107      	str	r1, [sp, #28]
 800a720:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a724:	4606      	mov	r6, r0
 800a726:	9209      	str	r2, [sp, #36]	; 0x24
 800a728:	9310      	str	r3, [sp, #64]	; 0x40
 800a72a:	b975      	cbnz	r5, 800a74a <_dtoa_r+0x3a>
 800a72c:	2010      	movs	r0, #16
 800a72e:	f001 f8f7 	bl	800b920 <malloc>
 800a732:	4602      	mov	r2, r0
 800a734:	6270      	str	r0, [r6, #36]	; 0x24
 800a736:	b920      	cbnz	r0, 800a742 <_dtoa_r+0x32>
 800a738:	4bab      	ldr	r3, [pc, #684]	; (800a9e8 <_dtoa_r+0x2d8>)
 800a73a:	21ea      	movs	r1, #234	; 0xea
 800a73c:	48ab      	ldr	r0, [pc, #684]	; (800a9ec <_dtoa_r+0x2dc>)
 800a73e:	f002 fc33 	bl	800cfa8 <__assert_func>
 800a742:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a746:	6005      	str	r5, [r0, #0]
 800a748:	60c5      	str	r5, [r0, #12]
 800a74a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a74c:	6819      	ldr	r1, [r3, #0]
 800a74e:	b151      	cbz	r1, 800a766 <_dtoa_r+0x56>
 800a750:	685a      	ldr	r2, [r3, #4]
 800a752:	604a      	str	r2, [r1, #4]
 800a754:	2301      	movs	r3, #1
 800a756:	4093      	lsls	r3, r2
 800a758:	608b      	str	r3, [r1, #8]
 800a75a:	4630      	mov	r0, r6
 800a75c:	f001 f948 	bl	800b9f0 <_Bfree>
 800a760:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a762:	2200      	movs	r2, #0
 800a764:	601a      	str	r2, [r3, #0]
 800a766:	f1b9 0300 	subs.w	r3, r9, #0
 800a76a:	bfbb      	ittet	lt
 800a76c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a770:	9303      	strlt	r3, [sp, #12]
 800a772:	2300      	movge	r3, #0
 800a774:	2201      	movlt	r2, #1
 800a776:	bfac      	ite	ge
 800a778:	6023      	strge	r3, [r4, #0]
 800a77a:	6022      	strlt	r2, [r4, #0]
 800a77c:	4b9c      	ldr	r3, [pc, #624]	; (800a9f0 <_dtoa_r+0x2e0>)
 800a77e:	9c03      	ldr	r4, [sp, #12]
 800a780:	43a3      	bics	r3, r4
 800a782:	d11a      	bne.n	800a7ba <_dtoa_r+0xaa>
 800a784:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a786:	f242 730f 	movw	r3, #9999	; 0x270f
 800a78a:	6013      	str	r3, [r2, #0]
 800a78c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a790:	ea53 0308 	orrs.w	r3, r3, r8
 800a794:	f000 8512 	beq.w	800b1bc <_dtoa_r+0xaac>
 800a798:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a79a:	b953      	cbnz	r3, 800a7b2 <_dtoa_r+0xa2>
 800a79c:	4b95      	ldr	r3, [pc, #596]	; (800a9f4 <_dtoa_r+0x2e4>)
 800a79e:	e01f      	b.n	800a7e0 <_dtoa_r+0xd0>
 800a7a0:	4b95      	ldr	r3, [pc, #596]	; (800a9f8 <_dtoa_r+0x2e8>)
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	3308      	adds	r3, #8
 800a7a6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a7a8:	6013      	str	r3, [r2, #0]
 800a7aa:	9800      	ldr	r0, [sp, #0]
 800a7ac:	b015      	add	sp, #84	; 0x54
 800a7ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7b2:	4b90      	ldr	r3, [pc, #576]	; (800a9f4 <_dtoa_r+0x2e4>)
 800a7b4:	9300      	str	r3, [sp, #0]
 800a7b6:	3303      	adds	r3, #3
 800a7b8:	e7f5      	b.n	800a7a6 <_dtoa_r+0x96>
 800a7ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7be:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a7c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7c6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a7ca:	d10b      	bne.n	800a7e4 <_dtoa_r+0xd4>
 800a7cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	6013      	str	r3, [r2, #0]
 800a7d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	f000 84ee 	beq.w	800b1b6 <_dtoa_r+0xaa6>
 800a7da:	4888      	ldr	r0, [pc, #544]	; (800a9fc <_dtoa_r+0x2ec>)
 800a7dc:	6018      	str	r0, [r3, #0]
 800a7de:	1e43      	subs	r3, r0, #1
 800a7e0:	9300      	str	r3, [sp, #0]
 800a7e2:	e7e2      	b.n	800a7aa <_dtoa_r+0x9a>
 800a7e4:	a913      	add	r1, sp, #76	; 0x4c
 800a7e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a7ea:	aa12      	add	r2, sp, #72	; 0x48
 800a7ec:	4630      	mov	r0, r6
 800a7ee:	f001 fca7 	bl	800c140 <__d2b>
 800a7f2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a7f6:	4605      	mov	r5, r0
 800a7f8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a7fa:	2900      	cmp	r1, #0
 800a7fc:	d047      	beq.n	800a88e <_dtoa_r+0x17e>
 800a7fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a800:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a804:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a808:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a80c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a810:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a814:	2400      	movs	r4, #0
 800a816:	ec43 2b16 	vmov	d6, r2, r3
 800a81a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a81e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800a9d0 <_dtoa_r+0x2c0>
 800a822:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a826:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800a9d8 <_dtoa_r+0x2c8>
 800a82a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a82e:	eeb0 7b46 	vmov.f64	d7, d6
 800a832:	ee06 1a90 	vmov	s13, r1
 800a836:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a83a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800a9e0 <_dtoa_r+0x2d0>
 800a83e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a842:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a846:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a84a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a84e:	ee16 ba90 	vmov	fp, s13
 800a852:	9411      	str	r4, [sp, #68]	; 0x44
 800a854:	d508      	bpl.n	800a868 <_dtoa_r+0x158>
 800a856:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a85a:	eeb4 6b47 	vcmp.f64	d6, d7
 800a85e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a862:	bf18      	it	ne
 800a864:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a868:	f1bb 0f16 	cmp.w	fp, #22
 800a86c:	d832      	bhi.n	800a8d4 <_dtoa_r+0x1c4>
 800a86e:	4b64      	ldr	r3, [pc, #400]	; (800aa00 <_dtoa_r+0x2f0>)
 800a870:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a874:	ed93 7b00 	vldr	d7, [r3]
 800a878:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a87c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a884:	d501      	bpl.n	800a88a <_dtoa_r+0x17a>
 800a886:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a88a:	2300      	movs	r3, #0
 800a88c:	e023      	b.n	800a8d6 <_dtoa_r+0x1c6>
 800a88e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a890:	4401      	add	r1, r0
 800a892:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a896:	2b20      	cmp	r3, #32
 800a898:	bfc3      	ittte	gt
 800a89a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a89e:	fa04 f303 	lslgt.w	r3, r4, r3
 800a8a2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a8a6:	f1c3 0320 	rsble	r3, r3, #32
 800a8aa:	bfc6      	itte	gt
 800a8ac:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a8b0:	ea43 0308 	orrgt.w	r3, r3, r8
 800a8b4:	fa08 f303 	lslle.w	r3, r8, r3
 800a8b8:	ee07 3a90 	vmov	s15, r3
 800a8bc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a8c0:	3901      	subs	r1, #1
 800a8c2:	ed8d 7b00 	vstr	d7, [sp]
 800a8c6:	9c01      	ldr	r4, [sp, #4]
 800a8c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8cc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a8d0:	2401      	movs	r4, #1
 800a8d2:	e7a0      	b.n	800a816 <_dtoa_r+0x106>
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8d8:	1a43      	subs	r3, r0, r1
 800a8da:	1e5a      	subs	r2, r3, #1
 800a8dc:	bf45      	ittet	mi
 800a8de:	f1c3 0301 	rsbmi	r3, r3, #1
 800a8e2:	9305      	strmi	r3, [sp, #20]
 800a8e4:	2300      	movpl	r3, #0
 800a8e6:	2300      	movmi	r3, #0
 800a8e8:	9206      	str	r2, [sp, #24]
 800a8ea:	bf54      	ite	pl
 800a8ec:	9305      	strpl	r3, [sp, #20]
 800a8ee:	9306      	strmi	r3, [sp, #24]
 800a8f0:	f1bb 0f00 	cmp.w	fp, #0
 800a8f4:	db18      	blt.n	800a928 <_dtoa_r+0x218>
 800a8f6:	9b06      	ldr	r3, [sp, #24]
 800a8f8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a8fc:	445b      	add	r3, fp
 800a8fe:	9306      	str	r3, [sp, #24]
 800a900:	2300      	movs	r3, #0
 800a902:	9a07      	ldr	r2, [sp, #28]
 800a904:	2a09      	cmp	r2, #9
 800a906:	d849      	bhi.n	800a99c <_dtoa_r+0x28c>
 800a908:	2a05      	cmp	r2, #5
 800a90a:	bfc4      	itt	gt
 800a90c:	3a04      	subgt	r2, #4
 800a90e:	9207      	strgt	r2, [sp, #28]
 800a910:	9a07      	ldr	r2, [sp, #28]
 800a912:	f1a2 0202 	sub.w	r2, r2, #2
 800a916:	bfcc      	ite	gt
 800a918:	2400      	movgt	r4, #0
 800a91a:	2401      	movle	r4, #1
 800a91c:	2a03      	cmp	r2, #3
 800a91e:	d848      	bhi.n	800a9b2 <_dtoa_r+0x2a2>
 800a920:	e8df f002 	tbb	[pc, r2]
 800a924:	3a2c2e0b 	.word	0x3a2c2e0b
 800a928:	9b05      	ldr	r3, [sp, #20]
 800a92a:	2200      	movs	r2, #0
 800a92c:	eba3 030b 	sub.w	r3, r3, fp
 800a930:	9305      	str	r3, [sp, #20]
 800a932:	920e      	str	r2, [sp, #56]	; 0x38
 800a934:	f1cb 0300 	rsb	r3, fp, #0
 800a938:	e7e3      	b.n	800a902 <_dtoa_r+0x1f2>
 800a93a:	2200      	movs	r2, #0
 800a93c:	9208      	str	r2, [sp, #32]
 800a93e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a940:	2a00      	cmp	r2, #0
 800a942:	dc39      	bgt.n	800a9b8 <_dtoa_r+0x2a8>
 800a944:	f04f 0a01 	mov.w	sl, #1
 800a948:	46d1      	mov	r9, sl
 800a94a:	4652      	mov	r2, sl
 800a94c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a950:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a952:	2100      	movs	r1, #0
 800a954:	6079      	str	r1, [r7, #4]
 800a956:	2004      	movs	r0, #4
 800a958:	f100 0c14 	add.w	ip, r0, #20
 800a95c:	4594      	cmp	ip, r2
 800a95e:	6879      	ldr	r1, [r7, #4]
 800a960:	d92f      	bls.n	800a9c2 <_dtoa_r+0x2b2>
 800a962:	4630      	mov	r0, r6
 800a964:	930c      	str	r3, [sp, #48]	; 0x30
 800a966:	f001 f803 	bl	800b970 <_Balloc>
 800a96a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a96c:	9000      	str	r0, [sp, #0]
 800a96e:	4602      	mov	r2, r0
 800a970:	2800      	cmp	r0, #0
 800a972:	d149      	bne.n	800aa08 <_dtoa_r+0x2f8>
 800a974:	4b23      	ldr	r3, [pc, #140]	; (800aa04 <_dtoa_r+0x2f4>)
 800a976:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a97a:	e6df      	b.n	800a73c <_dtoa_r+0x2c>
 800a97c:	2201      	movs	r2, #1
 800a97e:	e7dd      	b.n	800a93c <_dtoa_r+0x22c>
 800a980:	2200      	movs	r2, #0
 800a982:	9208      	str	r2, [sp, #32]
 800a984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a986:	eb0b 0a02 	add.w	sl, fp, r2
 800a98a:	f10a 0901 	add.w	r9, sl, #1
 800a98e:	464a      	mov	r2, r9
 800a990:	2a01      	cmp	r2, #1
 800a992:	bfb8      	it	lt
 800a994:	2201      	movlt	r2, #1
 800a996:	e7db      	b.n	800a950 <_dtoa_r+0x240>
 800a998:	2201      	movs	r2, #1
 800a99a:	e7f2      	b.n	800a982 <_dtoa_r+0x272>
 800a99c:	2401      	movs	r4, #1
 800a99e:	2200      	movs	r2, #0
 800a9a0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a9a4:	f04f 3aff 	mov.w	sl, #4294967295
 800a9a8:	2100      	movs	r1, #0
 800a9aa:	46d1      	mov	r9, sl
 800a9ac:	2212      	movs	r2, #18
 800a9ae:	9109      	str	r1, [sp, #36]	; 0x24
 800a9b0:	e7ce      	b.n	800a950 <_dtoa_r+0x240>
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	9208      	str	r2, [sp, #32]
 800a9b6:	e7f5      	b.n	800a9a4 <_dtoa_r+0x294>
 800a9b8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a9bc:	46d1      	mov	r9, sl
 800a9be:	4652      	mov	r2, sl
 800a9c0:	e7c6      	b.n	800a950 <_dtoa_r+0x240>
 800a9c2:	3101      	adds	r1, #1
 800a9c4:	6079      	str	r1, [r7, #4]
 800a9c6:	0040      	lsls	r0, r0, #1
 800a9c8:	e7c6      	b.n	800a958 <_dtoa_r+0x248>
 800a9ca:	bf00      	nop
 800a9cc:	f3af 8000 	nop.w
 800a9d0:	636f4361 	.word	0x636f4361
 800a9d4:	3fd287a7 	.word	0x3fd287a7
 800a9d8:	8b60c8b3 	.word	0x8b60c8b3
 800a9dc:	3fc68a28 	.word	0x3fc68a28
 800a9e0:	509f79fb 	.word	0x509f79fb
 800a9e4:	3fd34413 	.word	0x3fd34413
 800a9e8:	0800e81e 	.word	0x0800e81e
 800a9ec:	0800e835 	.word	0x0800e835
 800a9f0:	7ff00000 	.word	0x7ff00000
 800a9f4:	0800e81a 	.word	0x0800e81a
 800a9f8:	0800e811 	.word	0x0800e811
 800a9fc:	0800ea9a 	.word	0x0800ea9a
 800aa00:	0800e9b0 	.word	0x0800e9b0
 800aa04:	0800e894 	.word	0x0800e894
 800aa08:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800aa0a:	9900      	ldr	r1, [sp, #0]
 800aa0c:	6011      	str	r1, [r2, #0]
 800aa0e:	f1b9 0f0e 	cmp.w	r9, #14
 800aa12:	d872      	bhi.n	800aafa <_dtoa_r+0x3ea>
 800aa14:	2c00      	cmp	r4, #0
 800aa16:	d070      	beq.n	800aafa <_dtoa_r+0x3ea>
 800aa18:	f1bb 0f00 	cmp.w	fp, #0
 800aa1c:	f340 80a6 	ble.w	800ab6c <_dtoa_r+0x45c>
 800aa20:	49ca      	ldr	r1, [pc, #808]	; (800ad4c <_dtoa_r+0x63c>)
 800aa22:	f00b 020f 	and.w	r2, fp, #15
 800aa26:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800aa2a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800aa2e:	ed92 7b00 	vldr	d7, [r2]
 800aa32:	ea4f 112b 	mov.w	r1, fp, asr #4
 800aa36:	f000 808d 	beq.w	800ab54 <_dtoa_r+0x444>
 800aa3a:	4ac5      	ldr	r2, [pc, #788]	; (800ad50 <_dtoa_r+0x640>)
 800aa3c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800aa40:	ed92 6b08 	vldr	d6, [r2, #32]
 800aa44:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800aa48:	ed8d 6b02 	vstr	d6, [sp, #8]
 800aa4c:	f001 010f 	and.w	r1, r1, #15
 800aa50:	2203      	movs	r2, #3
 800aa52:	48bf      	ldr	r0, [pc, #764]	; (800ad50 <_dtoa_r+0x640>)
 800aa54:	2900      	cmp	r1, #0
 800aa56:	d17f      	bne.n	800ab58 <_dtoa_r+0x448>
 800aa58:	ed9d 6b02 	vldr	d6, [sp, #8]
 800aa5c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800aa60:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aa64:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800aa66:	2900      	cmp	r1, #0
 800aa68:	f000 80b2 	beq.w	800abd0 <_dtoa_r+0x4c0>
 800aa6c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800aa70:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa74:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800aa78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa7c:	f140 80a8 	bpl.w	800abd0 <_dtoa_r+0x4c0>
 800aa80:	f1b9 0f00 	cmp.w	r9, #0
 800aa84:	f000 80a4 	beq.w	800abd0 <_dtoa_r+0x4c0>
 800aa88:	f1ba 0f00 	cmp.w	sl, #0
 800aa8c:	dd31      	ble.n	800aaf2 <_dtoa_r+0x3e2>
 800aa8e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800aa92:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa96:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aa9a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800aa9e:	3201      	adds	r2, #1
 800aaa0:	4650      	mov	r0, sl
 800aaa2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800aaa6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800aaaa:	ee07 2a90 	vmov	s15, r2
 800aaae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800aab2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800aab6:	ed8d 5b02 	vstr	d5, [sp, #8]
 800aaba:	9c03      	ldr	r4, [sp, #12]
 800aabc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800aac0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800aac4:	2800      	cmp	r0, #0
 800aac6:	f040 8086 	bne.w	800abd6 <_dtoa_r+0x4c6>
 800aaca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800aace:	ee36 6b47 	vsub.f64	d6, d6, d7
 800aad2:	ec42 1b17 	vmov	d7, r1, r2
 800aad6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aade:	f300 8272 	bgt.w	800afc6 <_dtoa_r+0x8b6>
 800aae2:	eeb1 7b47 	vneg.f64	d7, d7
 800aae6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aaea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaee:	f100 8267 	bmi.w	800afc0 <_dtoa_r+0x8b0>
 800aaf2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800aaf6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800aafa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aafc:	2a00      	cmp	r2, #0
 800aafe:	f2c0 8129 	blt.w	800ad54 <_dtoa_r+0x644>
 800ab02:	f1bb 0f0e 	cmp.w	fp, #14
 800ab06:	f300 8125 	bgt.w	800ad54 <_dtoa_r+0x644>
 800ab0a:	4b90      	ldr	r3, [pc, #576]	; (800ad4c <_dtoa_r+0x63c>)
 800ab0c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ab10:	ed93 6b00 	vldr	d6, [r3]
 800ab14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f280 80c3 	bge.w	800aca2 <_dtoa_r+0x592>
 800ab1c:	f1b9 0f00 	cmp.w	r9, #0
 800ab20:	f300 80bf 	bgt.w	800aca2 <_dtoa_r+0x592>
 800ab24:	f040 824c 	bne.w	800afc0 <_dtoa_r+0x8b0>
 800ab28:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800ab2c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ab30:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ab34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ab38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab3c:	464c      	mov	r4, r9
 800ab3e:	464f      	mov	r7, r9
 800ab40:	f280 8222 	bge.w	800af88 <_dtoa_r+0x878>
 800ab44:	f8dd 8000 	ldr.w	r8, [sp]
 800ab48:	2331      	movs	r3, #49	; 0x31
 800ab4a:	f808 3b01 	strb.w	r3, [r8], #1
 800ab4e:	f10b 0b01 	add.w	fp, fp, #1
 800ab52:	e21e      	b.n	800af92 <_dtoa_r+0x882>
 800ab54:	2202      	movs	r2, #2
 800ab56:	e77c      	b.n	800aa52 <_dtoa_r+0x342>
 800ab58:	07cc      	lsls	r4, r1, #31
 800ab5a:	d504      	bpl.n	800ab66 <_dtoa_r+0x456>
 800ab5c:	ed90 6b00 	vldr	d6, [r0]
 800ab60:	3201      	adds	r2, #1
 800ab62:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab66:	1049      	asrs	r1, r1, #1
 800ab68:	3008      	adds	r0, #8
 800ab6a:	e773      	b.n	800aa54 <_dtoa_r+0x344>
 800ab6c:	d02e      	beq.n	800abcc <_dtoa_r+0x4bc>
 800ab6e:	f1cb 0100 	rsb	r1, fp, #0
 800ab72:	4a76      	ldr	r2, [pc, #472]	; (800ad4c <_dtoa_r+0x63c>)
 800ab74:	f001 000f 	and.w	r0, r1, #15
 800ab78:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ab7c:	ed92 7b00 	vldr	d7, [r2]
 800ab80:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800ab84:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ab88:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ab8c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800ab90:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800ab94:	486e      	ldr	r0, [pc, #440]	; (800ad50 <_dtoa_r+0x640>)
 800ab96:	1109      	asrs	r1, r1, #4
 800ab98:	2400      	movs	r4, #0
 800ab9a:	2202      	movs	r2, #2
 800ab9c:	b939      	cbnz	r1, 800abae <_dtoa_r+0x49e>
 800ab9e:	2c00      	cmp	r4, #0
 800aba0:	f43f af60 	beq.w	800aa64 <_dtoa_r+0x354>
 800aba4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aba8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abac:	e75a      	b.n	800aa64 <_dtoa_r+0x354>
 800abae:	07cf      	lsls	r7, r1, #31
 800abb0:	d509      	bpl.n	800abc6 <_dtoa_r+0x4b6>
 800abb2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800abb6:	ed90 7b00 	vldr	d7, [r0]
 800abba:	ee26 7b07 	vmul.f64	d7, d6, d7
 800abbe:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800abc2:	3201      	adds	r2, #1
 800abc4:	2401      	movs	r4, #1
 800abc6:	1049      	asrs	r1, r1, #1
 800abc8:	3008      	adds	r0, #8
 800abca:	e7e7      	b.n	800ab9c <_dtoa_r+0x48c>
 800abcc:	2202      	movs	r2, #2
 800abce:	e749      	b.n	800aa64 <_dtoa_r+0x354>
 800abd0:	465f      	mov	r7, fp
 800abd2:	4648      	mov	r0, r9
 800abd4:	e765      	b.n	800aaa2 <_dtoa_r+0x392>
 800abd6:	ec42 1b17 	vmov	d7, r1, r2
 800abda:	4a5c      	ldr	r2, [pc, #368]	; (800ad4c <_dtoa_r+0x63c>)
 800abdc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800abe0:	ed12 4b02 	vldr	d4, [r2, #-8]
 800abe4:	9a00      	ldr	r2, [sp, #0]
 800abe6:	1814      	adds	r4, r2, r0
 800abe8:	9a08      	ldr	r2, [sp, #32]
 800abea:	b352      	cbz	r2, 800ac42 <_dtoa_r+0x532>
 800abec:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800abf0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800abf4:	f8dd 8000 	ldr.w	r8, [sp]
 800abf8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800abfc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ac00:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ac04:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ac08:	ee14 2a90 	vmov	r2, s9
 800ac0c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ac10:	3230      	adds	r2, #48	; 0x30
 800ac12:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ac16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ac1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac1e:	f808 2b01 	strb.w	r2, [r8], #1
 800ac22:	d439      	bmi.n	800ac98 <_dtoa_r+0x588>
 800ac24:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ac28:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ac2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac30:	d472      	bmi.n	800ad18 <_dtoa_r+0x608>
 800ac32:	45a0      	cmp	r8, r4
 800ac34:	f43f af5d 	beq.w	800aaf2 <_dtoa_r+0x3e2>
 800ac38:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ac3c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ac40:	e7e0      	b.n	800ac04 <_dtoa_r+0x4f4>
 800ac42:	f8dd 8000 	ldr.w	r8, [sp]
 800ac46:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ac4a:	4621      	mov	r1, r4
 800ac4c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ac50:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ac54:	ee14 2a90 	vmov	r2, s9
 800ac58:	3230      	adds	r2, #48	; 0x30
 800ac5a:	f808 2b01 	strb.w	r2, [r8], #1
 800ac5e:	45a0      	cmp	r8, r4
 800ac60:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ac64:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ac68:	d118      	bne.n	800ac9c <_dtoa_r+0x58c>
 800ac6a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800ac6e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ac72:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ac76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac7a:	dc4d      	bgt.n	800ad18 <_dtoa_r+0x608>
 800ac7c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ac80:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ac84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac88:	f57f af33 	bpl.w	800aaf2 <_dtoa_r+0x3e2>
 800ac8c:	4688      	mov	r8, r1
 800ac8e:	3901      	subs	r1, #1
 800ac90:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800ac94:	2b30      	cmp	r3, #48	; 0x30
 800ac96:	d0f9      	beq.n	800ac8c <_dtoa_r+0x57c>
 800ac98:	46bb      	mov	fp, r7
 800ac9a:	e02a      	b.n	800acf2 <_dtoa_r+0x5e2>
 800ac9c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800aca0:	e7d6      	b.n	800ac50 <_dtoa_r+0x540>
 800aca2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aca6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800acaa:	f8dd 8000 	ldr.w	r8, [sp]
 800acae:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800acb2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800acb6:	ee15 3a10 	vmov	r3, s10
 800acba:	3330      	adds	r3, #48	; 0x30
 800acbc:	f808 3b01 	strb.w	r3, [r8], #1
 800acc0:	9b00      	ldr	r3, [sp, #0]
 800acc2:	eba8 0303 	sub.w	r3, r8, r3
 800acc6:	4599      	cmp	r9, r3
 800acc8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800accc:	eea3 7b46 	vfms.f64	d7, d3, d6
 800acd0:	d133      	bne.n	800ad3a <_dtoa_r+0x62a>
 800acd2:	ee37 7b07 	vadd.f64	d7, d7, d7
 800acd6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800acda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acde:	dc1a      	bgt.n	800ad16 <_dtoa_r+0x606>
 800ace0:	eeb4 7b46 	vcmp.f64	d7, d6
 800ace4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ace8:	d103      	bne.n	800acf2 <_dtoa_r+0x5e2>
 800acea:	ee15 3a10 	vmov	r3, s10
 800acee:	07d9      	lsls	r1, r3, #31
 800acf0:	d411      	bmi.n	800ad16 <_dtoa_r+0x606>
 800acf2:	4629      	mov	r1, r5
 800acf4:	4630      	mov	r0, r6
 800acf6:	f000 fe7b 	bl	800b9f0 <_Bfree>
 800acfa:	2300      	movs	r3, #0
 800acfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800acfe:	f888 3000 	strb.w	r3, [r8]
 800ad02:	f10b 0301 	add.w	r3, fp, #1
 800ad06:	6013      	str	r3, [r2, #0]
 800ad08:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	f43f ad4d 	beq.w	800a7aa <_dtoa_r+0x9a>
 800ad10:	f8c3 8000 	str.w	r8, [r3]
 800ad14:	e549      	b.n	800a7aa <_dtoa_r+0x9a>
 800ad16:	465f      	mov	r7, fp
 800ad18:	4643      	mov	r3, r8
 800ad1a:	4698      	mov	r8, r3
 800ad1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad20:	2a39      	cmp	r2, #57	; 0x39
 800ad22:	d106      	bne.n	800ad32 <_dtoa_r+0x622>
 800ad24:	9a00      	ldr	r2, [sp, #0]
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d1f7      	bne.n	800ad1a <_dtoa_r+0x60a>
 800ad2a:	9900      	ldr	r1, [sp, #0]
 800ad2c:	2230      	movs	r2, #48	; 0x30
 800ad2e:	3701      	adds	r7, #1
 800ad30:	700a      	strb	r2, [r1, #0]
 800ad32:	781a      	ldrb	r2, [r3, #0]
 800ad34:	3201      	adds	r2, #1
 800ad36:	701a      	strb	r2, [r3, #0]
 800ad38:	e7ae      	b.n	800ac98 <_dtoa_r+0x588>
 800ad3a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ad3e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ad42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad46:	d1b2      	bne.n	800acae <_dtoa_r+0x59e>
 800ad48:	e7d3      	b.n	800acf2 <_dtoa_r+0x5e2>
 800ad4a:	bf00      	nop
 800ad4c:	0800e9b0 	.word	0x0800e9b0
 800ad50:	0800e988 	.word	0x0800e988
 800ad54:	9908      	ldr	r1, [sp, #32]
 800ad56:	2900      	cmp	r1, #0
 800ad58:	f000 80d1 	beq.w	800aefe <_dtoa_r+0x7ee>
 800ad5c:	9907      	ldr	r1, [sp, #28]
 800ad5e:	2901      	cmp	r1, #1
 800ad60:	f300 80b4 	bgt.w	800aecc <_dtoa_r+0x7bc>
 800ad64:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ad66:	2900      	cmp	r1, #0
 800ad68:	f000 80ac 	beq.w	800aec4 <_dtoa_r+0x7b4>
 800ad6c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ad70:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ad74:	461c      	mov	r4, r3
 800ad76:	930a      	str	r3, [sp, #40]	; 0x28
 800ad78:	9b05      	ldr	r3, [sp, #20]
 800ad7a:	4413      	add	r3, r2
 800ad7c:	9305      	str	r3, [sp, #20]
 800ad7e:	9b06      	ldr	r3, [sp, #24]
 800ad80:	2101      	movs	r1, #1
 800ad82:	4413      	add	r3, r2
 800ad84:	4630      	mov	r0, r6
 800ad86:	9306      	str	r3, [sp, #24]
 800ad88:	f000 ff38 	bl	800bbfc <__i2b>
 800ad8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad8e:	4607      	mov	r7, r0
 800ad90:	f1b8 0f00 	cmp.w	r8, #0
 800ad94:	dd0d      	ble.n	800adb2 <_dtoa_r+0x6a2>
 800ad96:	9a06      	ldr	r2, [sp, #24]
 800ad98:	2a00      	cmp	r2, #0
 800ad9a:	dd0a      	ble.n	800adb2 <_dtoa_r+0x6a2>
 800ad9c:	4542      	cmp	r2, r8
 800ad9e:	9905      	ldr	r1, [sp, #20]
 800ada0:	bfa8      	it	ge
 800ada2:	4642      	movge	r2, r8
 800ada4:	1a89      	subs	r1, r1, r2
 800ada6:	9105      	str	r1, [sp, #20]
 800ada8:	9906      	ldr	r1, [sp, #24]
 800adaa:	eba8 0802 	sub.w	r8, r8, r2
 800adae:	1a8a      	subs	r2, r1, r2
 800adb0:	9206      	str	r2, [sp, #24]
 800adb2:	b303      	cbz	r3, 800adf6 <_dtoa_r+0x6e6>
 800adb4:	9a08      	ldr	r2, [sp, #32]
 800adb6:	2a00      	cmp	r2, #0
 800adb8:	f000 80a6 	beq.w	800af08 <_dtoa_r+0x7f8>
 800adbc:	2c00      	cmp	r4, #0
 800adbe:	dd13      	ble.n	800ade8 <_dtoa_r+0x6d8>
 800adc0:	4639      	mov	r1, r7
 800adc2:	4622      	mov	r2, r4
 800adc4:	4630      	mov	r0, r6
 800adc6:	930c      	str	r3, [sp, #48]	; 0x30
 800adc8:	f000 ffd4 	bl	800bd74 <__pow5mult>
 800adcc:	462a      	mov	r2, r5
 800adce:	4601      	mov	r1, r0
 800add0:	4607      	mov	r7, r0
 800add2:	4630      	mov	r0, r6
 800add4:	f000 ff28 	bl	800bc28 <__multiply>
 800add8:	4629      	mov	r1, r5
 800adda:	900a      	str	r0, [sp, #40]	; 0x28
 800addc:	4630      	mov	r0, r6
 800adde:	f000 fe07 	bl	800b9f0 <_Bfree>
 800ade2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ade4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ade6:	4615      	mov	r5, r2
 800ade8:	1b1a      	subs	r2, r3, r4
 800adea:	d004      	beq.n	800adf6 <_dtoa_r+0x6e6>
 800adec:	4629      	mov	r1, r5
 800adee:	4630      	mov	r0, r6
 800adf0:	f000 ffc0 	bl	800bd74 <__pow5mult>
 800adf4:	4605      	mov	r5, r0
 800adf6:	2101      	movs	r1, #1
 800adf8:	4630      	mov	r0, r6
 800adfa:	f000 feff 	bl	800bbfc <__i2b>
 800adfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	4604      	mov	r4, r0
 800ae04:	f340 8082 	ble.w	800af0c <_dtoa_r+0x7fc>
 800ae08:	461a      	mov	r2, r3
 800ae0a:	4601      	mov	r1, r0
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	f000 ffb1 	bl	800bd74 <__pow5mult>
 800ae12:	9b07      	ldr	r3, [sp, #28]
 800ae14:	2b01      	cmp	r3, #1
 800ae16:	4604      	mov	r4, r0
 800ae18:	dd7b      	ble.n	800af12 <_dtoa_r+0x802>
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	930a      	str	r3, [sp, #40]	; 0x28
 800ae1e:	6922      	ldr	r2, [r4, #16]
 800ae20:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ae24:	6910      	ldr	r0, [r2, #16]
 800ae26:	f000 fe99 	bl	800bb5c <__hi0bits>
 800ae2a:	f1c0 0020 	rsb	r0, r0, #32
 800ae2e:	9b06      	ldr	r3, [sp, #24]
 800ae30:	4418      	add	r0, r3
 800ae32:	f010 001f 	ands.w	r0, r0, #31
 800ae36:	f000 808d 	beq.w	800af54 <_dtoa_r+0x844>
 800ae3a:	f1c0 0220 	rsb	r2, r0, #32
 800ae3e:	2a04      	cmp	r2, #4
 800ae40:	f340 8086 	ble.w	800af50 <_dtoa_r+0x840>
 800ae44:	f1c0 001c 	rsb	r0, r0, #28
 800ae48:	9b05      	ldr	r3, [sp, #20]
 800ae4a:	4403      	add	r3, r0
 800ae4c:	9305      	str	r3, [sp, #20]
 800ae4e:	9b06      	ldr	r3, [sp, #24]
 800ae50:	4403      	add	r3, r0
 800ae52:	4480      	add	r8, r0
 800ae54:	9306      	str	r3, [sp, #24]
 800ae56:	9b05      	ldr	r3, [sp, #20]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	dd05      	ble.n	800ae68 <_dtoa_r+0x758>
 800ae5c:	4629      	mov	r1, r5
 800ae5e:	461a      	mov	r2, r3
 800ae60:	4630      	mov	r0, r6
 800ae62:	f000 ffe1 	bl	800be28 <__lshift>
 800ae66:	4605      	mov	r5, r0
 800ae68:	9b06      	ldr	r3, [sp, #24]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	dd05      	ble.n	800ae7a <_dtoa_r+0x76a>
 800ae6e:	4621      	mov	r1, r4
 800ae70:	461a      	mov	r2, r3
 800ae72:	4630      	mov	r0, r6
 800ae74:	f000 ffd8 	bl	800be28 <__lshift>
 800ae78:	4604      	mov	r4, r0
 800ae7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d06b      	beq.n	800af58 <_dtoa_r+0x848>
 800ae80:	4621      	mov	r1, r4
 800ae82:	4628      	mov	r0, r5
 800ae84:	f001 f83c 	bl	800bf00 <__mcmp>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	da65      	bge.n	800af58 <_dtoa_r+0x848>
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	4629      	mov	r1, r5
 800ae90:	220a      	movs	r2, #10
 800ae92:	4630      	mov	r0, r6
 800ae94:	f000 fdce 	bl	800ba34 <__multadd>
 800ae98:	9b08      	ldr	r3, [sp, #32]
 800ae9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ae9e:	4605      	mov	r5, r0
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	f000 8192 	beq.w	800b1ca <_dtoa_r+0xaba>
 800aea6:	4639      	mov	r1, r7
 800aea8:	2300      	movs	r3, #0
 800aeaa:	220a      	movs	r2, #10
 800aeac:	4630      	mov	r0, r6
 800aeae:	f000 fdc1 	bl	800ba34 <__multadd>
 800aeb2:	f1ba 0f00 	cmp.w	sl, #0
 800aeb6:	4607      	mov	r7, r0
 800aeb8:	f300 808e 	bgt.w	800afd8 <_dtoa_r+0x8c8>
 800aebc:	9b07      	ldr	r3, [sp, #28]
 800aebe:	2b02      	cmp	r3, #2
 800aec0:	dc51      	bgt.n	800af66 <_dtoa_r+0x856>
 800aec2:	e089      	b.n	800afd8 <_dtoa_r+0x8c8>
 800aec4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aec6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aeca:	e751      	b.n	800ad70 <_dtoa_r+0x660>
 800aecc:	f109 34ff 	add.w	r4, r9, #4294967295
 800aed0:	42a3      	cmp	r3, r4
 800aed2:	bfbf      	itttt	lt
 800aed4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800aed6:	1ae3      	sublt	r3, r4, r3
 800aed8:	18d2      	addlt	r2, r2, r3
 800aeda:	4613      	movlt	r3, r2
 800aedc:	bfb7      	itett	lt
 800aede:	930e      	strlt	r3, [sp, #56]	; 0x38
 800aee0:	1b1c      	subge	r4, r3, r4
 800aee2:	4623      	movlt	r3, r4
 800aee4:	2400      	movlt	r4, #0
 800aee6:	f1b9 0f00 	cmp.w	r9, #0
 800aeea:	bfb5      	itete	lt
 800aeec:	9a05      	ldrlt	r2, [sp, #20]
 800aeee:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800aef2:	eba2 0809 	sublt.w	r8, r2, r9
 800aef6:	464a      	movge	r2, r9
 800aef8:	bfb8      	it	lt
 800aefa:	2200      	movlt	r2, #0
 800aefc:	e73b      	b.n	800ad76 <_dtoa_r+0x666>
 800aefe:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800af02:	9f08      	ldr	r7, [sp, #32]
 800af04:	461c      	mov	r4, r3
 800af06:	e743      	b.n	800ad90 <_dtoa_r+0x680>
 800af08:	461a      	mov	r2, r3
 800af0a:	e76f      	b.n	800adec <_dtoa_r+0x6dc>
 800af0c:	9b07      	ldr	r3, [sp, #28]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	dc18      	bgt.n	800af44 <_dtoa_r+0x834>
 800af12:	9b02      	ldr	r3, [sp, #8]
 800af14:	b9b3      	cbnz	r3, 800af44 <_dtoa_r+0x834>
 800af16:	9b03      	ldr	r3, [sp, #12]
 800af18:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800af1c:	b9a2      	cbnz	r2, 800af48 <_dtoa_r+0x838>
 800af1e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800af22:	0d12      	lsrs	r2, r2, #20
 800af24:	0512      	lsls	r2, r2, #20
 800af26:	b18a      	cbz	r2, 800af4c <_dtoa_r+0x83c>
 800af28:	9b05      	ldr	r3, [sp, #20]
 800af2a:	3301      	adds	r3, #1
 800af2c:	9305      	str	r3, [sp, #20]
 800af2e:	9b06      	ldr	r3, [sp, #24]
 800af30:	3301      	adds	r3, #1
 800af32:	9306      	str	r3, [sp, #24]
 800af34:	2301      	movs	r3, #1
 800af36:	930a      	str	r3, [sp, #40]	; 0x28
 800af38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	f47f af6f 	bne.w	800ae1e <_dtoa_r+0x70e>
 800af40:	2001      	movs	r0, #1
 800af42:	e774      	b.n	800ae2e <_dtoa_r+0x71e>
 800af44:	2300      	movs	r3, #0
 800af46:	e7f6      	b.n	800af36 <_dtoa_r+0x826>
 800af48:	9b02      	ldr	r3, [sp, #8]
 800af4a:	e7f4      	b.n	800af36 <_dtoa_r+0x826>
 800af4c:	920a      	str	r2, [sp, #40]	; 0x28
 800af4e:	e7f3      	b.n	800af38 <_dtoa_r+0x828>
 800af50:	d081      	beq.n	800ae56 <_dtoa_r+0x746>
 800af52:	4610      	mov	r0, r2
 800af54:	301c      	adds	r0, #28
 800af56:	e777      	b.n	800ae48 <_dtoa_r+0x738>
 800af58:	f1b9 0f00 	cmp.w	r9, #0
 800af5c:	dc37      	bgt.n	800afce <_dtoa_r+0x8be>
 800af5e:	9b07      	ldr	r3, [sp, #28]
 800af60:	2b02      	cmp	r3, #2
 800af62:	dd34      	ble.n	800afce <_dtoa_r+0x8be>
 800af64:	46ca      	mov	sl, r9
 800af66:	f1ba 0f00 	cmp.w	sl, #0
 800af6a:	d10d      	bne.n	800af88 <_dtoa_r+0x878>
 800af6c:	4621      	mov	r1, r4
 800af6e:	4653      	mov	r3, sl
 800af70:	2205      	movs	r2, #5
 800af72:	4630      	mov	r0, r6
 800af74:	f000 fd5e 	bl	800ba34 <__multadd>
 800af78:	4601      	mov	r1, r0
 800af7a:	4604      	mov	r4, r0
 800af7c:	4628      	mov	r0, r5
 800af7e:	f000 ffbf 	bl	800bf00 <__mcmp>
 800af82:	2800      	cmp	r0, #0
 800af84:	f73f adde 	bgt.w	800ab44 <_dtoa_r+0x434>
 800af88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af8a:	f8dd 8000 	ldr.w	r8, [sp]
 800af8e:	ea6f 0b03 	mvn.w	fp, r3
 800af92:	f04f 0900 	mov.w	r9, #0
 800af96:	4621      	mov	r1, r4
 800af98:	4630      	mov	r0, r6
 800af9a:	f000 fd29 	bl	800b9f0 <_Bfree>
 800af9e:	2f00      	cmp	r7, #0
 800afa0:	f43f aea7 	beq.w	800acf2 <_dtoa_r+0x5e2>
 800afa4:	f1b9 0f00 	cmp.w	r9, #0
 800afa8:	d005      	beq.n	800afb6 <_dtoa_r+0x8a6>
 800afaa:	45b9      	cmp	r9, r7
 800afac:	d003      	beq.n	800afb6 <_dtoa_r+0x8a6>
 800afae:	4649      	mov	r1, r9
 800afb0:	4630      	mov	r0, r6
 800afb2:	f000 fd1d 	bl	800b9f0 <_Bfree>
 800afb6:	4639      	mov	r1, r7
 800afb8:	4630      	mov	r0, r6
 800afba:	f000 fd19 	bl	800b9f0 <_Bfree>
 800afbe:	e698      	b.n	800acf2 <_dtoa_r+0x5e2>
 800afc0:	2400      	movs	r4, #0
 800afc2:	4627      	mov	r7, r4
 800afc4:	e7e0      	b.n	800af88 <_dtoa_r+0x878>
 800afc6:	46bb      	mov	fp, r7
 800afc8:	4604      	mov	r4, r0
 800afca:	4607      	mov	r7, r0
 800afcc:	e5ba      	b.n	800ab44 <_dtoa_r+0x434>
 800afce:	9b08      	ldr	r3, [sp, #32]
 800afd0:	46ca      	mov	sl, r9
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	f000 8100 	beq.w	800b1d8 <_dtoa_r+0xac8>
 800afd8:	f1b8 0f00 	cmp.w	r8, #0
 800afdc:	dd05      	ble.n	800afea <_dtoa_r+0x8da>
 800afde:	4639      	mov	r1, r7
 800afe0:	4642      	mov	r2, r8
 800afe2:	4630      	mov	r0, r6
 800afe4:	f000 ff20 	bl	800be28 <__lshift>
 800afe8:	4607      	mov	r7, r0
 800afea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afec:	2b00      	cmp	r3, #0
 800afee:	d05d      	beq.n	800b0ac <_dtoa_r+0x99c>
 800aff0:	6879      	ldr	r1, [r7, #4]
 800aff2:	4630      	mov	r0, r6
 800aff4:	f000 fcbc 	bl	800b970 <_Balloc>
 800aff8:	4680      	mov	r8, r0
 800affa:	b928      	cbnz	r0, 800b008 <_dtoa_r+0x8f8>
 800affc:	4b82      	ldr	r3, [pc, #520]	; (800b208 <_dtoa_r+0xaf8>)
 800affe:	4602      	mov	r2, r0
 800b000:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b004:	f7ff bb9a 	b.w	800a73c <_dtoa_r+0x2c>
 800b008:	693a      	ldr	r2, [r7, #16]
 800b00a:	3202      	adds	r2, #2
 800b00c:	0092      	lsls	r2, r2, #2
 800b00e:	f107 010c 	add.w	r1, r7, #12
 800b012:	300c      	adds	r0, #12
 800b014:	f000 fc9e 	bl	800b954 <memcpy>
 800b018:	2201      	movs	r2, #1
 800b01a:	4641      	mov	r1, r8
 800b01c:	4630      	mov	r0, r6
 800b01e:	f000 ff03 	bl	800be28 <__lshift>
 800b022:	9b00      	ldr	r3, [sp, #0]
 800b024:	3301      	adds	r3, #1
 800b026:	9305      	str	r3, [sp, #20]
 800b028:	9b00      	ldr	r3, [sp, #0]
 800b02a:	4453      	add	r3, sl
 800b02c:	9309      	str	r3, [sp, #36]	; 0x24
 800b02e:	9b02      	ldr	r3, [sp, #8]
 800b030:	f003 0301 	and.w	r3, r3, #1
 800b034:	46b9      	mov	r9, r7
 800b036:	9308      	str	r3, [sp, #32]
 800b038:	4607      	mov	r7, r0
 800b03a:	9b05      	ldr	r3, [sp, #20]
 800b03c:	4621      	mov	r1, r4
 800b03e:	3b01      	subs	r3, #1
 800b040:	4628      	mov	r0, r5
 800b042:	9302      	str	r3, [sp, #8]
 800b044:	f7ff fad8 	bl	800a5f8 <quorem>
 800b048:	4603      	mov	r3, r0
 800b04a:	3330      	adds	r3, #48	; 0x30
 800b04c:	9006      	str	r0, [sp, #24]
 800b04e:	4649      	mov	r1, r9
 800b050:	4628      	mov	r0, r5
 800b052:	930a      	str	r3, [sp, #40]	; 0x28
 800b054:	f000 ff54 	bl	800bf00 <__mcmp>
 800b058:	463a      	mov	r2, r7
 800b05a:	4682      	mov	sl, r0
 800b05c:	4621      	mov	r1, r4
 800b05e:	4630      	mov	r0, r6
 800b060:	f000 ff6a 	bl	800bf38 <__mdiff>
 800b064:	68c2      	ldr	r2, [r0, #12]
 800b066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b068:	4680      	mov	r8, r0
 800b06a:	bb0a      	cbnz	r2, 800b0b0 <_dtoa_r+0x9a0>
 800b06c:	4601      	mov	r1, r0
 800b06e:	4628      	mov	r0, r5
 800b070:	f000 ff46 	bl	800bf00 <__mcmp>
 800b074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b076:	4602      	mov	r2, r0
 800b078:	4641      	mov	r1, r8
 800b07a:	4630      	mov	r0, r6
 800b07c:	920e      	str	r2, [sp, #56]	; 0x38
 800b07e:	930a      	str	r3, [sp, #40]	; 0x28
 800b080:	f000 fcb6 	bl	800b9f0 <_Bfree>
 800b084:	9b07      	ldr	r3, [sp, #28]
 800b086:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b088:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b08c:	ea43 0102 	orr.w	r1, r3, r2
 800b090:	9b08      	ldr	r3, [sp, #32]
 800b092:	430b      	orrs	r3, r1
 800b094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b096:	d10d      	bne.n	800b0b4 <_dtoa_r+0x9a4>
 800b098:	2b39      	cmp	r3, #57	; 0x39
 800b09a:	d029      	beq.n	800b0f0 <_dtoa_r+0x9e0>
 800b09c:	f1ba 0f00 	cmp.w	sl, #0
 800b0a0:	dd01      	ble.n	800b0a6 <_dtoa_r+0x996>
 800b0a2:	9b06      	ldr	r3, [sp, #24]
 800b0a4:	3331      	adds	r3, #49	; 0x31
 800b0a6:	9a02      	ldr	r2, [sp, #8]
 800b0a8:	7013      	strb	r3, [r2, #0]
 800b0aa:	e774      	b.n	800af96 <_dtoa_r+0x886>
 800b0ac:	4638      	mov	r0, r7
 800b0ae:	e7b8      	b.n	800b022 <_dtoa_r+0x912>
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	e7e1      	b.n	800b078 <_dtoa_r+0x968>
 800b0b4:	f1ba 0f00 	cmp.w	sl, #0
 800b0b8:	db06      	blt.n	800b0c8 <_dtoa_r+0x9b8>
 800b0ba:	9907      	ldr	r1, [sp, #28]
 800b0bc:	ea41 0a0a 	orr.w	sl, r1, sl
 800b0c0:	9908      	ldr	r1, [sp, #32]
 800b0c2:	ea5a 0101 	orrs.w	r1, sl, r1
 800b0c6:	d120      	bne.n	800b10a <_dtoa_r+0x9fa>
 800b0c8:	2a00      	cmp	r2, #0
 800b0ca:	ddec      	ble.n	800b0a6 <_dtoa_r+0x996>
 800b0cc:	4629      	mov	r1, r5
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	4630      	mov	r0, r6
 800b0d2:	9305      	str	r3, [sp, #20]
 800b0d4:	f000 fea8 	bl	800be28 <__lshift>
 800b0d8:	4621      	mov	r1, r4
 800b0da:	4605      	mov	r5, r0
 800b0dc:	f000 ff10 	bl	800bf00 <__mcmp>
 800b0e0:	2800      	cmp	r0, #0
 800b0e2:	9b05      	ldr	r3, [sp, #20]
 800b0e4:	dc02      	bgt.n	800b0ec <_dtoa_r+0x9dc>
 800b0e6:	d1de      	bne.n	800b0a6 <_dtoa_r+0x996>
 800b0e8:	07da      	lsls	r2, r3, #31
 800b0ea:	d5dc      	bpl.n	800b0a6 <_dtoa_r+0x996>
 800b0ec:	2b39      	cmp	r3, #57	; 0x39
 800b0ee:	d1d8      	bne.n	800b0a2 <_dtoa_r+0x992>
 800b0f0:	9a02      	ldr	r2, [sp, #8]
 800b0f2:	2339      	movs	r3, #57	; 0x39
 800b0f4:	7013      	strb	r3, [r2, #0]
 800b0f6:	4643      	mov	r3, r8
 800b0f8:	4698      	mov	r8, r3
 800b0fa:	3b01      	subs	r3, #1
 800b0fc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800b100:	2a39      	cmp	r2, #57	; 0x39
 800b102:	d051      	beq.n	800b1a8 <_dtoa_r+0xa98>
 800b104:	3201      	adds	r2, #1
 800b106:	701a      	strb	r2, [r3, #0]
 800b108:	e745      	b.n	800af96 <_dtoa_r+0x886>
 800b10a:	2a00      	cmp	r2, #0
 800b10c:	dd03      	ble.n	800b116 <_dtoa_r+0xa06>
 800b10e:	2b39      	cmp	r3, #57	; 0x39
 800b110:	d0ee      	beq.n	800b0f0 <_dtoa_r+0x9e0>
 800b112:	3301      	adds	r3, #1
 800b114:	e7c7      	b.n	800b0a6 <_dtoa_r+0x996>
 800b116:	9a05      	ldr	r2, [sp, #20]
 800b118:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b11a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b11e:	428a      	cmp	r2, r1
 800b120:	d02b      	beq.n	800b17a <_dtoa_r+0xa6a>
 800b122:	4629      	mov	r1, r5
 800b124:	2300      	movs	r3, #0
 800b126:	220a      	movs	r2, #10
 800b128:	4630      	mov	r0, r6
 800b12a:	f000 fc83 	bl	800ba34 <__multadd>
 800b12e:	45b9      	cmp	r9, r7
 800b130:	4605      	mov	r5, r0
 800b132:	f04f 0300 	mov.w	r3, #0
 800b136:	f04f 020a 	mov.w	r2, #10
 800b13a:	4649      	mov	r1, r9
 800b13c:	4630      	mov	r0, r6
 800b13e:	d107      	bne.n	800b150 <_dtoa_r+0xa40>
 800b140:	f000 fc78 	bl	800ba34 <__multadd>
 800b144:	4681      	mov	r9, r0
 800b146:	4607      	mov	r7, r0
 800b148:	9b05      	ldr	r3, [sp, #20]
 800b14a:	3301      	adds	r3, #1
 800b14c:	9305      	str	r3, [sp, #20]
 800b14e:	e774      	b.n	800b03a <_dtoa_r+0x92a>
 800b150:	f000 fc70 	bl	800ba34 <__multadd>
 800b154:	4639      	mov	r1, r7
 800b156:	4681      	mov	r9, r0
 800b158:	2300      	movs	r3, #0
 800b15a:	220a      	movs	r2, #10
 800b15c:	4630      	mov	r0, r6
 800b15e:	f000 fc69 	bl	800ba34 <__multadd>
 800b162:	4607      	mov	r7, r0
 800b164:	e7f0      	b.n	800b148 <_dtoa_r+0xa38>
 800b166:	f1ba 0f00 	cmp.w	sl, #0
 800b16a:	9a00      	ldr	r2, [sp, #0]
 800b16c:	bfcc      	ite	gt
 800b16e:	46d0      	movgt	r8, sl
 800b170:	f04f 0801 	movle.w	r8, #1
 800b174:	4490      	add	r8, r2
 800b176:	f04f 0900 	mov.w	r9, #0
 800b17a:	4629      	mov	r1, r5
 800b17c:	2201      	movs	r2, #1
 800b17e:	4630      	mov	r0, r6
 800b180:	9302      	str	r3, [sp, #8]
 800b182:	f000 fe51 	bl	800be28 <__lshift>
 800b186:	4621      	mov	r1, r4
 800b188:	4605      	mov	r5, r0
 800b18a:	f000 feb9 	bl	800bf00 <__mcmp>
 800b18e:	2800      	cmp	r0, #0
 800b190:	dcb1      	bgt.n	800b0f6 <_dtoa_r+0x9e6>
 800b192:	d102      	bne.n	800b19a <_dtoa_r+0xa8a>
 800b194:	9b02      	ldr	r3, [sp, #8]
 800b196:	07db      	lsls	r3, r3, #31
 800b198:	d4ad      	bmi.n	800b0f6 <_dtoa_r+0x9e6>
 800b19a:	4643      	mov	r3, r8
 800b19c:	4698      	mov	r8, r3
 800b19e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1a2:	2a30      	cmp	r2, #48	; 0x30
 800b1a4:	d0fa      	beq.n	800b19c <_dtoa_r+0xa8c>
 800b1a6:	e6f6      	b.n	800af96 <_dtoa_r+0x886>
 800b1a8:	9a00      	ldr	r2, [sp, #0]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d1a4      	bne.n	800b0f8 <_dtoa_r+0x9e8>
 800b1ae:	f10b 0b01 	add.w	fp, fp, #1
 800b1b2:	2331      	movs	r3, #49	; 0x31
 800b1b4:	e778      	b.n	800b0a8 <_dtoa_r+0x998>
 800b1b6:	4b15      	ldr	r3, [pc, #84]	; (800b20c <_dtoa_r+0xafc>)
 800b1b8:	f7ff bb12 	b.w	800a7e0 <_dtoa_r+0xd0>
 800b1bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	f47f aaee 	bne.w	800a7a0 <_dtoa_r+0x90>
 800b1c4:	4b12      	ldr	r3, [pc, #72]	; (800b210 <_dtoa_r+0xb00>)
 800b1c6:	f7ff bb0b 	b.w	800a7e0 <_dtoa_r+0xd0>
 800b1ca:	f1ba 0f00 	cmp.w	sl, #0
 800b1ce:	dc03      	bgt.n	800b1d8 <_dtoa_r+0xac8>
 800b1d0:	9b07      	ldr	r3, [sp, #28]
 800b1d2:	2b02      	cmp	r3, #2
 800b1d4:	f73f aec7 	bgt.w	800af66 <_dtoa_r+0x856>
 800b1d8:	f8dd 8000 	ldr.w	r8, [sp]
 800b1dc:	4621      	mov	r1, r4
 800b1de:	4628      	mov	r0, r5
 800b1e0:	f7ff fa0a 	bl	800a5f8 <quorem>
 800b1e4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b1e8:	f808 3b01 	strb.w	r3, [r8], #1
 800b1ec:	9a00      	ldr	r2, [sp, #0]
 800b1ee:	eba8 0202 	sub.w	r2, r8, r2
 800b1f2:	4592      	cmp	sl, r2
 800b1f4:	ddb7      	ble.n	800b166 <_dtoa_r+0xa56>
 800b1f6:	4629      	mov	r1, r5
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	220a      	movs	r2, #10
 800b1fc:	4630      	mov	r0, r6
 800b1fe:	f000 fc19 	bl	800ba34 <__multadd>
 800b202:	4605      	mov	r5, r0
 800b204:	e7ea      	b.n	800b1dc <_dtoa_r+0xacc>
 800b206:	bf00      	nop
 800b208:	0800e894 	.word	0x0800e894
 800b20c:	0800ea99 	.word	0x0800ea99
 800b210:	0800e811 	.word	0x0800e811

0800b214 <rshift>:
 800b214:	6903      	ldr	r3, [r0, #16]
 800b216:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b21a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b21e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b222:	f100 0414 	add.w	r4, r0, #20
 800b226:	dd45      	ble.n	800b2b4 <rshift+0xa0>
 800b228:	f011 011f 	ands.w	r1, r1, #31
 800b22c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b230:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b234:	d10c      	bne.n	800b250 <rshift+0x3c>
 800b236:	f100 0710 	add.w	r7, r0, #16
 800b23a:	4629      	mov	r1, r5
 800b23c:	42b1      	cmp	r1, r6
 800b23e:	d334      	bcc.n	800b2aa <rshift+0x96>
 800b240:	1a9b      	subs	r3, r3, r2
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	1eea      	subs	r2, r5, #3
 800b246:	4296      	cmp	r6, r2
 800b248:	bf38      	it	cc
 800b24a:	2300      	movcc	r3, #0
 800b24c:	4423      	add	r3, r4
 800b24e:	e015      	b.n	800b27c <rshift+0x68>
 800b250:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b254:	f1c1 0820 	rsb	r8, r1, #32
 800b258:	40cf      	lsrs	r7, r1
 800b25a:	f105 0e04 	add.w	lr, r5, #4
 800b25e:	46a1      	mov	r9, r4
 800b260:	4576      	cmp	r6, lr
 800b262:	46f4      	mov	ip, lr
 800b264:	d815      	bhi.n	800b292 <rshift+0x7e>
 800b266:	1a9b      	subs	r3, r3, r2
 800b268:	009a      	lsls	r2, r3, #2
 800b26a:	3a04      	subs	r2, #4
 800b26c:	3501      	adds	r5, #1
 800b26e:	42ae      	cmp	r6, r5
 800b270:	bf38      	it	cc
 800b272:	2200      	movcc	r2, #0
 800b274:	18a3      	adds	r3, r4, r2
 800b276:	50a7      	str	r7, [r4, r2]
 800b278:	b107      	cbz	r7, 800b27c <rshift+0x68>
 800b27a:	3304      	adds	r3, #4
 800b27c:	1b1a      	subs	r2, r3, r4
 800b27e:	42a3      	cmp	r3, r4
 800b280:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b284:	bf08      	it	eq
 800b286:	2300      	moveq	r3, #0
 800b288:	6102      	str	r2, [r0, #16]
 800b28a:	bf08      	it	eq
 800b28c:	6143      	streq	r3, [r0, #20]
 800b28e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b292:	f8dc c000 	ldr.w	ip, [ip]
 800b296:	fa0c fc08 	lsl.w	ip, ip, r8
 800b29a:	ea4c 0707 	orr.w	r7, ip, r7
 800b29e:	f849 7b04 	str.w	r7, [r9], #4
 800b2a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b2a6:	40cf      	lsrs	r7, r1
 800b2a8:	e7da      	b.n	800b260 <rshift+0x4c>
 800b2aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800b2ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800b2b2:	e7c3      	b.n	800b23c <rshift+0x28>
 800b2b4:	4623      	mov	r3, r4
 800b2b6:	e7e1      	b.n	800b27c <rshift+0x68>

0800b2b8 <__hexdig_fun>:
 800b2b8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b2bc:	2b09      	cmp	r3, #9
 800b2be:	d802      	bhi.n	800b2c6 <__hexdig_fun+0xe>
 800b2c0:	3820      	subs	r0, #32
 800b2c2:	b2c0      	uxtb	r0, r0
 800b2c4:	4770      	bx	lr
 800b2c6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b2ca:	2b05      	cmp	r3, #5
 800b2cc:	d801      	bhi.n	800b2d2 <__hexdig_fun+0x1a>
 800b2ce:	3847      	subs	r0, #71	; 0x47
 800b2d0:	e7f7      	b.n	800b2c2 <__hexdig_fun+0xa>
 800b2d2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b2d6:	2b05      	cmp	r3, #5
 800b2d8:	d801      	bhi.n	800b2de <__hexdig_fun+0x26>
 800b2da:	3827      	subs	r0, #39	; 0x27
 800b2dc:	e7f1      	b.n	800b2c2 <__hexdig_fun+0xa>
 800b2de:	2000      	movs	r0, #0
 800b2e0:	4770      	bx	lr
	...

0800b2e4 <__gethex>:
 800b2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e8:	ed2d 8b02 	vpush	{d8}
 800b2ec:	b089      	sub	sp, #36	; 0x24
 800b2ee:	ee08 0a10 	vmov	s16, r0
 800b2f2:	9304      	str	r3, [sp, #16]
 800b2f4:	4bbc      	ldr	r3, [pc, #752]	; (800b5e8 <__gethex+0x304>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	9301      	str	r3, [sp, #4]
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	468b      	mov	fp, r1
 800b2fe:	4690      	mov	r8, r2
 800b300:	f7f4 ffa8 	bl	8000254 <strlen>
 800b304:	9b01      	ldr	r3, [sp, #4]
 800b306:	f8db 2000 	ldr.w	r2, [fp]
 800b30a:	4403      	add	r3, r0
 800b30c:	4682      	mov	sl, r0
 800b30e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b312:	9305      	str	r3, [sp, #20]
 800b314:	1c93      	adds	r3, r2, #2
 800b316:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b31a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b31e:	32fe      	adds	r2, #254	; 0xfe
 800b320:	18d1      	adds	r1, r2, r3
 800b322:	461f      	mov	r7, r3
 800b324:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b328:	9100      	str	r1, [sp, #0]
 800b32a:	2830      	cmp	r0, #48	; 0x30
 800b32c:	d0f8      	beq.n	800b320 <__gethex+0x3c>
 800b32e:	f7ff ffc3 	bl	800b2b8 <__hexdig_fun>
 800b332:	4604      	mov	r4, r0
 800b334:	2800      	cmp	r0, #0
 800b336:	d13a      	bne.n	800b3ae <__gethex+0xca>
 800b338:	9901      	ldr	r1, [sp, #4]
 800b33a:	4652      	mov	r2, sl
 800b33c:	4638      	mov	r0, r7
 800b33e:	f7fe fa98 	bl	8009872 <strncmp>
 800b342:	4605      	mov	r5, r0
 800b344:	2800      	cmp	r0, #0
 800b346:	d168      	bne.n	800b41a <__gethex+0x136>
 800b348:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b34c:	eb07 060a 	add.w	r6, r7, sl
 800b350:	f7ff ffb2 	bl	800b2b8 <__hexdig_fun>
 800b354:	2800      	cmp	r0, #0
 800b356:	d062      	beq.n	800b41e <__gethex+0x13a>
 800b358:	4633      	mov	r3, r6
 800b35a:	7818      	ldrb	r0, [r3, #0]
 800b35c:	2830      	cmp	r0, #48	; 0x30
 800b35e:	461f      	mov	r7, r3
 800b360:	f103 0301 	add.w	r3, r3, #1
 800b364:	d0f9      	beq.n	800b35a <__gethex+0x76>
 800b366:	f7ff ffa7 	bl	800b2b8 <__hexdig_fun>
 800b36a:	2301      	movs	r3, #1
 800b36c:	fab0 f480 	clz	r4, r0
 800b370:	0964      	lsrs	r4, r4, #5
 800b372:	4635      	mov	r5, r6
 800b374:	9300      	str	r3, [sp, #0]
 800b376:	463a      	mov	r2, r7
 800b378:	4616      	mov	r6, r2
 800b37a:	3201      	adds	r2, #1
 800b37c:	7830      	ldrb	r0, [r6, #0]
 800b37e:	f7ff ff9b 	bl	800b2b8 <__hexdig_fun>
 800b382:	2800      	cmp	r0, #0
 800b384:	d1f8      	bne.n	800b378 <__gethex+0x94>
 800b386:	9901      	ldr	r1, [sp, #4]
 800b388:	4652      	mov	r2, sl
 800b38a:	4630      	mov	r0, r6
 800b38c:	f7fe fa71 	bl	8009872 <strncmp>
 800b390:	b980      	cbnz	r0, 800b3b4 <__gethex+0xd0>
 800b392:	b94d      	cbnz	r5, 800b3a8 <__gethex+0xc4>
 800b394:	eb06 050a 	add.w	r5, r6, sl
 800b398:	462a      	mov	r2, r5
 800b39a:	4616      	mov	r6, r2
 800b39c:	3201      	adds	r2, #1
 800b39e:	7830      	ldrb	r0, [r6, #0]
 800b3a0:	f7ff ff8a 	bl	800b2b8 <__hexdig_fun>
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	d1f8      	bne.n	800b39a <__gethex+0xb6>
 800b3a8:	1bad      	subs	r5, r5, r6
 800b3aa:	00ad      	lsls	r5, r5, #2
 800b3ac:	e004      	b.n	800b3b8 <__gethex+0xd4>
 800b3ae:	2400      	movs	r4, #0
 800b3b0:	4625      	mov	r5, r4
 800b3b2:	e7e0      	b.n	800b376 <__gethex+0x92>
 800b3b4:	2d00      	cmp	r5, #0
 800b3b6:	d1f7      	bne.n	800b3a8 <__gethex+0xc4>
 800b3b8:	7833      	ldrb	r3, [r6, #0]
 800b3ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b3be:	2b50      	cmp	r3, #80	; 0x50
 800b3c0:	d13b      	bne.n	800b43a <__gethex+0x156>
 800b3c2:	7873      	ldrb	r3, [r6, #1]
 800b3c4:	2b2b      	cmp	r3, #43	; 0x2b
 800b3c6:	d02c      	beq.n	800b422 <__gethex+0x13e>
 800b3c8:	2b2d      	cmp	r3, #45	; 0x2d
 800b3ca:	d02e      	beq.n	800b42a <__gethex+0x146>
 800b3cc:	1c71      	adds	r1, r6, #1
 800b3ce:	f04f 0900 	mov.w	r9, #0
 800b3d2:	7808      	ldrb	r0, [r1, #0]
 800b3d4:	f7ff ff70 	bl	800b2b8 <__hexdig_fun>
 800b3d8:	1e43      	subs	r3, r0, #1
 800b3da:	b2db      	uxtb	r3, r3
 800b3dc:	2b18      	cmp	r3, #24
 800b3de:	d82c      	bhi.n	800b43a <__gethex+0x156>
 800b3e0:	f1a0 0210 	sub.w	r2, r0, #16
 800b3e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b3e8:	f7ff ff66 	bl	800b2b8 <__hexdig_fun>
 800b3ec:	1e43      	subs	r3, r0, #1
 800b3ee:	b2db      	uxtb	r3, r3
 800b3f0:	2b18      	cmp	r3, #24
 800b3f2:	d91d      	bls.n	800b430 <__gethex+0x14c>
 800b3f4:	f1b9 0f00 	cmp.w	r9, #0
 800b3f8:	d000      	beq.n	800b3fc <__gethex+0x118>
 800b3fa:	4252      	negs	r2, r2
 800b3fc:	4415      	add	r5, r2
 800b3fe:	f8cb 1000 	str.w	r1, [fp]
 800b402:	b1e4      	cbz	r4, 800b43e <__gethex+0x15a>
 800b404:	9b00      	ldr	r3, [sp, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	bf14      	ite	ne
 800b40a:	2700      	movne	r7, #0
 800b40c:	2706      	moveq	r7, #6
 800b40e:	4638      	mov	r0, r7
 800b410:	b009      	add	sp, #36	; 0x24
 800b412:	ecbd 8b02 	vpop	{d8}
 800b416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b41a:	463e      	mov	r6, r7
 800b41c:	4625      	mov	r5, r4
 800b41e:	2401      	movs	r4, #1
 800b420:	e7ca      	b.n	800b3b8 <__gethex+0xd4>
 800b422:	f04f 0900 	mov.w	r9, #0
 800b426:	1cb1      	adds	r1, r6, #2
 800b428:	e7d3      	b.n	800b3d2 <__gethex+0xee>
 800b42a:	f04f 0901 	mov.w	r9, #1
 800b42e:	e7fa      	b.n	800b426 <__gethex+0x142>
 800b430:	230a      	movs	r3, #10
 800b432:	fb03 0202 	mla	r2, r3, r2, r0
 800b436:	3a10      	subs	r2, #16
 800b438:	e7d4      	b.n	800b3e4 <__gethex+0x100>
 800b43a:	4631      	mov	r1, r6
 800b43c:	e7df      	b.n	800b3fe <__gethex+0x11a>
 800b43e:	1bf3      	subs	r3, r6, r7
 800b440:	3b01      	subs	r3, #1
 800b442:	4621      	mov	r1, r4
 800b444:	2b07      	cmp	r3, #7
 800b446:	dc0b      	bgt.n	800b460 <__gethex+0x17c>
 800b448:	ee18 0a10 	vmov	r0, s16
 800b44c:	f000 fa90 	bl	800b970 <_Balloc>
 800b450:	4604      	mov	r4, r0
 800b452:	b940      	cbnz	r0, 800b466 <__gethex+0x182>
 800b454:	4b65      	ldr	r3, [pc, #404]	; (800b5ec <__gethex+0x308>)
 800b456:	4602      	mov	r2, r0
 800b458:	21de      	movs	r1, #222	; 0xde
 800b45a:	4865      	ldr	r0, [pc, #404]	; (800b5f0 <__gethex+0x30c>)
 800b45c:	f001 fda4 	bl	800cfa8 <__assert_func>
 800b460:	3101      	adds	r1, #1
 800b462:	105b      	asrs	r3, r3, #1
 800b464:	e7ee      	b.n	800b444 <__gethex+0x160>
 800b466:	f100 0914 	add.w	r9, r0, #20
 800b46a:	f04f 0b00 	mov.w	fp, #0
 800b46e:	f1ca 0301 	rsb	r3, sl, #1
 800b472:	f8cd 9008 	str.w	r9, [sp, #8]
 800b476:	f8cd b000 	str.w	fp, [sp]
 800b47a:	9306      	str	r3, [sp, #24]
 800b47c:	42b7      	cmp	r7, r6
 800b47e:	d340      	bcc.n	800b502 <__gethex+0x21e>
 800b480:	9802      	ldr	r0, [sp, #8]
 800b482:	9b00      	ldr	r3, [sp, #0]
 800b484:	f840 3b04 	str.w	r3, [r0], #4
 800b488:	eba0 0009 	sub.w	r0, r0, r9
 800b48c:	1080      	asrs	r0, r0, #2
 800b48e:	0146      	lsls	r6, r0, #5
 800b490:	6120      	str	r0, [r4, #16]
 800b492:	4618      	mov	r0, r3
 800b494:	f000 fb62 	bl	800bb5c <__hi0bits>
 800b498:	1a30      	subs	r0, r6, r0
 800b49a:	f8d8 6000 	ldr.w	r6, [r8]
 800b49e:	42b0      	cmp	r0, r6
 800b4a0:	dd63      	ble.n	800b56a <__gethex+0x286>
 800b4a2:	1b87      	subs	r7, r0, r6
 800b4a4:	4639      	mov	r1, r7
 800b4a6:	4620      	mov	r0, r4
 800b4a8:	f000 fefd 	bl	800c2a6 <__any_on>
 800b4ac:	4682      	mov	sl, r0
 800b4ae:	b1a8      	cbz	r0, 800b4dc <__gethex+0x1f8>
 800b4b0:	1e7b      	subs	r3, r7, #1
 800b4b2:	1159      	asrs	r1, r3, #5
 800b4b4:	f003 021f 	and.w	r2, r3, #31
 800b4b8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b4bc:	f04f 0a01 	mov.w	sl, #1
 800b4c0:	fa0a f202 	lsl.w	r2, sl, r2
 800b4c4:	420a      	tst	r2, r1
 800b4c6:	d009      	beq.n	800b4dc <__gethex+0x1f8>
 800b4c8:	4553      	cmp	r3, sl
 800b4ca:	dd05      	ble.n	800b4d8 <__gethex+0x1f4>
 800b4cc:	1eb9      	subs	r1, r7, #2
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	f000 fee9 	bl	800c2a6 <__any_on>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d145      	bne.n	800b564 <__gethex+0x280>
 800b4d8:	f04f 0a02 	mov.w	sl, #2
 800b4dc:	4639      	mov	r1, r7
 800b4de:	4620      	mov	r0, r4
 800b4e0:	f7ff fe98 	bl	800b214 <rshift>
 800b4e4:	443d      	add	r5, r7
 800b4e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4ea:	42ab      	cmp	r3, r5
 800b4ec:	da4c      	bge.n	800b588 <__gethex+0x2a4>
 800b4ee:	ee18 0a10 	vmov	r0, s16
 800b4f2:	4621      	mov	r1, r4
 800b4f4:	f000 fa7c 	bl	800b9f0 <_Bfree>
 800b4f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	6013      	str	r3, [r2, #0]
 800b4fe:	27a3      	movs	r7, #163	; 0xa3
 800b500:	e785      	b.n	800b40e <__gethex+0x12a>
 800b502:	1e73      	subs	r3, r6, #1
 800b504:	9a05      	ldr	r2, [sp, #20]
 800b506:	9303      	str	r3, [sp, #12]
 800b508:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b50c:	4293      	cmp	r3, r2
 800b50e:	d019      	beq.n	800b544 <__gethex+0x260>
 800b510:	f1bb 0f20 	cmp.w	fp, #32
 800b514:	d107      	bne.n	800b526 <__gethex+0x242>
 800b516:	9b02      	ldr	r3, [sp, #8]
 800b518:	9a00      	ldr	r2, [sp, #0]
 800b51a:	f843 2b04 	str.w	r2, [r3], #4
 800b51e:	9302      	str	r3, [sp, #8]
 800b520:	2300      	movs	r3, #0
 800b522:	9300      	str	r3, [sp, #0]
 800b524:	469b      	mov	fp, r3
 800b526:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b52a:	f7ff fec5 	bl	800b2b8 <__hexdig_fun>
 800b52e:	9b00      	ldr	r3, [sp, #0]
 800b530:	f000 000f 	and.w	r0, r0, #15
 800b534:	fa00 f00b 	lsl.w	r0, r0, fp
 800b538:	4303      	orrs	r3, r0
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	f10b 0b04 	add.w	fp, fp, #4
 800b540:	9b03      	ldr	r3, [sp, #12]
 800b542:	e00d      	b.n	800b560 <__gethex+0x27c>
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	9a06      	ldr	r2, [sp, #24]
 800b548:	4413      	add	r3, r2
 800b54a:	42bb      	cmp	r3, r7
 800b54c:	d3e0      	bcc.n	800b510 <__gethex+0x22c>
 800b54e:	4618      	mov	r0, r3
 800b550:	9901      	ldr	r1, [sp, #4]
 800b552:	9307      	str	r3, [sp, #28]
 800b554:	4652      	mov	r2, sl
 800b556:	f7fe f98c 	bl	8009872 <strncmp>
 800b55a:	9b07      	ldr	r3, [sp, #28]
 800b55c:	2800      	cmp	r0, #0
 800b55e:	d1d7      	bne.n	800b510 <__gethex+0x22c>
 800b560:	461e      	mov	r6, r3
 800b562:	e78b      	b.n	800b47c <__gethex+0x198>
 800b564:	f04f 0a03 	mov.w	sl, #3
 800b568:	e7b8      	b.n	800b4dc <__gethex+0x1f8>
 800b56a:	da0a      	bge.n	800b582 <__gethex+0x29e>
 800b56c:	1a37      	subs	r7, r6, r0
 800b56e:	4621      	mov	r1, r4
 800b570:	ee18 0a10 	vmov	r0, s16
 800b574:	463a      	mov	r2, r7
 800b576:	f000 fc57 	bl	800be28 <__lshift>
 800b57a:	1bed      	subs	r5, r5, r7
 800b57c:	4604      	mov	r4, r0
 800b57e:	f100 0914 	add.w	r9, r0, #20
 800b582:	f04f 0a00 	mov.w	sl, #0
 800b586:	e7ae      	b.n	800b4e6 <__gethex+0x202>
 800b588:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b58c:	42a8      	cmp	r0, r5
 800b58e:	dd72      	ble.n	800b676 <__gethex+0x392>
 800b590:	1b45      	subs	r5, r0, r5
 800b592:	42ae      	cmp	r6, r5
 800b594:	dc36      	bgt.n	800b604 <__gethex+0x320>
 800b596:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b59a:	2b02      	cmp	r3, #2
 800b59c:	d02a      	beq.n	800b5f4 <__gethex+0x310>
 800b59e:	2b03      	cmp	r3, #3
 800b5a0:	d02c      	beq.n	800b5fc <__gethex+0x318>
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d115      	bne.n	800b5d2 <__gethex+0x2ee>
 800b5a6:	42ae      	cmp	r6, r5
 800b5a8:	d113      	bne.n	800b5d2 <__gethex+0x2ee>
 800b5aa:	2e01      	cmp	r6, #1
 800b5ac:	d10b      	bne.n	800b5c6 <__gethex+0x2e2>
 800b5ae:	9a04      	ldr	r2, [sp, #16]
 800b5b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b5b4:	6013      	str	r3, [r2, #0]
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	6123      	str	r3, [r4, #16]
 800b5ba:	f8c9 3000 	str.w	r3, [r9]
 800b5be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b5c0:	2762      	movs	r7, #98	; 0x62
 800b5c2:	601c      	str	r4, [r3, #0]
 800b5c4:	e723      	b.n	800b40e <__gethex+0x12a>
 800b5c6:	1e71      	subs	r1, r6, #1
 800b5c8:	4620      	mov	r0, r4
 800b5ca:	f000 fe6c 	bl	800c2a6 <__any_on>
 800b5ce:	2800      	cmp	r0, #0
 800b5d0:	d1ed      	bne.n	800b5ae <__gethex+0x2ca>
 800b5d2:	ee18 0a10 	vmov	r0, s16
 800b5d6:	4621      	mov	r1, r4
 800b5d8:	f000 fa0a 	bl	800b9f0 <_Bfree>
 800b5dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b5de:	2300      	movs	r3, #0
 800b5e0:	6013      	str	r3, [r2, #0]
 800b5e2:	2750      	movs	r7, #80	; 0x50
 800b5e4:	e713      	b.n	800b40e <__gethex+0x12a>
 800b5e6:	bf00      	nop
 800b5e8:	0800e910 	.word	0x0800e910
 800b5ec:	0800e894 	.word	0x0800e894
 800b5f0:	0800e8a5 	.word	0x0800e8a5
 800b5f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d1eb      	bne.n	800b5d2 <__gethex+0x2ee>
 800b5fa:	e7d8      	b.n	800b5ae <__gethex+0x2ca>
 800b5fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d1d5      	bne.n	800b5ae <__gethex+0x2ca>
 800b602:	e7e6      	b.n	800b5d2 <__gethex+0x2ee>
 800b604:	1e6f      	subs	r7, r5, #1
 800b606:	f1ba 0f00 	cmp.w	sl, #0
 800b60a:	d131      	bne.n	800b670 <__gethex+0x38c>
 800b60c:	b127      	cbz	r7, 800b618 <__gethex+0x334>
 800b60e:	4639      	mov	r1, r7
 800b610:	4620      	mov	r0, r4
 800b612:	f000 fe48 	bl	800c2a6 <__any_on>
 800b616:	4682      	mov	sl, r0
 800b618:	117b      	asrs	r3, r7, #5
 800b61a:	2101      	movs	r1, #1
 800b61c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b620:	f007 071f 	and.w	r7, r7, #31
 800b624:	fa01 f707 	lsl.w	r7, r1, r7
 800b628:	421f      	tst	r7, r3
 800b62a:	4629      	mov	r1, r5
 800b62c:	4620      	mov	r0, r4
 800b62e:	bf18      	it	ne
 800b630:	f04a 0a02 	orrne.w	sl, sl, #2
 800b634:	1b76      	subs	r6, r6, r5
 800b636:	f7ff fded 	bl	800b214 <rshift>
 800b63a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b63e:	2702      	movs	r7, #2
 800b640:	f1ba 0f00 	cmp.w	sl, #0
 800b644:	d048      	beq.n	800b6d8 <__gethex+0x3f4>
 800b646:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b64a:	2b02      	cmp	r3, #2
 800b64c:	d015      	beq.n	800b67a <__gethex+0x396>
 800b64e:	2b03      	cmp	r3, #3
 800b650:	d017      	beq.n	800b682 <__gethex+0x39e>
 800b652:	2b01      	cmp	r3, #1
 800b654:	d109      	bne.n	800b66a <__gethex+0x386>
 800b656:	f01a 0f02 	tst.w	sl, #2
 800b65a:	d006      	beq.n	800b66a <__gethex+0x386>
 800b65c:	f8d9 0000 	ldr.w	r0, [r9]
 800b660:	ea4a 0a00 	orr.w	sl, sl, r0
 800b664:	f01a 0f01 	tst.w	sl, #1
 800b668:	d10e      	bne.n	800b688 <__gethex+0x3a4>
 800b66a:	f047 0710 	orr.w	r7, r7, #16
 800b66e:	e033      	b.n	800b6d8 <__gethex+0x3f4>
 800b670:	f04f 0a01 	mov.w	sl, #1
 800b674:	e7d0      	b.n	800b618 <__gethex+0x334>
 800b676:	2701      	movs	r7, #1
 800b678:	e7e2      	b.n	800b640 <__gethex+0x35c>
 800b67a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b67c:	f1c3 0301 	rsb	r3, r3, #1
 800b680:	9315      	str	r3, [sp, #84]	; 0x54
 800b682:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b684:	2b00      	cmp	r3, #0
 800b686:	d0f0      	beq.n	800b66a <__gethex+0x386>
 800b688:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b68c:	f104 0314 	add.w	r3, r4, #20
 800b690:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b694:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b698:	f04f 0c00 	mov.w	ip, #0
 800b69c:	4618      	mov	r0, r3
 800b69e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6a2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b6a6:	d01c      	beq.n	800b6e2 <__gethex+0x3fe>
 800b6a8:	3201      	adds	r2, #1
 800b6aa:	6002      	str	r2, [r0, #0]
 800b6ac:	2f02      	cmp	r7, #2
 800b6ae:	f104 0314 	add.w	r3, r4, #20
 800b6b2:	d13f      	bne.n	800b734 <__gethex+0x450>
 800b6b4:	f8d8 2000 	ldr.w	r2, [r8]
 800b6b8:	3a01      	subs	r2, #1
 800b6ba:	42b2      	cmp	r2, r6
 800b6bc:	d10a      	bne.n	800b6d4 <__gethex+0x3f0>
 800b6be:	1171      	asrs	r1, r6, #5
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b6c6:	f006 061f 	and.w	r6, r6, #31
 800b6ca:	fa02 f606 	lsl.w	r6, r2, r6
 800b6ce:	421e      	tst	r6, r3
 800b6d0:	bf18      	it	ne
 800b6d2:	4617      	movne	r7, r2
 800b6d4:	f047 0720 	orr.w	r7, r7, #32
 800b6d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b6da:	601c      	str	r4, [r3, #0]
 800b6dc:	9b04      	ldr	r3, [sp, #16]
 800b6de:	601d      	str	r5, [r3, #0]
 800b6e0:	e695      	b.n	800b40e <__gethex+0x12a>
 800b6e2:	4299      	cmp	r1, r3
 800b6e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b6e8:	d8d8      	bhi.n	800b69c <__gethex+0x3b8>
 800b6ea:	68a3      	ldr	r3, [r4, #8]
 800b6ec:	459b      	cmp	fp, r3
 800b6ee:	db19      	blt.n	800b724 <__gethex+0x440>
 800b6f0:	6861      	ldr	r1, [r4, #4]
 800b6f2:	ee18 0a10 	vmov	r0, s16
 800b6f6:	3101      	adds	r1, #1
 800b6f8:	f000 f93a 	bl	800b970 <_Balloc>
 800b6fc:	4681      	mov	r9, r0
 800b6fe:	b918      	cbnz	r0, 800b708 <__gethex+0x424>
 800b700:	4b1a      	ldr	r3, [pc, #104]	; (800b76c <__gethex+0x488>)
 800b702:	4602      	mov	r2, r0
 800b704:	2184      	movs	r1, #132	; 0x84
 800b706:	e6a8      	b.n	800b45a <__gethex+0x176>
 800b708:	6922      	ldr	r2, [r4, #16]
 800b70a:	3202      	adds	r2, #2
 800b70c:	f104 010c 	add.w	r1, r4, #12
 800b710:	0092      	lsls	r2, r2, #2
 800b712:	300c      	adds	r0, #12
 800b714:	f000 f91e 	bl	800b954 <memcpy>
 800b718:	4621      	mov	r1, r4
 800b71a:	ee18 0a10 	vmov	r0, s16
 800b71e:	f000 f967 	bl	800b9f0 <_Bfree>
 800b722:	464c      	mov	r4, r9
 800b724:	6923      	ldr	r3, [r4, #16]
 800b726:	1c5a      	adds	r2, r3, #1
 800b728:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b72c:	6122      	str	r2, [r4, #16]
 800b72e:	2201      	movs	r2, #1
 800b730:	615a      	str	r2, [r3, #20]
 800b732:	e7bb      	b.n	800b6ac <__gethex+0x3c8>
 800b734:	6922      	ldr	r2, [r4, #16]
 800b736:	455a      	cmp	r2, fp
 800b738:	dd0b      	ble.n	800b752 <__gethex+0x46e>
 800b73a:	2101      	movs	r1, #1
 800b73c:	4620      	mov	r0, r4
 800b73e:	f7ff fd69 	bl	800b214 <rshift>
 800b742:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b746:	3501      	adds	r5, #1
 800b748:	42ab      	cmp	r3, r5
 800b74a:	f6ff aed0 	blt.w	800b4ee <__gethex+0x20a>
 800b74e:	2701      	movs	r7, #1
 800b750:	e7c0      	b.n	800b6d4 <__gethex+0x3f0>
 800b752:	f016 061f 	ands.w	r6, r6, #31
 800b756:	d0fa      	beq.n	800b74e <__gethex+0x46a>
 800b758:	449a      	add	sl, r3
 800b75a:	f1c6 0620 	rsb	r6, r6, #32
 800b75e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b762:	f000 f9fb 	bl	800bb5c <__hi0bits>
 800b766:	42b0      	cmp	r0, r6
 800b768:	dbe7      	blt.n	800b73a <__gethex+0x456>
 800b76a:	e7f0      	b.n	800b74e <__gethex+0x46a>
 800b76c:	0800e894 	.word	0x0800e894

0800b770 <L_shift>:
 800b770:	f1c2 0208 	rsb	r2, r2, #8
 800b774:	0092      	lsls	r2, r2, #2
 800b776:	b570      	push	{r4, r5, r6, lr}
 800b778:	f1c2 0620 	rsb	r6, r2, #32
 800b77c:	6843      	ldr	r3, [r0, #4]
 800b77e:	6804      	ldr	r4, [r0, #0]
 800b780:	fa03 f506 	lsl.w	r5, r3, r6
 800b784:	432c      	orrs	r4, r5
 800b786:	40d3      	lsrs	r3, r2
 800b788:	6004      	str	r4, [r0, #0]
 800b78a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b78e:	4288      	cmp	r0, r1
 800b790:	d3f4      	bcc.n	800b77c <L_shift+0xc>
 800b792:	bd70      	pop	{r4, r5, r6, pc}

0800b794 <__match>:
 800b794:	b530      	push	{r4, r5, lr}
 800b796:	6803      	ldr	r3, [r0, #0]
 800b798:	3301      	adds	r3, #1
 800b79a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b79e:	b914      	cbnz	r4, 800b7a6 <__match+0x12>
 800b7a0:	6003      	str	r3, [r0, #0]
 800b7a2:	2001      	movs	r0, #1
 800b7a4:	bd30      	pop	{r4, r5, pc}
 800b7a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b7ae:	2d19      	cmp	r5, #25
 800b7b0:	bf98      	it	ls
 800b7b2:	3220      	addls	r2, #32
 800b7b4:	42a2      	cmp	r2, r4
 800b7b6:	d0f0      	beq.n	800b79a <__match+0x6>
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	e7f3      	b.n	800b7a4 <__match+0x10>

0800b7bc <__hexnan>:
 800b7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c0:	680b      	ldr	r3, [r1, #0]
 800b7c2:	6801      	ldr	r1, [r0, #0]
 800b7c4:	115e      	asrs	r6, r3, #5
 800b7c6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b7ca:	f013 031f 	ands.w	r3, r3, #31
 800b7ce:	b087      	sub	sp, #28
 800b7d0:	bf18      	it	ne
 800b7d2:	3604      	addne	r6, #4
 800b7d4:	2500      	movs	r5, #0
 800b7d6:	1f37      	subs	r7, r6, #4
 800b7d8:	4682      	mov	sl, r0
 800b7da:	4690      	mov	r8, r2
 800b7dc:	9301      	str	r3, [sp, #4]
 800b7de:	f846 5c04 	str.w	r5, [r6, #-4]
 800b7e2:	46b9      	mov	r9, r7
 800b7e4:	463c      	mov	r4, r7
 800b7e6:	9502      	str	r5, [sp, #8]
 800b7e8:	46ab      	mov	fp, r5
 800b7ea:	784a      	ldrb	r2, [r1, #1]
 800b7ec:	1c4b      	adds	r3, r1, #1
 800b7ee:	9303      	str	r3, [sp, #12]
 800b7f0:	b342      	cbz	r2, 800b844 <__hexnan+0x88>
 800b7f2:	4610      	mov	r0, r2
 800b7f4:	9105      	str	r1, [sp, #20]
 800b7f6:	9204      	str	r2, [sp, #16]
 800b7f8:	f7ff fd5e 	bl	800b2b8 <__hexdig_fun>
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	d14f      	bne.n	800b8a0 <__hexnan+0xe4>
 800b800:	9a04      	ldr	r2, [sp, #16]
 800b802:	9905      	ldr	r1, [sp, #20]
 800b804:	2a20      	cmp	r2, #32
 800b806:	d818      	bhi.n	800b83a <__hexnan+0x7e>
 800b808:	9b02      	ldr	r3, [sp, #8]
 800b80a:	459b      	cmp	fp, r3
 800b80c:	dd13      	ble.n	800b836 <__hexnan+0x7a>
 800b80e:	454c      	cmp	r4, r9
 800b810:	d206      	bcs.n	800b820 <__hexnan+0x64>
 800b812:	2d07      	cmp	r5, #7
 800b814:	dc04      	bgt.n	800b820 <__hexnan+0x64>
 800b816:	462a      	mov	r2, r5
 800b818:	4649      	mov	r1, r9
 800b81a:	4620      	mov	r0, r4
 800b81c:	f7ff ffa8 	bl	800b770 <L_shift>
 800b820:	4544      	cmp	r4, r8
 800b822:	d950      	bls.n	800b8c6 <__hexnan+0x10a>
 800b824:	2300      	movs	r3, #0
 800b826:	f1a4 0904 	sub.w	r9, r4, #4
 800b82a:	f844 3c04 	str.w	r3, [r4, #-4]
 800b82e:	f8cd b008 	str.w	fp, [sp, #8]
 800b832:	464c      	mov	r4, r9
 800b834:	461d      	mov	r5, r3
 800b836:	9903      	ldr	r1, [sp, #12]
 800b838:	e7d7      	b.n	800b7ea <__hexnan+0x2e>
 800b83a:	2a29      	cmp	r2, #41	; 0x29
 800b83c:	d156      	bne.n	800b8ec <__hexnan+0x130>
 800b83e:	3102      	adds	r1, #2
 800b840:	f8ca 1000 	str.w	r1, [sl]
 800b844:	f1bb 0f00 	cmp.w	fp, #0
 800b848:	d050      	beq.n	800b8ec <__hexnan+0x130>
 800b84a:	454c      	cmp	r4, r9
 800b84c:	d206      	bcs.n	800b85c <__hexnan+0xa0>
 800b84e:	2d07      	cmp	r5, #7
 800b850:	dc04      	bgt.n	800b85c <__hexnan+0xa0>
 800b852:	462a      	mov	r2, r5
 800b854:	4649      	mov	r1, r9
 800b856:	4620      	mov	r0, r4
 800b858:	f7ff ff8a 	bl	800b770 <L_shift>
 800b85c:	4544      	cmp	r4, r8
 800b85e:	d934      	bls.n	800b8ca <__hexnan+0x10e>
 800b860:	f1a8 0204 	sub.w	r2, r8, #4
 800b864:	4623      	mov	r3, r4
 800b866:	f853 1b04 	ldr.w	r1, [r3], #4
 800b86a:	f842 1f04 	str.w	r1, [r2, #4]!
 800b86e:	429f      	cmp	r7, r3
 800b870:	d2f9      	bcs.n	800b866 <__hexnan+0xaa>
 800b872:	1b3b      	subs	r3, r7, r4
 800b874:	f023 0303 	bic.w	r3, r3, #3
 800b878:	3304      	adds	r3, #4
 800b87a:	3401      	adds	r4, #1
 800b87c:	3e03      	subs	r6, #3
 800b87e:	42b4      	cmp	r4, r6
 800b880:	bf88      	it	hi
 800b882:	2304      	movhi	r3, #4
 800b884:	4443      	add	r3, r8
 800b886:	2200      	movs	r2, #0
 800b888:	f843 2b04 	str.w	r2, [r3], #4
 800b88c:	429f      	cmp	r7, r3
 800b88e:	d2fb      	bcs.n	800b888 <__hexnan+0xcc>
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	b91b      	cbnz	r3, 800b89c <__hexnan+0xe0>
 800b894:	4547      	cmp	r7, r8
 800b896:	d127      	bne.n	800b8e8 <__hexnan+0x12c>
 800b898:	2301      	movs	r3, #1
 800b89a:	603b      	str	r3, [r7, #0]
 800b89c:	2005      	movs	r0, #5
 800b89e:	e026      	b.n	800b8ee <__hexnan+0x132>
 800b8a0:	3501      	adds	r5, #1
 800b8a2:	2d08      	cmp	r5, #8
 800b8a4:	f10b 0b01 	add.w	fp, fp, #1
 800b8a8:	dd06      	ble.n	800b8b8 <__hexnan+0xfc>
 800b8aa:	4544      	cmp	r4, r8
 800b8ac:	d9c3      	bls.n	800b836 <__hexnan+0x7a>
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8b4:	2501      	movs	r5, #1
 800b8b6:	3c04      	subs	r4, #4
 800b8b8:	6822      	ldr	r2, [r4, #0]
 800b8ba:	f000 000f 	and.w	r0, r0, #15
 800b8be:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b8c2:	6022      	str	r2, [r4, #0]
 800b8c4:	e7b7      	b.n	800b836 <__hexnan+0x7a>
 800b8c6:	2508      	movs	r5, #8
 800b8c8:	e7b5      	b.n	800b836 <__hexnan+0x7a>
 800b8ca:	9b01      	ldr	r3, [sp, #4]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d0df      	beq.n	800b890 <__hexnan+0xd4>
 800b8d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b8d4:	f1c3 0320 	rsb	r3, r3, #32
 800b8d8:	fa22 f303 	lsr.w	r3, r2, r3
 800b8dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b8e0:	401a      	ands	r2, r3
 800b8e2:	f846 2c04 	str.w	r2, [r6, #-4]
 800b8e6:	e7d3      	b.n	800b890 <__hexnan+0xd4>
 800b8e8:	3f04      	subs	r7, #4
 800b8ea:	e7d1      	b.n	800b890 <__hexnan+0xd4>
 800b8ec:	2004      	movs	r0, #4
 800b8ee:	b007      	add	sp, #28
 800b8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b8f4 <_localeconv_r>:
 800b8f4:	4800      	ldr	r0, [pc, #0]	; (800b8f8 <_localeconv_r+0x4>)
 800b8f6:	4770      	bx	lr
 800b8f8:	2000026c 	.word	0x2000026c

0800b8fc <_lseek_r>:
 800b8fc:	b538      	push	{r3, r4, r5, lr}
 800b8fe:	4d07      	ldr	r5, [pc, #28]	; (800b91c <_lseek_r+0x20>)
 800b900:	4604      	mov	r4, r0
 800b902:	4608      	mov	r0, r1
 800b904:	4611      	mov	r1, r2
 800b906:	2200      	movs	r2, #0
 800b908:	602a      	str	r2, [r5, #0]
 800b90a:	461a      	mov	r2, r3
 800b90c:	f7f7 fa7e 	bl	8002e0c <_lseek>
 800b910:	1c43      	adds	r3, r0, #1
 800b912:	d102      	bne.n	800b91a <_lseek_r+0x1e>
 800b914:	682b      	ldr	r3, [r5, #0]
 800b916:	b103      	cbz	r3, 800b91a <_lseek_r+0x1e>
 800b918:	6023      	str	r3, [r4, #0]
 800b91a:	bd38      	pop	{r3, r4, r5, pc}
 800b91c:	200187bc 	.word	0x200187bc

0800b920 <malloc>:
 800b920:	4b02      	ldr	r3, [pc, #8]	; (800b92c <malloc+0xc>)
 800b922:	4601      	mov	r1, r0
 800b924:	6818      	ldr	r0, [r3, #0]
 800b926:	f000 bd3f 	b.w	800c3a8 <_malloc_r>
 800b92a:	bf00      	nop
 800b92c:	20000114 	.word	0x20000114

0800b930 <__ascii_mbtowc>:
 800b930:	b082      	sub	sp, #8
 800b932:	b901      	cbnz	r1, 800b936 <__ascii_mbtowc+0x6>
 800b934:	a901      	add	r1, sp, #4
 800b936:	b142      	cbz	r2, 800b94a <__ascii_mbtowc+0x1a>
 800b938:	b14b      	cbz	r3, 800b94e <__ascii_mbtowc+0x1e>
 800b93a:	7813      	ldrb	r3, [r2, #0]
 800b93c:	600b      	str	r3, [r1, #0]
 800b93e:	7812      	ldrb	r2, [r2, #0]
 800b940:	1e10      	subs	r0, r2, #0
 800b942:	bf18      	it	ne
 800b944:	2001      	movne	r0, #1
 800b946:	b002      	add	sp, #8
 800b948:	4770      	bx	lr
 800b94a:	4610      	mov	r0, r2
 800b94c:	e7fb      	b.n	800b946 <__ascii_mbtowc+0x16>
 800b94e:	f06f 0001 	mvn.w	r0, #1
 800b952:	e7f8      	b.n	800b946 <__ascii_mbtowc+0x16>

0800b954 <memcpy>:
 800b954:	440a      	add	r2, r1
 800b956:	4291      	cmp	r1, r2
 800b958:	f100 33ff 	add.w	r3, r0, #4294967295
 800b95c:	d100      	bne.n	800b960 <memcpy+0xc>
 800b95e:	4770      	bx	lr
 800b960:	b510      	push	{r4, lr}
 800b962:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b966:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b96a:	4291      	cmp	r1, r2
 800b96c:	d1f9      	bne.n	800b962 <memcpy+0xe>
 800b96e:	bd10      	pop	{r4, pc}

0800b970 <_Balloc>:
 800b970:	b570      	push	{r4, r5, r6, lr}
 800b972:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b974:	4604      	mov	r4, r0
 800b976:	460d      	mov	r5, r1
 800b978:	b976      	cbnz	r6, 800b998 <_Balloc+0x28>
 800b97a:	2010      	movs	r0, #16
 800b97c:	f7ff ffd0 	bl	800b920 <malloc>
 800b980:	4602      	mov	r2, r0
 800b982:	6260      	str	r0, [r4, #36]	; 0x24
 800b984:	b920      	cbnz	r0, 800b990 <_Balloc+0x20>
 800b986:	4b18      	ldr	r3, [pc, #96]	; (800b9e8 <_Balloc+0x78>)
 800b988:	4818      	ldr	r0, [pc, #96]	; (800b9ec <_Balloc+0x7c>)
 800b98a:	2166      	movs	r1, #102	; 0x66
 800b98c:	f001 fb0c 	bl	800cfa8 <__assert_func>
 800b990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b994:	6006      	str	r6, [r0, #0]
 800b996:	60c6      	str	r6, [r0, #12]
 800b998:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b99a:	68f3      	ldr	r3, [r6, #12]
 800b99c:	b183      	cbz	r3, 800b9c0 <_Balloc+0x50>
 800b99e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9a0:	68db      	ldr	r3, [r3, #12]
 800b9a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b9a6:	b9b8      	cbnz	r0, 800b9d8 <_Balloc+0x68>
 800b9a8:	2101      	movs	r1, #1
 800b9aa:	fa01 f605 	lsl.w	r6, r1, r5
 800b9ae:	1d72      	adds	r2, r6, #5
 800b9b0:	0092      	lsls	r2, r2, #2
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f000 fc98 	bl	800c2e8 <_calloc_r>
 800b9b8:	b160      	cbz	r0, 800b9d4 <_Balloc+0x64>
 800b9ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9be:	e00e      	b.n	800b9de <_Balloc+0x6e>
 800b9c0:	2221      	movs	r2, #33	; 0x21
 800b9c2:	2104      	movs	r1, #4
 800b9c4:	4620      	mov	r0, r4
 800b9c6:	f000 fc8f 	bl	800c2e8 <_calloc_r>
 800b9ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9cc:	60f0      	str	r0, [r6, #12]
 800b9ce:	68db      	ldr	r3, [r3, #12]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d1e4      	bne.n	800b99e <_Balloc+0x2e>
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	bd70      	pop	{r4, r5, r6, pc}
 800b9d8:	6802      	ldr	r2, [r0, #0]
 800b9da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9de:	2300      	movs	r3, #0
 800b9e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9e4:	e7f7      	b.n	800b9d6 <_Balloc+0x66>
 800b9e6:	bf00      	nop
 800b9e8:	0800e81e 	.word	0x0800e81e
 800b9ec:	0800e924 	.word	0x0800e924

0800b9f0 <_Bfree>:
 800b9f0:	b570      	push	{r4, r5, r6, lr}
 800b9f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b9f4:	4605      	mov	r5, r0
 800b9f6:	460c      	mov	r4, r1
 800b9f8:	b976      	cbnz	r6, 800ba18 <_Bfree+0x28>
 800b9fa:	2010      	movs	r0, #16
 800b9fc:	f7ff ff90 	bl	800b920 <malloc>
 800ba00:	4602      	mov	r2, r0
 800ba02:	6268      	str	r0, [r5, #36]	; 0x24
 800ba04:	b920      	cbnz	r0, 800ba10 <_Bfree+0x20>
 800ba06:	4b09      	ldr	r3, [pc, #36]	; (800ba2c <_Bfree+0x3c>)
 800ba08:	4809      	ldr	r0, [pc, #36]	; (800ba30 <_Bfree+0x40>)
 800ba0a:	218a      	movs	r1, #138	; 0x8a
 800ba0c:	f001 facc 	bl	800cfa8 <__assert_func>
 800ba10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba14:	6006      	str	r6, [r0, #0]
 800ba16:	60c6      	str	r6, [r0, #12]
 800ba18:	b13c      	cbz	r4, 800ba2a <_Bfree+0x3a>
 800ba1a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ba1c:	6862      	ldr	r2, [r4, #4]
 800ba1e:	68db      	ldr	r3, [r3, #12]
 800ba20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba24:	6021      	str	r1, [r4, #0]
 800ba26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba2a:	bd70      	pop	{r4, r5, r6, pc}
 800ba2c:	0800e81e 	.word	0x0800e81e
 800ba30:	0800e924 	.word	0x0800e924

0800ba34 <__multadd>:
 800ba34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba38:	690e      	ldr	r6, [r1, #16]
 800ba3a:	4607      	mov	r7, r0
 800ba3c:	4698      	mov	r8, r3
 800ba3e:	460c      	mov	r4, r1
 800ba40:	f101 0014 	add.w	r0, r1, #20
 800ba44:	2300      	movs	r3, #0
 800ba46:	6805      	ldr	r5, [r0, #0]
 800ba48:	b2a9      	uxth	r1, r5
 800ba4a:	fb02 8101 	mla	r1, r2, r1, r8
 800ba4e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ba52:	0c2d      	lsrs	r5, r5, #16
 800ba54:	fb02 c505 	mla	r5, r2, r5, ip
 800ba58:	b289      	uxth	r1, r1
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ba60:	429e      	cmp	r6, r3
 800ba62:	f840 1b04 	str.w	r1, [r0], #4
 800ba66:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ba6a:	dcec      	bgt.n	800ba46 <__multadd+0x12>
 800ba6c:	f1b8 0f00 	cmp.w	r8, #0
 800ba70:	d022      	beq.n	800bab8 <__multadd+0x84>
 800ba72:	68a3      	ldr	r3, [r4, #8]
 800ba74:	42b3      	cmp	r3, r6
 800ba76:	dc19      	bgt.n	800baac <__multadd+0x78>
 800ba78:	6861      	ldr	r1, [r4, #4]
 800ba7a:	4638      	mov	r0, r7
 800ba7c:	3101      	adds	r1, #1
 800ba7e:	f7ff ff77 	bl	800b970 <_Balloc>
 800ba82:	4605      	mov	r5, r0
 800ba84:	b928      	cbnz	r0, 800ba92 <__multadd+0x5e>
 800ba86:	4602      	mov	r2, r0
 800ba88:	4b0d      	ldr	r3, [pc, #52]	; (800bac0 <__multadd+0x8c>)
 800ba8a:	480e      	ldr	r0, [pc, #56]	; (800bac4 <__multadd+0x90>)
 800ba8c:	21b5      	movs	r1, #181	; 0xb5
 800ba8e:	f001 fa8b 	bl	800cfa8 <__assert_func>
 800ba92:	6922      	ldr	r2, [r4, #16]
 800ba94:	3202      	adds	r2, #2
 800ba96:	f104 010c 	add.w	r1, r4, #12
 800ba9a:	0092      	lsls	r2, r2, #2
 800ba9c:	300c      	adds	r0, #12
 800ba9e:	f7ff ff59 	bl	800b954 <memcpy>
 800baa2:	4621      	mov	r1, r4
 800baa4:	4638      	mov	r0, r7
 800baa6:	f7ff ffa3 	bl	800b9f0 <_Bfree>
 800baaa:	462c      	mov	r4, r5
 800baac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800bab0:	3601      	adds	r6, #1
 800bab2:	f8c3 8014 	str.w	r8, [r3, #20]
 800bab6:	6126      	str	r6, [r4, #16]
 800bab8:	4620      	mov	r0, r4
 800baba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800babe:	bf00      	nop
 800bac0:	0800e894 	.word	0x0800e894
 800bac4:	0800e924 	.word	0x0800e924

0800bac8 <__s2b>:
 800bac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bacc:	460c      	mov	r4, r1
 800bace:	4615      	mov	r5, r2
 800bad0:	461f      	mov	r7, r3
 800bad2:	2209      	movs	r2, #9
 800bad4:	3308      	adds	r3, #8
 800bad6:	4606      	mov	r6, r0
 800bad8:	fb93 f3f2 	sdiv	r3, r3, r2
 800badc:	2100      	movs	r1, #0
 800bade:	2201      	movs	r2, #1
 800bae0:	429a      	cmp	r2, r3
 800bae2:	db09      	blt.n	800baf8 <__s2b+0x30>
 800bae4:	4630      	mov	r0, r6
 800bae6:	f7ff ff43 	bl	800b970 <_Balloc>
 800baea:	b940      	cbnz	r0, 800bafe <__s2b+0x36>
 800baec:	4602      	mov	r2, r0
 800baee:	4b19      	ldr	r3, [pc, #100]	; (800bb54 <__s2b+0x8c>)
 800baf0:	4819      	ldr	r0, [pc, #100]	; (800bb58 <__s2b+0x90>)
 800baf2:	21ce      	movs	r1, #206	; 0xce
 800baf4:	f001 fa58 	bl	800cfa8 <__assert_func>
 800baf8:	0052      	lsls	r2, r2, #1
 800bafa:	3101      	adds	r1, #1
 800bafc:	e7f0      	b.n	800bae0 <__s2b+0x18>
 800bafe:	9b08      	ldr	r3, [sp, #32]
 800bb00:	6143      	str	r3, [r0, #20]
 800bb02:	2d09      	cmp	r5, #9
 800bb04:	f04f 0301 	mov.w	r3, #1
 800bb08:	6103      	str	r3, [r0, #16]
 800bb0a:	dd16      	ble.n	800bb3a <__s2b+0x72>
 800bb0c:	f104 0909 	add.w	r9, r4, #9
 800bb10:	46c8      	mov	r8, r9
 800bb12:	442c      	add	r4, r5
 800bb14:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bb18:	4601      	mov	r1, r0
 800bb1a:	3b30      	subs	r3, #48	; 0x30
 800bb1c:	220a      	movs	r2, #10
 800bb1e:	4630      	mov	r0, r6
 800bb20:	f7ff ff88 	bl	800ba34 <__multadd>
 800bb24:	45a0      	cmp	r8, r4
 800bb26:	d1f5      	bne.n	800bb14 <__s2b+0x4c>
 800bb28:	f1a5 0408 	sub.w	r4, r5, #8
 800bb2c:	444c      	add	r4, r9
 800bb2e:	1b2d      	subs	r5, r5, r4
 800bb30:	1963      	adds	r3, r4, r5
 800bb32:	42bb      	cmp	r3, r7
 800bb34:	db04      	blt.n	800bb40 <__s2b+0x78>
 800bb36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb3a:	340a      	adds	r4, #10
 800bb3c:	2509      	movs	r5, #9
 800bb3e:	e7f6      	b.n	800bb2e <__s2b+0x66>
 800bb40:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb44:	4601      	mov	r1, r0
 800bb46:	3b30      	subs	r3, #48	; 0x30
 800bb48:	220a      	movs	r2, #10
 800bb4a:	4630      	mov	r0, r6
 800bb4c:	f7ff ff72 	bl	800ba34 <__multadd>
 800bb50:	e7ee      	b.n	800bb30 <__s2b+0x68>
 800bb52:	bf00      	nop
 800bb54:	0800e894 	.word	0x0800e894
 800bb58:	0800e924 	.word	0x0800e924

0800bb5c <__hi0bits>:
 800bb5c:	0c03      	lsrs	r3, r0, #16
 800bb5e:	041b      	lsls	r3, r3, #16
 800bb60:	b9d3      	cbnz	r3, 800bb98 <__hi0bits+0x3c>
 800bb62:	0400      	lsls	r0, r0, #16
 800bb64:	2310      	movs	r3, #16
 800bb66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bb6a:	bf04      	itt	eq
 800bb6c:	0200      	lsleq	r0, r0, #8
 800bb6e:	3308      	addeq	r3, #8
 800bb70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bb74:	bf04      	itt	eq
 800bb76:	0100      	lsleq	r0, r0, #4
 800bb78:	3304      	addeq	r3, #4
 800bb7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bb7e:	bf04      	itt	eq
 800bb80:	0080      	lsleq	r0, r0, #2
 800bb82:	3302      	addeq	r3, #2
 800bb84:	2800      	cmp	r0, #0
 800bb86:	db05      	blt.n	800bb94 <__hi0bits+0x38>
 800bb88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bb8c:	f103 0301 	add.w	r3, r3, #1
 800bb90:	bf08      	it	eq
 800bb92:	2320      	moveq	r3, #32
 800bb94:	4618      	mov	r0, r3
 800bb96:	4770      	bx	lr
 800bb98:	2300      	movs	r3, #0
 800bb9a:	e7e4      	b.n	800bb66 <__hi0bits+0xa>

0800bb9c <__lo0bits>:
 800bb9c:	6803      	ldr	r3, [r0, #0]
 800bb9e:	f013 0207 	ands.w	r2, r3, #7
 800bba2:	4601      	mov	r1, r0
 800bba4:	d00b      	beq.n	800bbbe <__lo0bits+0x22>
 800bba6:	07da      	lsls	r2, r3, #31
 800bba8:	d424      	bmi.n	800bbf4 <__lo0bits+0x58>
 800bbaa:	0798      	lsls	r0, r3, #30
 800bbac:	bf49      	itett	mi
 800bbae:	085b      	lsrmi	r3, r3, #1
 800bbb0:	089b      	lsrpl	r3, r3, #2
 800bbb2:	2001      	movmi	r0, #1
 800bbb4:	600b      	strmi	r3, [r1, #0]
 800bbb6:	bf5c      	itt	pl
 800bbb8:	600b      	strpl	r3, [r1, #0]
 800bbba:	2002      	movpl	r0, #2
 800bbbc:	4770      	bx	lr
 800bbbe:	b298      	uxth	r0, r3
 800bbc0:	b9b0      	cbnz	r0, 800bbf0 <__lo0bits+0x54>
 800bbc2:	0c1b      	lsrs	r3, r3, #16
 800bbc4:	2010      	movs	r0, #16
 800bbc6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bbca:	bf04      	itt	eq
 800bbcc:	0a1b      	lsreq	r3, r3, #8
 800bbce:	3008      	addeq	r0, #8
 800bbd0:	071a      	lsls	r2, r3, #28
 800bbd2:	bf04      	itt	eq
 800bbd4:	091b      	lsreq	r3, r3, #4
 800bbd6:	3004      	addeq	r0, #4
 800bbd8:	079a      	lsls	r2, r3, #30
 800bbda:	bf04      	itt	eq
 800bbdc:	089b      	lsreq	r3, r3, #2
 800bbde:	3002      	addeq	r0, #2
 800bbe0:	07da      	lsls	r2, r3, #31
 800bbe2:	d403      	bmi.n	800bbec <__lo0bits+0x50>
 800bbe4:	085b      	lsrs	r3, r3, #1
 800bbe6:	f100 0001 	add.w	r0, r0, #1
 800bbea:	d005      	beq.n	800bbf8 <__lo0bits+0x5c>
 800bbec:	600b      	str	r3, [r1, #0]
 800bbee:	4770      	bx	lr
 800bbf0:	4610      	mov	r0, r2
 800bbf2:	e7e8      	b.n	800bbc6 <__lo0bits+0x2a>
 800bbf4:	2000      	movs	r0, #0
 800bbf6:	4770      	bx	lr
 800bbf8:	2020      	movs	r0, #32
 800bbfa:	4770      	bx	lr

0800bbfc <__i2b>:
 800bbfc:	b510      	push	{r4, lr}
 800bbfe:	460c      	mov	r4, r1
 800bc00:	2101      	movs	r1, #1
 800bc02:	f7ff feb5 	bl	800b970 <_Balloc>
 800bc06:	4602      	mov	r2, r0
 800bc08:	b928      	cbnz	r0, 800bc16 <__i2b+0x1a>
 800bc0a:	4b05      	ldr	r3, [pc, #20]	; (800bc20 <__i2b+0x24>)
 800bc0c:	4805      	ldr	r0, [pc, #20]	; (800bc24 <__i2b+0x28>)
 800bc0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bc12:	f001 f9c9 	bl	800cfa8 <__assert_func>
 800bc16:	2301      	movs	r3, #1
 800bc18:	6144      	str	r4, [r0, #20]
 800bc1a:	6103      	str	r3, [r0, #16]
 800bc1c:	bd10      	pop	{r4, pc}
 800bc1e:	bf00      	nop
 800bc20:	0800e894 	.word	0x0800e894
 800bc24:	0800e924 	.word	0x0800e924

0800bc28 <__multiply>:
 800bc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc2c:	4614      	mov	r4, r2
 800bc2e:	690a      	ldr	r2, [r1, #16]
 800bc30:	6923      	ldr	r3, [r4, #16]
 800bc32:	429a      	cmp	r2, r3
 800bc34:	bfb8      	it	lt
 800bc36:	460b      	movlt	r3, r1
 800bc38:	460d      	mov	r5, r1
 800bc3a:	bfbc      	itt	lt
 800bc3c:	4625      	movlt	r5, r4
 800bc3e:	461c      	movlt	r4, r3
 800bc40:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bc44:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bc48:	68ab      	ldr	r3, [r5, #8]
 800bc4a:	6869      	ldr	r1, [r5, #4]
 800bc4c:	eb0a 0709 	add.w	r7, sl, r9
 800bc50:	42bb      	cmp	r3, r7
 800bc52:	b085      	sub	sp, #20
 800bc54:	bfb8      	it	lt
 800bc56:	3101      	addlt	r1, #1
 800bc58:	f7ff fe8a 	bl	800b970 <_Balloc>
 800bc5c:	b930      	cbnz	r0, 800bc6c <__multiply+0x44>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	4b42      	ldr	r3, [pc, #264]	; (800bd6c <__multiply+0x144>)
 800bc62:	4843      	ldr	r0, [pc, #268]	; (800bd70 <__multiply+0x148>)
 800bc64:	f240 115d 	movw	r1, #349	; 0x15d
 800bc68:	f001 f99e 	bl	800cfa8 <__assert_func>
 800bc6c:	f100 0614 	add.w	r6, r0, #20
 800bc70:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bc74:	4633      	mov	r3, r6
 800bc76:	2200      	movs	r2, #0
 800bc78:	4543      	cmp	r3, r8
 800bc7a:	d31e      	bcc.n	800bcba <__multiply+0x92>
 800bc7c:	f105 0c14 	add.w	ip, r5, #20
 800bc80:	f104 0314 	add.w	r3, r4, #20
 800bc84:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bc88:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bc8c:	9202      	str	r2, [sp, #8]
 800bc8e:	ebac 0205 	sub.w	r2, ip, r5
 800bc92:	3a15      	subs	r2, #21
 800bc94:	f022 0203 	bic.w	r2, r2, #3
 800bc98:	3204      	adds	r2, #4
 800bc9a:	f105 0115 	add.w	r1, r5, #21
 800bc9e:	458c      	cmp	ip, r1
 800bca0:	bf38      	it	cc
 800bca2:	2204      	movcc	r2, #4
 800bca4:	9201      	str	r2, [sp, #4]
 800bca6:	9a02      	ldr	r2, [sp, #8]
 800bca8:	9303      	str	r3, [sp, #12]
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d808      	bhi.n	800bcc0 <__multiply+0x98>
 800bcae:	2f00      	cmp	r7, #0
 800bcb0:	dc55      	bgt.n	800bd5e <__multiply+0x136>
 800bcb2:	6107      	str	r7, [r0, #16]
 800bcb4:	b005      	add	sp, #20
 800bcb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcba:	f843 2b04 	str.w	r2, [r3], #4
 800bcbe:	e7db      	b.n	800bc78 <__multiply+0x50>
 800bcc0:	f8b3 a000 	ldrh.w	sl, [r3]
 800bcc4:	f1ba 0f00 	cmp.w	sl, #0
 800bcc8:	d020      	beq.n	800bd0c <__multiply+0xe4>
 800bcca:	f105 0e14 	add.w	lr, r5, #20
 800bcce:	46b1      	mov	r9, r6
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bcd6:	f8d9 b000 	ldr.w	fp, [r9]
 800bcda:	b2a1      	uxth	r1, r4
 800bcdc:	fa1f fb8b 	uxth.w	fp, fp
 800bce0:	fb0a b101 	mla	r1, sl, r1, fp
 800bce4:	4411      	add	r1, r2
 800bce6:	f8d9 2000 	ldr.w	r2, [r9]
 800bcea:	0c24      	lsrs	r4, r4, #16
 800bcec:	0c12      	lsrs	r2, r2, #16
 800bcee:	fb0a 2404 	mla	r4, sl, r4, r2
 800bcf2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bcf6:	b289      	uxth	r1, r1
 800bcf8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bcfc:	45f4      	cmp	ip, lr
 800bcfe:	f849 1b04 	str.w	r1, [r9], #4
 800bd02:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bd06:	d8e4      	bhi.n	800bcd2 <__multiply+0xaa>
 800bd08:	9901      	ldr	r1, [sp, #4]
 800bd0a:	5072      	str	r2, [r6, r1]
 800bd0c:	9a03      	ldr	r2, [sp, #12]
 800bd0e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bd12:	3304      	adds	r3, #4
 800bd14:	f1b9 0f00 	cmp.w	r9, #0
 800bd18:	d01f      	beq.n	800bd5a <__multiply+0x132>
 800bd1a:	6834      	ldr	r4, [r6, #0]
 800bd1c:	f105 0114 	add.w	r1, r5, #20
 800bd20:	46b6      	mov	lr, r6
 800bd22:	f04f 0a00 	mov.w	sl, #0
 800bd26:	880a      	ldrh	r2, [r1, #0]
 800bd28:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bd2c:	fb09 b202 	mla	r2, r9, r2, fp
 800bd30:	4492      	add	sl, r2
 800bd32:	b2a4      	uxth	r4, r4
 800bd34:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bd38:	f84e 4b04 	str.w	r4, [lr], #4
 800bd3c:	f851 4b04 	ldr.w	r4, [r1], #4
 800bd40:	f8be 2000 	ldrh.w	r2, [lr]
 800bd44:	0c24      	lsrs	r4, r4, #16
 800bd46:	fb09 2404 	mla	r4, r9, r4, r2
 800bd4a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800bd4e:	458c      	cmp	ip, r1
 800bd50:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bd54:	d8e7      	bhi.n	800bd26 <__multiply+0xfe>
 800bd56:	9a01      	ldr	r2, [sp, #4]
 800bd58:	50b4      	str	r4, [r6, r2]
 800bd5a:	3604      	adds	r6, #4
 800bd5c:	e7a3      	b.n	800bca6 <__multiply+0x7e>
 800bd5e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d1a5      	bne.n	800bcb2 <__multiply+0x8a>
 800bd66:	3f01      	subs	r7, #1
 800bd68:	e7a1      	b.n	800bcae <__multiply+0x86>
 800bd6a:	bf00      	nop
 800bd6c:	0800e894 	.word	0x0800e894
 800bd70:	0800e924 	.word	0x0800e924

0800bd74 <__pow5mult>:
 800bd74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd78:	4615      	mov	r5, r2
 800bd7a:	f012 0203 	ands.w	r2, r2, #3
 800bd7e:	4606      	mov	r6, r0
 800bd80:	460f      	mov	r7, r1
 800bd82:	d007      	beq.n	800bd94 <__pow5mult+0x20>
 800bd84:	4c25      	ldr	r4, [pc, #148]	; (800be1c <__pow5mult+0xa8>)
 800bd86:	3a01      	subs	r2, #1
 800bd88:	2300      	movs	r3, #0
 800bd8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd8e:	f7ff fe51 	bl	800ba34 <__multadd>
 800bd92:	4607      	mov	r7, r0
 800bd94:	10ad      	asrs	r5, r5, #2
 800bd96:	d03d      	beq.n	800be14 <__pow5mult+0xa0>
 800bd98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bd9a:	b97c      	cbnz	r4, 800bdbc <__pow5mult+0x48>
 800bd9c:	2010      	movs	r0, #16
 800bd9e:	f7ff fdbf 	bl	800b920 <malloc>
 800bda2:	4602      	mov	r2, r0
 800bda4:	6270      	str	r0, [r6, #36]	; 0x24
 800bda6:	b928      	cbnz	r0, 800bdb4 <__pow5mult+0x40>
 800bda8:	4b1d      	ldr	r3, [pc, #116]	; (800be20 <__pow5mult+0xac>)
 800bdaa:	481e      	ldr	r0, [pc, #120]	; (800be24 <__pow5mult+0xb0>)
 800bdac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bdb0:	f001 f8fa 	bl	800cfa8 <__assert_func>
 800bdb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bdb8:	6004      	str	r4, [r0, #0]
 800bdba:	60c4      	str	r4, [r0, #12]
 800bdbc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bdc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bdc4:	b94c      	cbnz	r4, 800bdda <__pow5mult+0x66>
 800bdc6:	f240 2171 	movw	r1, #625	; 0x271
 800bdca:	4630      	mov	r0, r6
 800bdcc:	f7ff ff16 	bl	800bbfc <__i2b>
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	6003      	str	r3, [r0, #0]
 800bdda:	f04f 0900 	mov.w	r9, #0
 800bdde:	07eb      	lsls	r3, r5, #31
 800bde0:	d50a      	bpl.n	800bdf8 <__pow5mult+0x84>
 800bde2:	4639      	mov	r1, r7
 800bde4:	4622      	mov	r2, r4
 800bde6:	4630      	mov	r0, r6
 800bde8:	f7ff ff1e 	bl	800bc28 <__multiply>
 800bdec:	4639      	mov	r1, r7
 800bdee:	4680      	mov	r8, r0
 800bdf0:	4630      	mov	r0, r6
 800bdf2:	f7ff fdfd 	bl	800b9f0 <_Bfree>
 800bdf6:	4647      	mov	r7, r8
 800bdf8:	106d      	asrs	r5, r5, #1
 800bdfa:	d00b      	beq.n	800be14 <__pow5mult+0xa0>
 800bdfc:	6820      	ldr	r0, [r4, #0]
 800bdfe:	b938      	cbnz	r0, 800be10 <__pow5mult+0x9c>
 800be00:	4622      	mov	r2, r4
 800be02:	4621      	mov	r1, r4
 800be04:	4630      	mov	r0, r6
 800be06:	f7ff ff0f 	bl	800bc28 <__multiply>
 800be0a:	6020      	str	r0, [r4, #0]
 800be0c:	f8c0 9000 	str.w	r9, [r0]
 800be10:	4604      	mov	r4, r0
 800be12:	e7e4      	b.n	800bdde <__pow5mult+0x6a>
 800be14:	4638      	mov	r0, r7
 800be16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be1a:	bf00      	nop
 800be1c:	0800ea78 	.word	0x0800ea78
 800be20:	0800e81e 	.word	0x0800e81e
 800be24:	0800e924 	.word	0x0800e924

0800be28 <__lshift>:
 800be28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be2c:	460c      	mov	r4, r1
 800be2e:	6849      	ldr	r1, [r1, #4]
 800be30:	6923      	ldr	r3, [r4, #16]
 800be32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be36:	68a3      	ldr	r3, [r4, #8]
 800be38:	4607      	mov	r7, r0
 800be3a:	4691      	mov	r9, r2
 800be3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be40:	f108 0601 	add.w	r6, r8, #1
 800be44:	42b3      	cmp	r3, r6
 800be46:	db0b      	blt.n	800be60 <__lshift+0x38>
 800be48:	4638      	mov	r0, r7
 800be4a:	f7ff fd91 	bl	800b970 <_Balloc>
 800be4e:	4605      	mov	r5, r0
 800be50:	b948      	cbnz	r0, 800be66 <__lshift+0x3e>
 800be52:	4602      	mov	r2, r0
 800be54:	4b28      	ldr	r3, [pc, #160]	; (800bef8 <__lshift+0xd0>)
 800be56:	4829      	ldr	r0, [pc, #164]	; (800befc <__lshift+0xd4>)
 800be58:	f240 11d9 	movw	r1, #473	; 0x1d9
 800be5c:	f001 f8a4 	bl	800cfa8 <__assert_func>
 800be60:	3101      	adds	r1, #1
 800be62:	005b      	lsls	r3, r3, #1
 800be64:	e7ee      	b.n	800be44 <__lshift+0x1c>
 800be66:	2300      	movs	r3, #0
 800be68:	f100 0114 	add.w	r1, r0, #20
 800be6c:	f100 0210 	add.w	r2, r0, #16
 800be70:	4618      	mov	r0, r3
 800be72:	4553      	cmp	r3, sl
 800be74:	db33      	blt.n	800bede <__lshift+0xb6>
 800be76:	6920      	ldr	r0, [r4, #16]
 800be78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be7c:	f104 0314 	add.w	r3, r4, #20
 800be80:	f019 091f 	ands.w	r9, r9, #31
 800be84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be8c:	d02b      	beq.n	800bee6 <__lshift+0xbe>
 800be8e:	f1c9 0e20 	rsb	lr, r9, #32
 800be92:	468a      	mov	sl, r1
 800be94:	2200      	movs	r2, #0
 800be96:	6818      	ldr	r0, [r3, #0]
 800be98:	fa00 f009 	lsl.w	r0, r0, r9
 800be9c:	4302      	orrs	r2, r0
 800be9e:	f84a 2b04 	str.w	r2, [sl], #4
 800bea2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bea6:	459c      	cmp	ip, r3
 800bea8:	fa22 f20e 	lsr.w	r2, r2, lr
 800beac:	d8f3      	bhi.n	800be96 <__lshift+0x6e>
 800beae:	ebac 0304 	sub.w	r3, ip, r4
 800beb2:	3b15      	subs	r3, #21
 800beb4:	f023 0303 	bic.w	r3, r3, #3
 800beb8:	3304      	adds	r3, #4
 800beba:	f104 0015 	add.w	r0, r4, #21
 800bebe:	4584      	cmp	ip, r0
 800bec0:	bf38      	it	cc
 800bec2:	2304      	movcc	r3, #4
 800bec4:	50ca      	str	r2, [r1, r3]
 800bec6:	b10a      	cbz	r2, 800becc <__lshift+0xa4>
 800bec8:	f108 0602 	add.w	r6, r8, #2
 800becc:	3e01      	subs	r6, #1
 800bece:	4638      	mov	r0, r7
 800bed0:	612e      	str	r6, [r5, #16]
 800bed2:	4621      	mov	r1, r4
 800bed4:	f7ff fd8c 	bl	800b9f0 <_Bfree>
 800bed8:	4628      	mov	r0, r5
 800beda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bede:	f842 0f04 	str.w	r0, [r2, #4]!
 800bee2:	3301      	adds	r3, #1
 800bee4:	e7c5      	b.n	800be72 <__lshift+0x4a>
 800bee6:	3904      	subs	r1, #4
 800bee8:	f853 2b04 	ldr.w	r2, [r3], #4
 800beec:	f841 2f04 	str.w	r2, [r1, #4]!
 800bef0:	459c      	cmp	ip, r3
 800bef2:	d8f9      	bhi.n	800bee8 <__lshift+0xc0>
 800bef4:	e7ea      	b.n	800becc <__lshift+0xa4>
 800bef6:	bf00      	nop
 800bef8:	0800e894 	.word	0x0800e894
 800befc:	0800e924 	.word	0x0800e924

0800bf00 <__mcmp>:
 800bf00:	b530      	push	{r4, r5, lr}
 800bf02:	6902      	ldr	r2, [r0, #16]
 800bf04:	690c      	ldr	r4, [r1, #16]
 800bf06:	1b12      	subs	r2, r2, r4
 800bf08:	d10e      	bne.n	800bf28 <__mcmp+0x28>
 800bf0a:	f100 0314 	add.w	r3, r0, #20
 800bf0e:	3114      	adds	r1, #20
 800bf10:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bf14:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bf18:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bf1c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bf20:	42a5      	cmp	r5, r4
 800bf22:	d003      	beq.n	800bf2c <__mcmp+0x2c>
 800bf24:	d305      	bcc.n	800bf32 <__mcmp+0x32>
 800bf26:	2201      	movs	r2, #1
 800bf28:	4610      	mov	r0, r2
 800bf2a:	bd30      	pop	{r4, r5, pc}
 800bf2c:	4283      	cmp	r3, r0
 800bf2e:	d3f3      	bcc.n	800bf18 <__mcmp+0x18>
 800bf30:	e7fa      	b.n	800bf28 <__mcmp+0x28>
 800bf32:	f04f 32ff 	mov.w	r2, #4294967295
 800bf36:	e7f7      	b.n	800bf28 <__mcmp+0x28>

0800bf38 <__mdiff>:
 800bf38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf3c:	460c      	mov	r4, r1
 800bf3e:	4606      	mov	r6, r0
 800bf40:	4611      	mov	r1, r2
 800bf42:	4620      	mov	r0, r4
 800bf44:	4617      	mov	r7, r2
 800bf46:	f7ff ffdb 	bl	800bf00 <__mcmp>
 800bf4a:	1e05      	subs	r5, r0, #0
 800bf4c:	d110      	bne.n	800bf70 <__mdiff+0x38>
 800bf4e:	4629      	mov	r1, r5
 800bf50:	4630      	mov	r0, r6
 800bf52:	f7ff fd0d 	bl	800b970 <_Balloc>
 800bf56:	b930      	cbnz	r0, 800bf66 <__mdiff+0x2e>
 800bf58:	4b39      	ldr	r3, [pc, #228]	; (800c040 <__mdiff+0x108>)
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	f240 2132 	movw	r1, #562	; 0x232
 800bf60:	4838      	ldr	r0, [pc, #224]	; (800c044 <__mdiff+0x10c>)
 800bf62:	f001 f821 	bl	800cfa8 <__assert_func>
 800bf66:	2301      	movs	r3, #1
 800bf68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf70:	bfa4      	itt	ge
 800bf72:	463b      	movge	r3, r7
 800bf74:	4627      	movge	r7, r4
 800bf76:	4630      	mov	r0, r6
 800bf78:	6879      	ldr	r1, [r7, #4]
 800bf7a:	bfa6      	itte	ge
 800bf7c:	461c      	movge	r4, r3
 800bf7e:	2500      	movge	r5, #0
 800bf80:	2501      	movlt	r5, #1
 800bf82:	f7ff fcf5 	bl	800b970 <_Balloc>
 800bf86:	b920      	cbnz	r0, 800bf92 <__mdiff+0x5a>
 800bf88:	4b2d      	ldr	r3, [pc, #180]	; (800c040 <__mdiff+0x108>)
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bf90:	e7e6      	b.n	800bf60 <__mdiff+0x28>
 800bf92:	693e      	ldr	r6, [r7, #16]
 800bf94:	60c5      	str	r5, [r0, #12]
 800bf96:	6925      	ldr	r5, [r4, #16]
 800bf98:	f107 0114 	add.w	r1, r7, #20
 800bf9c:	f104 0914 	add.w	r9, r4, #20
 800bfa0:	f100 0e14 	add.w	lr, r0, #20
 800bfa4:	f107 0210 	add.w	r2, r7, #16
 800bfa8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800bfac:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800bfb0:	46f2      	mov	sl, lr
 800bfb2:	2700      	movs	r7, #0
 800bfb4:	f859 3b04 	ldr.w	r3, [r9], #4
 800bfb8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bfbc:	fa1f f883 	uxth.w	r8, r3
 800bfc0:	fa17 f78b 	uxtah	r7, r7, fp
 800bfc4:	0c1b      	lsrs	r3, r3, #16
 800bfc6:	eba7 0808 	sub.w	r8, r7, r8
 800bfca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bfce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bfd2:	fa1f f888 	uxth.w	r8, r8
 800bfd6:	141f      	asrs	r7, r3, #16
 800bfd8:	454d      	cmp	r5, r9
 800bfda:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bfde:	f84a 3b04 	str.w	r3, [sl], #4
 800bfe2:	d8e7      	bhi.n	800bfb4 <__mdiff+0x7c>
 800bfe4:	1b2b      	subs	r3, r5, r4
 800bfe6:	3b15      	subs	r3, #21
 800bfe8:	f023 0303 	bic.w	r3, r3, #3
 800bfec:	3304      	adds	r3, #4
 800bfee:	3415      	adds	r4, #21
 800bff0:	42a5      	cmp	r5, r4
 800bff2:	bf38      	it	cc
 800bff4:	2304      	movcc	r3, #4
 800bff6:	4419      	add	r1, r3
 800bff8:	4473      	add	r3, lr
 800bffa:	469e      	mov	lr, r3
 800bffc:	460d      	mov	r5, r1
 800bffe:	4565      	cmp	r5, ip
 800c000:	d30e      	bcc.n	800c020 <__mdiff+0xe8>
 800c002:	f10c 0203 	add.w	r2, ip, #3
 800c006:	1a52      	subs	r2, r2, r1
 800c008:	f022 0203 	bic.w	r2, r2, #3
 800c00c:	3903      	subs	r1, #3
 800c00e:	458c      	cmp	ip, r1
 800c010:	bf38      	it	cc
 800c012:	2200      	movcc	r2, #0
 800c014:	441a      	add	r2, r3
 800c016:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c01a:	b17b      	cbz	r3, 800c03c <__mdiff+0x104>
 800c01c:	6106      	str	r6, [r0, #16]
 800c01e:	e7a5      	b.n	800bf6c <__mdiff+0x34>
 800c020:	f855 8b04 	ldr.w	r8, [r5], #4
 800c024:	fa17 f488 	uxtah	r4, r7, r8
 800c028:	1422      	asrs	r2, r4, #16
 800c02a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c02e:	b2a4      	uxth	r4, r4
 800c030:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c034:	f84e 4b04 	str.w	r4, [lr], #4
 800c038:	1417      	asrs	r7, r2, #16
 800c03a:	e7e0      	b.n	800bffe <__mdiff+0xc6>
 800c03c:	3e01      	subs	r6, #1
 800c03e:	e7ea      	b.n	800c016 <__mdiff+0xde>
 800c040:	0800e894 	.word	0x0800e894
 800c044:	0800e924 	.word	0x0800e924

0800c048 <__ulp>:
 800c048:	b082      	sub	sp, #8
 800c04a:	ed8d 0b00 	vstr	d0, [sp]
 800c04e:	9b01      	ldr	r3, [sp, #4]
 800c050:	4912      	ldr	r1, [pc, #72]	; (800c09c <__ulp+0x54>)
 800c052:	4019      	ands	r1, r3
 800c054:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c058:	2900      	cmp	r1, #0
 800c05a:	dd05      	ble.n	800c068 <__ulp+0x20>
 800c05c:	2200      	movs	r2, #0
 800c05e:	460b      	mov	r3, r1
 800c060:	ec43 2b10 	vmov	d0, r2, r3
 800c064:	b002      	add	sp, #8
 800c066:	4770      	bx	lr
 800c068:	4249      	negs	r1, r1
 800c06a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c06e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c072:	f04f 0200 	mov.w	r2, #0
 800c076:	f04f 0300 	mov.w	r3, #0
 800c07a:	da04      	bge.n	800c086 <__ulp+0x3e>
 800c07c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c080:	fa41 f300 	asr.w	r3, r1, r0
 800c084:	e7ec      	b.n	800c060 <__ulp+0x18>
 800c086:	f1a0 0114 	sub.w	r1, r0, #20
 800c08a:	291e      	cmp	r1, #30
 800c08c:	bfda      	itte	le
 800c08e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c092:	fa20 f101 	lsrle.w	r1, r0, r1
 800c096:	2101      	movgt	r1, #1
 800c098:	460a      	mov	r2, r1
 800c09a:	e7e1      	b.n	800c060 <__ulp+0x18>
 800c09c:	7ff00000 	.word	0x7ff00000

0800c0a0 <__b2d>:
 800c0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0a2:	6905      	ldr	r5, [r0, #16]
 800c0a4:	f100 0714 	add.w	r7, r0, #20
 800c0a8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c0ac:	1f2e      	subs	r6, r5, #4
 800c0ae:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c0b2:	4620      	mov	r0, r4
 800c0b4:	f7ff fd52 	bl	800bb5c <__hi0bits>
 800c0b8:	f1c0 0320 	rsb	r3, r0, #32
 800c0bc:	280a      	cmp	r0, #10
 800c0be:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c13c <__b2d+0x9c>
 800c0c2:	600b      	str	r3, [r1, #0]
 800c0c4:	dc14      	bgt.n	800c0f0 <__b2d+0x50>
 800c0c6:	f1c0 0e0b 	rsb	lr, r0, #11
 800c0ca:	fa24 f10e 	lsr.w	r1, r4, lr
 800c0ce:	42b7      	cmp	r7, r6
 800c0d0:	ea41 030c 	orr.w	r3, r1, ip
 800c0d4:	bf34      	ite	cc
 800c0d6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c0da:	2100      	movcs	r1, #0
 800c0dc:	3015      	adds	r0, #21
 800c0de:	fa04 f000 	lsl.w	r0, r4, r0
 800c0e2:	fa21 f10e 	lsr.w	r1, r1, lr
 800c0e6:	ea40 0201 	orr.w	r2, r0, r1
 800c0ea:	ec43 2b10 	vmov	d0, r2, r3
 800c0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0f0:	42b7      	cmp	r7, r6
 800c0f2:	bf3a      	itte	cc
 800c0f4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c0f8:	f1a5 0608 	subcc.w	r6, r5, #8
 800c0fc:	2100      	movcs	r1, #0
 800c0fe:	380b      	subs	r0, #11
 800c100:	d017      	beq.n	800c132 <__b2d+0x92>
 800c102:	f1c0 0c20 	rsb	ip, r0, #32
 800c106:	fa04 f500 	lsl.w	r5, r4, r0
 800c10a:	42be      	cmp	r6, r7
 800c10c:	fa21 f40c 	lsr.w	r4, r1, ip
 800c110:	ea45 0504 	orr.w	r5, r5, r4
 800c114:	bf8c      	ite	hi
 800c116:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c11a:	2400      	movls	r4, #0
 800c11c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c120:	fa01 f000 	lsl.w	r0, r1, r0
 800c124:	fa24 f40c 	lsr.w	r4, r4, ip
 800c128:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c12c:	ea40 0204 	orr.w	r2, r0, r4
 800c130:	e7db      	b.n	800c0ea <__b2d+0x4a>
 800c132:	ea44 030c 	orr.w	r3, r4, ip
 800c136:	460a      	mov	r2, r1
 800c138:	e7d7      	b.n	800c0ea <__b2d+0x4a>
 800c13a:	bf00      	nop
 800c13c:	3ff00000 	.word	0x3ff00000

0800c140 <__d2b>:
 800c140:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c144:	4689      	mov	r9, r1
 800c146:	2101      	movs	r1, #1
 800c148:	ec57 6b10 	vmov	r6, r7, d0
 800c14c:	4690      	mov	r8, r2
 800c14e:	f7ff fc0f 	bl	800b970 <_Balloc>
 800c152:	4604      	mov	r4, r0
 800c154:	b930      	cbnz	r0, 800c164 <__d2b+0x24>
 800c156:	4602      	mov	r2, r0
 800c158:	4b25      	ldr	r3, [pc, #148]	; (800c1f0 <__d2b+0xb0>)
 800c15a:	4826      	ldr	r0, [pc, #152]	; (800c1f4 <__d2b+0xb4>)
 800c15c:	f240 310a 	movw	r1, #778	; 0x30a
 800c160:	f000 ff22 	bl	800cfa8 <__assert_func>
 800c164:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c168:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c16c:	bb35      	cbnz	r5, 800c1bc <__d2b+0x7c>
 800c16e:	2e00      	cmp	r6, #0
 800c170:	9301      	str	r3, [sp, #4]
 800c172:	d028      	beq.n	800c1c6 <__d2b+0x86>
 800c174:	4668      	mov	r0, sp
 800c176:	9600      	str	r6, [sp, #0]
 800c178:	f7ff fd10 	bl	800bb9c <__lo0bits>
 800c17c:	9900      	ldr	r1, [sp, #0]
 800c17e:	b300      	cbz	r0, 800c1c2 <__d2b+0x82>
 800c180:	9a01      	ldr	r2, [sp, #4]
 800c182:	f1c0 0320 	rsb	r3, r0, #32
 800c186:	fa02 f303 	lsl.w	r3, r2, r3
 800c18a:	430b      	orrs	r3, r1
 800c18c:	40c2      	lsrs	r2, r0
 800c18e:	6163      	str	r3, [r4, #20]
 800c190:	9201      	str	r2, [sp, #4]
 800c192:	9b01      	ldr	r3, [sp, #4]
 800c194:	61a3      	str	r3, [r4, #24]
 800c196:	2b00      	cmp	r3, #0
 800c198:	bf14      	ite	ne
 800c19a:	2202      	movne	r2, #2
 800c19c:	2201      	moveq	r2, #1
 800c19e:	6122      	str	r2, [r4, #16]
 800c1a0:	b1d5      	cbz	r5, 800c1d8 <__d2b+0x98>
 800c1a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c1a6:	4405      	add	r5, r0
 800c1a8:	f8c9 5000 	str.w	r5, [r9]
 800c1ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c1b0:	f8c8 0000 	str.w	r0, [r8]
 800c1b4:	4620      	mov	r0, r4
 800c1b6:	b003      	add	sp, #12
 800c1b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c1c0:	e7d5      	b.n	800c16e <__d2b+0x2e>
 800c1c2:	6161      	str	r1, [r4, #20]
 800c1c4:	e7e5      	b.n	800c192 <__d2b+0x52>
 800c1c6:	a801      	add	r0, sp, #4
 800c1c8:	f7ff fce8 	bl	800bb9c <__lo0bits>
 800c1cc:	9b01      	ldr	r3, [sp, #4]
 800c1ce:	6163      	str	r3, [r4, #20]
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	6122      	str	r2, [r4, #16]
 800c1d4:	3020      	adds	r0, #32
 800c1d6:	e7e3      	b.n	800c1a0 <__d2b+0x60>
 800c1d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c1dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c1e0:	f8c9 0000 	str.w	r0, [r9]
 800c1e4:	6918      	ldr	r0, [r3, #16]
 800c1e6:	f7ff fcb9 	bl	800bb5c <__hi0bits>
 800c1ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c1ee:	e7df      	b.n	800c1b0 <__d2b+0x70>
 800c1f0:	0800e894 	.word	0x0800e894
 800c1f4:	0800e924 	.word	0x0800e924

0800c1f8 <__ratio>:
 800c1f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fc:	468a      	mov	sl, r1
 800c1fe:	4669      	mov	r1, sp
 800c200:	4683      	mov	fp, r0
 800c202:	f7ff ff4d 	bl	800c0a0 <__b2d>
 800c206:	a901      	add	r1, sp, #4
 800c208:	4650      	mov	r0, sl
 800c20a:	ec59 8b10 	vmov	r8, r9, d0
 800c20e:	ee10 6a10 	vmov	r6, s0
 800c212:	f7ff ff45 	bl	800c0a0 <__b2d>
 800c216:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c21a:	f8da 2010 	ldr.w	r2, [sl, #16]
 800c21e:	eba3 0c02 	sub.w	ip, r3, r2
 800c222:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c226:	1a9b      	subs	r3, r3, r2
 800c228:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c22c:	ec55 4b10 	vmov	r4, r5, d0
 800c230:	2b00      	cmp	r3, #0
 800c232:	ee10 0a10 	vmov	r0, s0
 800c236:	bfce      	itee	gt
 800c238:	464a      	movgt	r2, r9
 800c23a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c23e:	462a      	movle	r2, r5
 800c240:	464f      	mov	r7, r9
 800c242:	4629      	mov	r1, r5
 800c244:	bfcc      	ite	gt
 800c246:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c24a:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800c24e:	ec47 6b17 	vmov	d7, r6, r7
 800c252:	ec41 0b16 	vmov	d6, r0, r1
 800c256:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800c25a:	b003      	add	sp, #12
 800c25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c260 <__copybits>:
 800c260:	3901      	subs	r1, #1
 800c262:	b570      	push	{r4, r5, r6, lr}
 800c264:	1149      	asrs	r1, r1, #5
 800c266:	6914      	ldr	r4, [r2, #16]
 800c268:	3101      	adds	r1, #1
 800c26a:	f102 0314 	add.w	r3, r2, #20
 800c26e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c272:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c276:	1f05      	subs	r5, r0, #4
 800c278:	42a3      	cmp	r3, r4
 800c27a:	d30c      	bcc.n	800c296 <__copybits+0x36>
 800c27c:	1aa3      	subs	r3, r4, r2
 800c27e:	3b11      	subs	r3, #17
 800c280:	f023 0303 	bic.w	r3, r3, #3
 800c284:	3211      	adds	r2, #17
 800c286:	42a2      	cmp	r2, r4
 800c288:	bf88      	it	hi
 800c28a:	2300      	movhi	r3, #0
 800c28c:	4418      	add	r0, r3
 800c28e:	2300      	movs	r3, #0
 800c290:	4288      	cmp	r0, r1
 800c292:	d305      	bcc.n	800c2a0 <__copybits+0x40>
 800c294:	bd70      	pop	{r4, r5, r6, pc}
 800c296:	f853 6b04 	ldr.w	r6, [r3], #4
 800c29a:	f845 6f04 	str.w	r6, [r5, #4]!
 800c29e:	e7eb      	b.n	800c278 <__copybits+0x18>
 800c2a0:	f840 3b04 	str.w	r3, [r0], #4
 800c2a4:	e7f4      	b.n	800c290 <__copybits+0x30>

0800c2a6 <__any_on>:
 800c2a6:	f100 0214 	add.w	r2, r0, #20
 800c2aa:	6900      	ldr	r0, [r0, #16]
 800c2ac:	114b      	asrs	r3, r1, #5
 800c2ae:	4298      	cmp	r0, r3
 800c2b0:	b510      	push	{r4, lr}
 800c2b2:	db11      	blt.n	800c2d8 <__any_on+0x32>
 800c2b4:	dd0a      	ble.n	800c2cc <__any_on+0x26>
 800c2b6:	f011 011f 	ands.w	r1, r1, #31
 800c2ba:	d007      	beq.n	800c2cc <__any_on+0x26>
 800c2bc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c2c0:	fa24 f001 	lsr.w	r0, r4, r1
 800c2c4:	fa00 f101 	lsl.w	r1, r0, r1
 800c2c8:	428c      	cmp	r4, r1
 800c2ca:	d10b      	bne.n	800c2e4 <__any_on+0x3e>
 800c2cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d803      	bhi.n	800c2dc <__any_on+0x36>
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	bd10      	pop	{r4, pc}
 800c2d8:	4603      	mov	r3, r0
 800c2da:	e7f7      	b.n	800c2cc <__any_on+0x26>
 800c2dc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2e0:	2900      	cmp	r1, #0
 800c2e2:	d0f5      	beq.n	800c2d0 <__any_on+0x2a>
 800c2e4:	2001      	movs	r0, #1
 800c2e6:	e7f6      	b.n	800c2d6 <__any_on+0x30>

0800c2e8 <_calloc_r>:
 800c2e8:	b513      	push	{r0, r1, r4, lr}
 800c2ea:	434a      	muls	r2, r1
 800c2ec:	4611      	mov	r1, r2
 800c2ee:	9201      	str	r2, [sp, #4]
 800c2f0:	f000 f85a 	bl	800c3a8 <_malloc_r>
 800c2f4:	4604      	mov	r4, r0
 800c2f6:	b118      	cbz	r0, 800c300 <_calloc_r+0x18>
 800c2f8:	9a01      	ldr	r2, [sp, #4]
 800c2fa:	2100      	movs	r1, #0
 800c2fc:	f7fc fbca 	bl	8008a94 <memset>
 800c300:	4620      	mov	r0, r4
 800c302:	b002      	add	sp, #8
 800c304:	bd10      	pop	{r4, pc}
	...

0800c308 <_free_r>:
 800c308:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c30a:	2900      	cmp	r1, #0
 800c30c:	d048      	beq.n	800c3a0 <_free_r+0x98>
 800c30e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c312:	9001      	str	r0, [sp, #4]
 800c314:	2b00      	cmp	r3, #0
 800c316:	f1a1 0404 	sub.w	r4, r1, #4
 800c31a:	bfb8      	it	lt
 800c31c:	18e4      	addlt	r4, r4, r3
 800c31e:	f001 f847 	bl	800d3b0 <__malloc_lock>
 800c322:	4a20      	ldr	r2, [pc, #128]	; (800c3a4 <_free_r+0x9c>)
 800c324:	9801      	ldr	r0, [sp, #4]
 800c326:	6813      	ldr	r3, [r2, #0]
 800c328:	4615      	mov	r5, r2
 800c32a:	b933      	cbnz	r3, 800c33a <_free_r+0x32>
 800c32c:	6063      	str	r3, [r4, #4]
 800c32e:	6014      	str	r4, [r2, #0]
 800c330:	b003      	add	sp, #12
 800c332:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c336:	f001 b841 	b.w	800d3bc <__malloc_unlock>
 800c33a:	42a3      	cmp	r3, r4
 800c33c:	d90b      	bls.n	800c356 <_free_r+0x4e>
 800c33e:	6821      	ldr	r1, [r4, #0]
 800c340:	1862      	adds	r2, r4, r1
 800c342:	4293      	cmp	r3, r2
 800c344:	bf04      	itt	eq
 800c346:	681a      	ldreq	r2, [r3, #0]
 800c348:	685b      	ldreq	r3, [r3, #4]
 800c34a:	6063      	str	r3, [r4, #4]
 800c34c:	bf04      	itt	eq
 800c34e:	1852      	addeq	r2, r2, r1
 800c350:	6022      	streq	r2, [r4, #0]
 800c352:	602c      	str	r4, [r5, #0]
 800c354:	e7ec      	b.n	800c330 <_free_r+0x28>
 800c356:	461a      	mov	r2, r3
 800c358:	685b      	ldr	r3, [r3, #4]
 800c35a:	b10b      	cbz	r3, 800c360 <_free_r+0x58>
 800c35c:	42a3      	cmp	r3, r4
 800c35e:	d9fa      	bls.n	800c356 <_free_r+0x4e>
 800c360:	6811      	ldr	r1, [r2, #0]
 800c362:	1855      	adds	r5, r2, r1
 800c364:	42a5      	cmp	r5, r4
 800c366:	d10b      	bne.n	800c380 <_free_r+0x78>
 800c368:	6824      	ldr	r4, [r4, #0]
 800c36a:	4421      	add	r1, r4
 800c36c:	1854      	adds	r4, r2, r1
 800c36e:	42a3      	cmp	r3, r4
 800c370:	6011      	str	r1, [r2, #0]
 800c372:	d1dd      	bne.n	800c330 <_free_r+0x28>
 800c374:	681c      	ldr	r4, [r3, #0]
 800c376:	685b      	ldr	r3, [r3, #4]
 800c378:	6053      	str	r3, [r2, #4]
 800c37a:	4421      	add	r1, r4
 800c37c:	6011      	str	r1, [r2, #0]
 800c37e:	e7d7      	b.n	800c330 <_free_r+0x28>
 800c380:	d902      	bls.n	800c388 <_free_r+0x80>
 800c382:	230c      	movs	r3, #12
 800c384:	6003      	str	r3, [r0, #0]
 800c386:	e7d3      	b.n	800c330 <_free_r+0x28>
 800c388:	6825      	ldr	r5, [r4, #0]
 800c38a:	1961      	adds	r1, r4, r5
 800c38c:	428b      	cmp	r3, r1
 800c38e:	bf04      	itt	eq
 800c390:	6819      	ldreq	r1, [r3, #0]
 800c392:	685b      	ldreq	r3, [r3, #4]
 800c394:	6063      	str	r3, [r4, #4]
 800c396:	bf04      	itt	eq
 800c398:	1949      	addeq	r1, r1, r5
 800c39a:	6021      	streq	r1, [r4, #0]
 800c39c:	6054      	str	r4, [r2, #4]
 800c39e:	e7c7      	b.n	800c330 <_free_r+0x28>
 800c3a0:	b003      	add	sp, #12
 800c3a2:	bd30      	pop	{r4, r5, pc}
 800c3a4:	20000320 	.word	0x20000320

0800c3a8 <_malloc_r>:
 800c3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3aa:	1ccd      	adds	r5, r1, #3
 800c3ac:	f025 0503 	bic.w	r5, r5, #3
 800c3b0:	3508      	adds	r5, #8
 800c3b2:	2d0c      	cmp	r5, #12
 800c3b4:	bf38      	it	cc
 800c3b6:	250c      	movcc	r5, #12
 800c3b8:	2d00      	cmp	r5, #0
 800c3ba:	4606      	mov	r6, r0
 800c3bc:	db01      	blt.n	800c3c2 <_malloc_r+0x1a>
 800c3be:	42a9      	cmp	r1, r5
 800c3c0:	d903      	bls.n	800c3ca <_malloc_r+0x22>
 800c3c2:	230c      	movs	r3, #12
 800c3c4:	6033      	str	r3, [r6, #0]
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3ca:	f000 fff1 	bl	800d3b0 <__malloc_lock>
 800c3ce:	4921      	ldr	r1, [pc, #132]	; (800c454 <_malloc_r+0xac>)
 800c3d0:	680a      	ldr	r2, [r1, #0]
 800c3d2:	4614      	mov	r4, r2
 800c3d4:	b99c      	cbnz	r4, 800c3fe <_malloc_r+0x56>
 800c3d6:	4f20      	ldr	r7, [pc, #128]	; (800c458 <_malloc_r+0xb0>)
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	b923      	cbnz	r3, 800c3e6 <_malloc_r+0x3e>
 800c3dc:	4621      	mov	r1, r4
 800c3de:	4630      	mov	r0, r6
 800c3e0:	f000 fcd2 	bl	800cd88 <_sbrk_r>
 800c3e4:	6038      	str	r0, [r7, #0]
 800c3e6:	4629      	mov	r1, r5
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	f000 fccd 	bl	800cd88 <_sbrk_r>
 800c3ee:	1c43      	adds	r3, r0, #1
 800c3f0:	d123      	bne.n	800c43a <_malloc_r+0x92>
 800c3f2:	230c      	movs	r3, #12
 800c3f4:	6033      	str	r3, [r6, #0]
 800c3f6:	4630      	mov	r0, r6
 800c3f8:	f000 ffe0 	bl	800d3bc <__malloc_unlock>
 800c3fc:	e7e3      	b.n	800c3c6 <_malloc_r+0x1e>
 800c3fe:	6823      	ldr	r3, [r4, #0]
 800c400:	1b5b      	subs	r3, r3, r5
 800c402:	d417      	bmi.n	800c434 <_malloc_r+0x8c>
 800c404:	2b0b      	cmp	r3, #11
 800c406:	d903      	bls.n	800c410 <_malloc_r+0x68>
 800c408:	6023      	str	r3, [r4, #0]
 800c40a:	441c      	add	r4, r3
 800c40c:	6025      	str	r5, [r4, #0]
 800c40e:	e004      	b.n	800c41a <_malloc_r+0x72>
 800c410:	6863      	ldr	r3, [r4, #4]
 800c412:	42a2      	cmp	r2, r4
 800c414:	bf0c      	ite	eq
 800c416:	600b      	streq	r3, [r1, #0]
 800c418:	6053      	strne	r3, [r2, #4]
 800c41a:	4630      	mov	r0, r6
 800c41c:	f000 ffce 	bl	800d3bc <__malloc_unlock>
 800c420:	f104 000b 	add.w	r0, r4, #11
 800c424:	1d23      	adds	r3, r4, #4
 800c426:	f020 0007 	bic.w	r0, r0, #7
 800c42a:	1ac2      	subs	r2, r0, r3
 800c42c:	d0cc      	beq.n	800c3c8 <_malloc_r+0x20>
 800c42e:	1a1b      	subs	r3, r3, r0
 800c430:	50a3      	str	r3, [r4, r2]
 800c432:	e7c9      	b.n	800c3c8 <_malloc_r+0x20>
 800c434:	4622      	mov	r2, r4
 800c436:	6864      	ldr	r4, [r4, #4]
 800c438:	e7cc      	b.n	800c3d4 <_malloc_r+0x2c>
 800c43a:	1cc4      	adds	r4, r0, #3
 800c43c:	f024 0403 	bic.w	r4, r4, #3
 800c440:	42a0      	cmp	r0, r4
 800c442:	d0e3      	beq.n	800c40c <_malloc_r+0x64>
 800c444:	1a21      	subs	r1, r4, r0
 800c446:	4630      	mov	r0, r6
 800c448:	f000 fc9e 	bl	800cd88 <_sbrk_r>
 800c44c:	3001      	adds	r0, #1
 800c44e:	d1dd      	bne.n	800c40c <_malloc_r+0x64>
 800c450:	e7cf      	b.n	800c3f2 <_malloc_r+0x4a>
 800c452:	bf00      	nop
 800c454:	20000320 	.word	0x20000320
 800c458:	20000324 	.word	0x20000324

0800c45c <__ssputs_r>:
 800c45c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c460:	688e      	ldr	r6, [r1, #8]
 800c462:	429e      	cmp	r6, r3
 800c464:	4682      	mov	sl, r0
 800c466:	460c      	mov	r4, r1
 800c468:	4690      	mov	r8, r2
 800c46a:	461f      	mov	r7, r3
 800c46c:	d838      	bhi.n	800c4e0 <__ssputs_r+0x84>
 800c46e:	898a      	ldrh	r2, [r1, #12]
 800c470:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c474:	d032      	beq.n	800c4dc <__ssputs_r+0x80>
 800c476:	6825      	ldr	r5, [r4, #0]
 800c478:	6909      	ldr	r1, [r1, #16]
 800c47a:	eba5 0901 	sub.w	r9, r5, r1
 800c47e:	6965      	ldr	r5, [r4, #20]
 800c480:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c484:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c488:	3301      	adds	r3, #1
 800c48a:	444b      	add	r3, r9
 800c48c:	106d      	asrs	r5, r5, #1
 800c48e:	429d      	cmp	r5, r3
 800c490:	bf38      	it	cc
 800c492:	461d      	movcc	r5, r3
 800c494:	0553      	lsls	r3, r2, #21
 800c496:	d531      	bpl.n	800c4fc <__ssputs_r+0xa0>
 800c498:	4629      	mov	r1, r5
 800c49a:	f7ff ff85 	bl	800c3a8 <_malloc_r>
 800c49e:	4606      	mov	r6, r0
 800c4a0:	b950      	cbnz	r0, 800c4b8 <__ssputs_r+0x5c>
 800c4a2:	230c      	movs	r3, #12
 800c4a4:	f8ca 3000 	str.w	r3, [sl]
 800c4a8:	89a3      	ldrh	r3, [r4, #12]
 800c4aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4ae:	81a3      	strh	r3, [r4, #12]
 800c4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4b8:	6921      	ldr	r1, [r4, #16]
 800c4ba:	464a      	mov	r2, r9
 800c4bc:	f7ff fa4a 	bl	800b954 <memcpy>
 800c4c0:	89a3      	ldrh	r3, [r4, #12]
 800c4c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c4c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4ca:	81a3      	strh	r3, [r4, #12]
 800c4cc:	6126      	str	r6, [r4, #16]
 800c4ce:	6165      	str	r5, [r4, #20]
 800c4d0:	444e      	add	r6, r9
 800c4d2:	eba5 0509 	sub.w	r5, r5, r9
 800c4d6:	6026      	str	r6, [r4, #0]
 800c4d8:	60a5      	str	r5, [r4, #8]
 800c4da:	463e      	mov	r6, r7
 800c4dc:	42be      	cmp	r6, r7
 800c4de:	d900      	bls.n	800c4e2 <__ssputs_r+0x86>
 800c4e0:	463e      	mov	r6, r7
 800c4e2:	4632      	mov	r2, r6
 800c4e4:	6820      	ldr	r0, [r4, #0]
 800c4e6:	4641      	mov	r1, r8
 800c4e8:	f000 ff48 	bl	800d37c <memmove>
 800c4ec:	68a3      	ldr	r3, [r4, #8]
 800c4ee:	6822      	ldr	r2, [r4, #0]
 800c4f0:	1b9b      	subs	r3, r3, r6
 800c4f2:	4432      	add	r2, r6
 800c4f4:	60a3      	str	r3, [r4, #8]
 800c4f6:	6022      	str	r2, [r4, #0]
 800c4f8:	2000      	movs	r0, #0
 800c4fa:	e7db      	b.n	800c4b4 <__ssputs_r+0x58>
 800c4fc:	462a      	mov	r2, r5
 800c4fe:	f000 ff63 	bl	800d3c8 <_realloc_r>
 800c502:	4606      	mov	r6, r0
 800c504:	2800      	cmp	r0, #0
 800c506:	d1e1      	bne.n	800c4cc <__ssputs_r+0x70>
 800c508:	6921      	ldr	r1, [r4, #16]
 800c50a:	4650      	mov	r0, sl
 800c50c:	f7ff fefc 	bl	800c308 <_free_r>
 800c510:	e7c7      	b.n	800c4a2 <__ssputs_r+0x46>
	...

0800c514 <_svfiprintf_r>:
 800c514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c518:	4698      	mov	r8, r3
 800c51a:	898b      	ldrh	r3, [r1, #12]
 800c51c:	061b      	lsls	r3, r3, #24
 800c51e:	b09d      	sub	sp, #116	; 0x74
 800c520:	4607      	mov	r7, r0
 800c522:	460d      	mov	r5, r1
 800c524:	4614      	mov	r4, r2
 800c526:	d50e      	bpl.n	800c546 <_svfiprintf_r+0x32>
 800c528:	690b      	ldr	r3, [r1, #16]
 800c52a:	b963      	cbnz	r3, 800c546 <_svfiprintf_r+0x32>
 800c52c:	2140      	movs	r1, #64	; 0x40
 800c52e:	f7ff ff3b 	bl	800c3a8 <_malloc_r>
 800c532:	6028      	str	r0, [r5, #0]
 800c534:	6128      	str	r0, [r5, #16]
 800c536:	b920      	cbnz	r0, 800c542 <_svfiprintf_r+0x2e>
 800c538:	230c      	movs	r3, #12
 800c53a:	603b      	str	r3, [r7, #0]
 800c53c:	f04f 30ff 	mov.w	r0, #4294967295
 800c540:	e0d1      	b.n	800c6e6 <_svfiprintf_r+0x1d2>
 800c542:	2340      	movs	r3, #64	; 0x40
 800c544:	616b      	str	r3, [r5, #20]
 800c546:	2300      	movs	r3, #0
 800c548:	9309      	str	r3, [sp, #36]	; 0x24
 800c54a:	2320      	movs	r3, #32
 800c54c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c550:	f8cd 800c 	str.w	r8, [sp, #12]
 800c554:	2330      	movs	r3, #48	; 0x30
 800c556:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c700 <_svfiprintf_r+0x1ec>
 800c55a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c55e:	f04f 0901 	mov.w	r9, #1
 800c562:	4623      	mov	r3, r4
 800c564:	469a      	mov	sl, r3
 800c566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c56a:	b10a      	cbz	r2, 800c570 <_svfiprintf_r+0x5c>
 800c56c:	2a25      	cmp	r2, #37	; 0x25
 800c56e:	d1f9      	bne.n	800c564 <_svfiprintf_r+0x50>
 800c570:	ebba 0b04 	subs.w	fp, sl, r4
 800c574:	d00b      	beq.n	800c58e <_svfiprintf_r+0x7a>
 800c576:	465b      	mov	r3, fp
 800c578:	4622      	mov	r2, r4
 800c57a:	4629      	mov	r1, r5
 800c57c:	4638      	mov	r0, r7
 800c57e:	f7ff ff6d 	bl	800c45c <__ssputs_r>
 800c582:	3001      	adds	r0, #1
 800c584:	f000 80aa 	beq.w	800c6dc <_svfiprintf_r+0x1c8>
 800c588:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c58a:	445a      	add	r2, fp
 800c58c:	9209      	str	r2, [sp, #36]	; 0x24
 800c58e:	f89a 3000 	ldrb.w	r3, [sl]
 800c592:	2b00      	cmp	r3, #0
 800c594:	f000 80a2 	beq.w	800c6dc <_svfiprintf_r+0x1c8>
 800c598:	2300      	movs	r3, #0
 800c59a:	f04f 32ff 	mov.w	r2, #4294967295
 800c59e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5a2:	f10a 0a01 	add.w	sl, sl, #1
 800c5a6:	9304      	str	r3, [sp, #16]
 800c5a8:	9307      	str	r3, [sp, #28]
 800c5aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c5ae:	931a      	str	r3, [sp, #104]	; 0x68
 800c5b0:	4654      	mov	r4, sl
 800c5b2:	2205      	movs	r2, #5
 800c5b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5b8:	4851      	ldr	r0, [pc, #324]	; (800c700 <_svfiprintf_r+0x1ec>)
 800c5ba:	f7f3 fe59 	bl	8000270 <memchr>
 800c5be:	9a04      	ldr	r2, [sp, #16]
 800c5c0:	b9d8      	cbnz	r0, 800c5fa <_svfiprintf_r+0xe6>
 800c5c2:	06d0      	lsls	r0, r2, #27
 800c5c4:	bf44      	itt	mi
 800c5c6:	2320      	movmi	r3, #32
 800c5c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c5cc:	0711      	lsls	r1, r2, #28
 800c5ce:	bf44      	itt	mi
 800c5d0:	232b      	movmi	r3, #43	; 0x2b
 800c5d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c5d6:	f89a 3000 	ldrb.w	r3, [sl]
 800c5da:	2b2a      	cmp	r3, #42	; 0x2a
 800c5dc:	d015      	beq.n	800c60a <_svfiprintf_r+0xf6>
 800c5de:	9a07      	ldr	r2, [sp, #28]
 800c5e0:	4654      	mov	r4, sl
 800c5e2:	2000      	movs	r0, #0
 800c5e4:	f04f 0c0a 	mov.w	ip, #10
 800c5e8:	4621      	mov	r1, r4
 800c5ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5ee:	3b30      	subs	r3, #48	; 0x30
 800c5f0:	2b09      	cmp	r3, #9
 800c5f2:	d94e      	bls.n	800c692 <_svfiprintf_r+0x17e>
 800c5f4:	b1b0      	cbz	r0, 800c624 <_svfiprintf_r+0x110>
 800c5f6:	9207      	str	r2, [sp, #28]
 800c5f8:	e014      	b.n	800c624 <_svfiprintf_r+0x110>
 800c5fa:	eba0 0308 	sub.w	r3, r0, r8
 800c5fe:	fa09 f303 	lsl.w	r3, r9, r3
 800c602:	4313      	orrs	r3, r2
 800c604:	9304      	str	r3, [sp, #16]
 800c606:	46a2      	mov	sl, r4
 800c608:	e7d2      	b.n	800c5b0 <_svfiprintf_r+0x9c>
 800c60a:	9b03      	ldr	r3, [sp, #12]
 800c60c:	1d19      	adds	r1, r3, #4
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	9103      	str	r1, [sp, #12]
 800c612:	2b00      	cmp	r3, #0
 800c614:	bfbb      	ittet	lt
 800c616:	425b      	neglt	r3, r3
 800c618:	f042 0202 	orrlt.w	r2, r2, #2
 800c61c:	9307      	strge	r3, [sp, #28]
 800c61e:	9307      	strlt	r3, [sp, #28]
 800c620:	bfb8      	it	lt
 800c622:	9204      	strlt	r2, [sp, #16]
 800c624:	7823      	ldrb	r3, [r4, #0]
 800c626:	2b2e      	cmp	r3, #46	; 0x2e
 800c628:	d10c      	bne.n	800c644 <_svfiprintf_r+0x130>
 800c62a:	7863      	ldrb	r3, [r4, #1]
 800c62c:	2b2a      	cmp	r3, #42	; 0x2a
 800c62e:	d135      	bne.n	800c69c <_svfiprintf_r+0x188>
 800c630:	9b03      	ldr	r3, [sp, #12]
 800c632:	1d1a      	adds	r2, r3, #4
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	9203      	str	r2, [sp, #12]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	bfb8      	it	lt
 800c63c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c640:	3402      	adds	r4, #2
 800c642:	9305      	str	r3, [sp, #20]
 800c644:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c710 <_svfiprintf_r+0x1fc>
 800c648:	7821      	ldrb	r1, [r4, #0]
 800c64a:	2203      	movs	r2, #3
 800c64c:	4650      	mov	r0, sl
 800c64e:	f7f3 fe0f 	bl	8000270 <memchr>
 800c652:	b140      	cbz	r0, 800c666 <_svfiprintf_r+0x152>
 800c654:	2340      	movs	r3, #64	; 0x40
 800c656:	eba0 000a 	sub.w	r0, r0, sl
 800c65a:	fa03 f000 	lsl.w	r0, r3, r0
 800c65e:	9b04      	ldr	r3, [sp, #16]
 800c660:	4303      	orrs	r3, r0
 800c662:	3401      	adds	r4, #1
 800c664:	9304      	str	r3, [sp, #16]
 800c666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c66a:	4826      	ldr	r0, [pc, #152]	; (800c704 <_svfiprintf_r+0x1f0>)
 800c66c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c670:	2206      	movs	r2, #6
 800c672:	f7f3 fdfd 	bl	8000270 <memchr>
 800c676:	2800      	cmp	r0, #0
 800c678:	d038      	beq.n	800c6ec <_svfiprintf_r+0x1d8>
 800c67a:	4b23      	ldr	r3, [pc, #140]	; (800c708 <_svfiprintf_r+0x1f4>)
 800c67c:	bb1b      	cbnz	r3, 800c6c6 <_svfiprintf_r+0x1b2>
 800c67e:	9b03      	ldr	r3, [sp, #12]
 800c680:	3307      	adds	r3, #7
 800c682:	f023 0307 	bic.w	r3, r3, #7
 800c686:	3308      	adds	r3, #8
 800c688:	9303      	str	r3, [sp, #12]
 800c68a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c68c:	4433      	add	r3, r6
 800c68e:	9309      	str	r3, [sp, #36]	; 0x24
 800c690:	e767      	b.n	800c562 <_svfiprintf_r+0x4e>
 800c692:	fb0c 3202 	mla	r2, ip, r2, r3
 800c696:	460c      	mov	r4, r1
 800c698:	2001      	movs	r0, #1
 800c69a:	e7a5      	b.n	800c5e8 <_svfiprintf_r+0xd4>
 800c69c:	2300      	movs	r3, #0
 800c69e:	3401      	adds	r4, #1
 800c6a0:	9305      	str	r3, [sp, #20]
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	f04f 0c0a 	mov.w	ip, #10
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6ae:	3a30      	subs	r2, #48	; 0x30
 800c6b0:	2a09      	cmp	r2, #9
 800c6b2:	d903      	bls.n	800c6bc <_svfiprintf_r+0x1a8>
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d0c5      	beq.n	800c644 <_svfiprintf_r+0x130>
 800c6b8:	9105      	str	r1, [sp, #20]
 800c6ba:	e7c3      	b.n	800c644 <_svfiprintf_r+0x130>
 800c6bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6c0:	4604      	mov	r4, r0
 800c6c2:	2301      	movs	r3, #1
 800c6c4:	e7f0      	b.n	800c6a8 <_svfiprintf_r+0x194>
 800c6c6:	ab03      	add	r3, sp, #12
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	462a      	mov	r2, r5
 800c6cc:	4b0f      	ldr	r3, [pc, #60]	; (800c70c <_svfiprintf_r+0x1f8>)
 800c6ce:	a904      	add	r1, sp, #16
 800c6d0:	4638      	mov	r0, r7
 800c6d2:	f7fc fa79 	bl	8008bc8 <_printf_float>
 800c6d6:	1c42      	adds	r2, r0, #1
 800c6d8:	4606      	mov	r6, r0
 800c6da:	d1d6      	bne.n	800c68a <_svfiprintf_r+0x176>
 800c6dc:	89ab      	ldrh	r3, [r5, #12]
 800c6de:	065b      	lsls	r3, r3, #25
 800c6e0:	f53f af2c 	bmi.w	800c53c <_svfiprintf_r+0x28>
 800c6e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6e6:	b01d      	add	sp, #116	; 0x74
 800c6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ec:	ab03      	add	r3, sp, #12
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	462a      	mov	r2, r5
 800c6f2:	4b06      	ldr	r3, [pc, #24]	; (800c70c <_svfiprintf_r+0x1f8>)
 800c6f4:	a904      	add	r1, sp, #16
 800c6f6:	4638      	mov	r0, r7
 800c6f8:	f7fc fcf2 	bl	80090e0 <_printf_i>
 800c6fc:	e7eb      	b.n	800c6d6 <_svfiprintf_r+0x1c2>
 800c6fe:	bf00      	nop
 800c700:	0800ea84 	.word	0x0800ea84
 800c704:	0800ea8e 	.word	0x0800ea8e
 800c708:	08008bc9 	.word	0x08008bc9
 800c70c:	0800c45d 	.word	0x0800c45d
 800c710:	0800ea8a 	.word	0x0800ea8a

0800c714 <_sungetc_r>:
 800c714:	b538      	push	{r3, r4, r5, lr}
 800c716:	1c4b      	adds	r3, r1, #1
 800c718:	4614      	mov	r4, r2
 800c71a:	d103      	bne.n	800c724 <_sungetc_r+0x10>
 800c71c:	f04f 35ff 	mov.w	r5, #4294967295
 800c720:	4628      	mov	r0, r5
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	8993      	ldrh	r3, [r2, #12]
 800c726:	f023 0320 	bic.w	r3, r3, #32
 800c72a:	8193      	strh	r3, [r2, #12]
 800c72c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c72e:	6852      	ldr	r2, [r2, #4]
 800c730:	b2cd      	uxtb	r5, r1
 800c732:	b18b      	cbz	r3, 800c758 <_sungetc_r+0x44>
 800c734:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c736:	4293      	cmp	r3, r2
 800c738:	dd08      	ble.n	800c74c <_sungetc_r+0x38>
 800c73a:	6823      	ldr	r3, [r4, #0]
 800c73c:	1e5a      	subs	r2, r3, #1
 800c73e:	6022      	str	r2, [r4, #0]
 800c740:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c744:	6863      	ldr	r3, [r4, #4]
 800c746:	3301      	adds	r3, #1
 800c748:	6063      	str	r3, [r4, #4]
 800c74a:	e7e9      	b.n	800c720 <_sungetc_r+0xc>
 800c74c:	4621      	mov	r1, r4
 800c74e:	f000 fbe3 	bl	800cf18 <__submore>
 800c752:	2800      	cmp	r0, #0
 800c754:	d0f1      	beq.n	800c73a <_sungetc_r+0x26>
 800c756:	e7e1      	b.n	800c71c <_sungetc_r+0x8>
 800c758:	6921      	ldr	r1, [r4, #16]
 800c75a:	6823      	ldr	r3, [r4, #0]
 800c75c:	b151      	cbz	r1, 800c774 <_sungetc_r+0x60>
 800c75e:	4299      	cmp	r1, r3
 800c760:	d208      	bcs.n	800c774 <_sungetc_r+0x60>
 800c762:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c766:	42a9      	cmp	r1, r5
 800c768:	d104      	bne.n	800c774 <_sungetc_r+0x60>
 800c76a:	3b01      	subs	r3, #1
 800c76c:	3201      	adds	r2, #1
 800c76e:	6023      	str	r3, [r4, #0]
 800c770:	6062      	str	r2, [r4, #4]
 800c772:	e7d5      	b.n	800c720 <_sungetc_r+0xc>
 800c774:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c77c:	6363      	str	r3, [r4, #52]	; 0x34
 800c77e:	2303      	movs	r3, #3
 800c780:	63a3      	str	r3, [r4, #56]	; 0x38
 800c782:	4623      	mov	r3, r4
 800c784:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c788:	6023      	str	r3, [r4, #0]
 800c78a:	2301      	movs	r3, #1
 800c78c:	e7dc      	b.n	800c748 <_sungetc_r+0x34>

0800c78e <__ssrefill_r>:
 800c78e:	b510      	push	{r4, lr}
 800c790:	460c      	mov	r4, r1
 800c792:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c794:	b169      	cbz	r1, 800c7b2 <__ssrefill_r+0x24>
 800c796:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c79a:	4299      	cmp	r1, r3
 800c79c:	d001      	beq.n	800c7a2 <__ssrefill_r+0x14>
 800c79e:	f7ff fdb3 	bl	800c308 <_free_r>
 800c7a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7a4:	6063      	str	r3, [r4, #4]
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	6360      	str	r0, [r4, #52]	; 0x34
 800c7aa:	b113      	cbz	r3, 800c7b2 <__ssrefill_r+0x24>
 800c7ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c7ae:	6023      	str	r3, [r4, #0]
 800c7b0:	bd10      	pop	{r4, pc}
 800c7b2:	6923      	ldr	r3, [r4, #16]
 800c7b4:	6023      	str	r3, [r4, #0]
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	6063      	str	r3, [r4, #4]
 800c7ba:	89a3      	ldrh	r3, [r4, #12]
 800c7bc:	f043 0320 	orr.w	r3, r3, #32
 800c7c0:	81a3      	strh	r3, [r4, #12]
 800c7c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c7c6:	e7f3      	b.n	800c7b0 <__ssrefill_r+0x22>

0800c7c8 <__ssvfiscanf_r>:
 800c7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7cc:	460c      	mov	r4, r1
 800c7ce:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800c7d2:	2100      	movs	r1, #0
 800c7d4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c7d8:	49b2      	ldr	r1, [pc, #712]	; (800caa4 <__ssvfiscanf_r+0x2dc>)
 800c7da:	91a0      	str	r1, [sp, #640]	; 0x280
 800c7dc:	f10d 0804 	add.w	r8, sp, #4
 800c7e0:	49b1      	ldr	r1, [pc, #708]	; (800caa8 <__ssvfiscanf_r+0x2e0>)
 800c7e2:	4fb2      	ldr	r7, [pc, #712]	; (800caac <__ssvfiscanf_r+0x2e4>)
 800c7e4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800cab0 <__ssvfiscanf_r+0x2e8>
 800c7e8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c7ec:	4606      	mov	r6, r0
 800c7ee:	91a1      	str	r1, [sp, #644]	; 0x284
 800c7f0:	9300      	str	r3, [sp, #0]
 800c7f2:	f892 a000 	ldrb.w	sl, [r2]
 800c7f6:	f1ba 0f00 	cmp.w	sl, #0
 800c7fa:	f000 8151 	beq.w	800caa0 <__ssvfiscanf_r+0x2d8>
 800c7fe:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800c802:	f013 0308 	ands.w	r3, r3, #8
 800c806:	f102 0501 	add.w	r5, r2, #1
 800c80a:	d019      	beq.n	800c840 <__ssvfiscanf_r+0x78>
 800c80c:	6863      	ldr	r3, [r4, #4]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	dd0f      	ble.n	800c832 <__ssvfiscanf_r+0x6a>
 800c812:	6823      	ldr	r3, [r4, #0]
 800c814:	781a      	ldrb	r2, [r3, #0]
 800c816:	5cba      	ldrb	r2, [r7, r2]
 800c818:	0712      	lsls	r2, r2, #28
 800c81a:	d401      	bmi.n	800c820 <__ssvfiscanf_r+0x58>
 800c81c:	462a      	mov	r2, r5
 800c81e:	e7e8      	b.n	800c7f2 <__ssvfiscanf_r+0x2a>
 800c820:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c822:	3201      	adds	r2, #1
 800c824:	9245      	str	r2, [sp, #276]	; 0x114
 800c826:	6862      	ldr	r2, [r4, #4]
 800c828:	3301      	adds	r3, #1
 800c82a:	3a01      	subs	r2, #1
 800c82c:	6062      	str	r2, [r4, #4]
 800c82e:	6023      	str	r3, [r4, #0]
 800c830:	e7ec      	b.n	800c80c <__ssvfiscanf_r+0x44>
 800c832:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c834:	4621      	mov	r1, r4
 800c836:	4630      	mov	r0, r6
 800c838:	4798      	blx	r3
 800c83a:	2800      	cmp	r0, #0
 800c83c:	d0e9      	beq.n	800c812 <__ssvfiscanf_r+0x4a>
 800c83e:	e7ed      	b.n	800c81c <__ssvfiscanf_r+0x54>
 800c840:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800c844:	f040 8083 	bne.w	800c94e <__ssvfiscanf_r+0x186>
 800c848:	9341      	str	r3, [sp, #260]	; 0x104
 800c84a:	9343      	str	r3, [sp, #268]	; 0x10c
 800c84c:	7853      	ldrb	r3, [r2, #1]
 800c84e:	2b2a      	cmp	r3, #42	; 0x2a
 800c850:	bf02      	ittt	eq
 800c852:	2310      	moveq	r3, #16
 800c854:	1c95      	addeq	r5, r2, #2
 800c856:	9341      	streq	r3, [sp, #260]	; 0x104
 800c858:	220a      	movs	r2, #10
 800c85a:	46ab      	mov	fp, r5
 800c85c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800c860:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c864:	2b09      	cmp	r3, #9
 800c866:	d91d      	bls.n	800c8a4 <__ssvfiscanf_r+0xdc>
 800c868:	4891      	ldr	r0, [pc, #580]	; (800cab0 <__ssvfiscanf_r+0x2e8>)
 800c86a:	2203      	movs	r2, #3
 800c86c:	f7f3 fd00 	bl	8000270 <memchr>
 800c870:	b140      	cbz	r0, 800c884 <__ssvfiscanf_r+0xbc>
 800c872:	2301      	movs	r3, #1
 800c874:	eba0 0009 	sub.w	r0, r0, r9
 800c878:	fa03 f000 	lsl.w	r0, r3, r0
 800c87c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c87e:	4318      	orrs	r0, r3
 800c880:	9041      	str	r0, [sp, #260]	; 0x104
 800c882:	465d      	mov	r5, fp
 800c884:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c888:	2b78      	cmp	r3, #120	; 0x78
 800c88a:	d806      	bhi.n	800c89a <__ssvfiscanf_r+0xd2>
 800c88c:	2b57      	cmp	r3, #87	; 0x57
 800c88e:	d810      	bhi.n	800c8b2 <__ssvfiscanf_r+0xea>
 800c890:	2b25      	cmp	r3, #37	; 0x25
 800c892:	d05c      	beq.n	800c94e <__ssvfiscanf_r+0x186>
 800c894:	d856      	bhi.n	800c944 <__ssvfiscanf_r+0x17c>
 800c896:	2b00      	cmp	r3, #0
 800c898:	d074      	beq.n	800c984 <__ssvfiscanf_r+0x1bc>
 800c89a:	2303      	movs	r3, #3
 800c89c:	9347      	str	r3, [sp, #284]	; 0x11c
 800c89e:	230a      	movs	r3, #10
 800c8a0:	9342      	str	r3, [sp, #264]	; 0x108
 800c8a2:	e081      	b.n	800c9a8 <__ssvfiscanf_r+0x1e0>
 800c8a4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c8a6:	fb02 1303 	mla	r3, r2, r3, r1
 800c8aa:	3b30      	subs	r3, #48	; 0x30
 800c8ac:	9343      	str	r3, [sp, #268]	; 0x10c
 800c8ae:	465d      	mov	r5, fp
 800c8b0:	e7d3      	b.n	800c85a <__ssvfiscanf_r+0x92>
 800c8b2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c8b6:	2a20      	cmp	r2, #32
 800c8b8:	d8ef      	bhi.n	800c89a <__ssvfiscanf_r+0xd2>
 800c8ba:	a101      	add	r1, pc, #4	; (adr r1, 800c8c0 <__ssvfiscanf_r+0xf8>)
 800c8bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c8c0:	0800c993 	.word	0x0800c993
 800c8c4:	0800c89b 	.word	0x0800c89b
 800c8c8:	0800c89b 	.word	0x0800c89b
 800c8cc:	0800c9f1 	.word	0x0800c9f1
 800c8d0:	0800c89b 	.word	0x0800c89b
 800c8d4:	0800c89b 	.word	0x0800c89b
 800c8d8:	0800c89b 	.word	0x0800c89b
 800c8dc:	0800c89b 	.word	0x0800c89b
 800c8e0:	0800c89b 	.word	0x0800c89b
 800c8e4:	0800c89b 	.word	0x0800c89b
 800c8e8:	0800c89b 	.word	0x0800c89b
 800c8ec:	0800ca07 	.word	0x0800ca07
 800c8f0:	0800c9dd 	.word	0x0800c9dd
 800c8f4:	0800c94b 	.word	0x0800c94b
 800c8f8:	0800c94b 	.word	0x0800c94b
 800c8fc:	0800c94b 	.word	0x0800c94b
 800c900:	0800c89b 	.word	0x0800c89b
 800c904:	0800c9e1 	.word	0x0800c9e1
 800c908:	0800c89b 	.word	0x0800c89b
 800c90c:	0800c89b 	.word	0x0800c89b
 800c910:	0800c89b 	.word	0x0800c89b
 800c914:	0800c89b 	.word	0x0800c89b
 800c918:	0800ca17 	.word	0x0800ca17
 800c91c:	0800c9e9 	.word	0x0800c9e9
 800c920:	0800c98b 	.word	0x0800c98b
 800c924:	0800c89b 	.word	0x0800c89b
 800c928:	0800c89b 	.word	0x0800c89b
 800c92c:	0800ca13 	.word	0x0800ca13
 800c930:	0800c89b 	.word	0x0800c89b
 800c934:	0800c9dd 	.word	0x0800c9dd
 800c938:	0800c89b 	.word	0x0800c89b
 800c93c:	0800c89b 	.word	0x0800c89b
 800c940:	0800c993 	.word	0x0800c993
 800c944:	3b45      	subs	r3, #69	; 0x45
 800c946:	2b02      	cmp	r3, #2
 800c948:	d8a7      	bhi.n	800c89a <__ssvfiscanf_r+0xd2>
 800c94a:	2305      	movs	r3, #5
 800c94c:	e02b      	b.n	800c9a6 <__ssvfiscanf_r+0x1de>
 800c94e:	6863      	ldr	r3, [r4, #4]
 800c950:	2b00      	cmp	r3, #0
 800c952:	dd0d      	ble.n	800c970 <__ssvfiscanf_r+0x1a8>
 800c954:	6823      	ldr	r3, [r4, #0]
 800c956:	781a      	ldrb	r2, [r3, #0]
 800c958:	4552      	cmp	r2, sl
 800c95a:	f040 80a1 	bne.w	800caa0 <__ssvfiscanf_r+0x2d8>
 800c95e:	3301      	adds	r3, #1
 800c960:	6862      	ldr	r2, [r4, #4]
 800c962:	6023      	str	r3, [r4, #0]
 800c964:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c966:	3a01      	subs	r2, #1
 800c968:	3301      	adds	r3, #1
 800c96a:	6062      	str	r2, [r4, #4]
 800c96c:	9345      	str	r3, [sp, #276]	; 0x114
 800c96e:	e755      	b.n	800c81c <__ssvfiscanf_r+0x54>
 800c970:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c972:	4621      	mov	r1, r4
 800c974:	4630      	mov	r0, r6
 800c976:	4798      	blx	r3
 800c978:	2800      	cmp	r0, #0
 800c97a:	d0eb      	beq.n	800c954 <__ssvfiscanf_r+0x18c>
 800c97c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c97e:	2800      	cmp	r0, #0
 800c980:	f040 8084 	bne.w	800ca8c <__ssvfiscanf_r+0x2c4>
 800c984:	f04f 30ff 	mov.w	r0, #4294967295
 800c988:	e086      	b.n	800ca98 <__ssvfiscanf_r+0x2d0>
 800c98a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c98c:	f042 0220 	orr.w	r2, r2, #32
 800c990:	9241      	str	r2, [sp, #260]	; 0x104
 800c992:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c994:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c998:	9241      	str	r2, [sp, #260]	; 0x104
 800c99a:	2210      	movs	r2, #16
 800c99c:	2b6f      	cmp	r3, #111	; 0x6f
 800c99e:	9242      	str	r2, [sp, #264]	; 0x108
 800c9a0:	bf34      	ite	cc
 800c9a2:	2303      	movcc	r3, #3
 800c9a4:	2304      	movcs	r3, #4
 800c9a6:	9347      	str	r3, [sp, #284]	; 0x11c
 800c9a8:	6863      	ldr	r3, [r4, #4]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	dd41      	ble.n	800ca32 <__ssvfiscanf_r+0x26a>
 800c9ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c9b0:	0659      	lsls	r1, r3, #25
 800c9b2:	d404      	bmi.n	800c9be <__ssvfiscanf_r+0x1f6>
 800c9b4:	6823      	ldr	r3, [r4, #0]
 800c9b6:	781a      	ldrb	r2, [r3, #0]
 800c9b8:	5cba      	ldrb	r2, [r7, r2]
 800c9ba:	0712      	lsls	r2, r2, #28
 800c9bc:	d440      	bmi.n	800ca40 <__ssvfiscanf_r+0x278>
 800c9be:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c9c0:	2b02      	cmp	r3, #2
 800c9c2:	dc4f      	bgt.n	800ca64 <__ssvfiscanf_r+0x29c>
 800c9c4:	466b      	mov	r3, sp
 800c9c6:	4622      	mov	r2, r4
 800c9c8:	a941      	add	r1, sp, #260	; 0x104
 800c9ca:	4630      	mov	r0, r6
 800c9cc:	f000 f874 	bl	800cab8 <_scanf_chars>
 800c9d0:	2801      	cmp	r0, #1
 800c9d2:	d065      	beq.n	800caa0 <__ssvfiscanf_r+0x2d8>
 800c9d4:	2802      	cmp	r0, #2
 800c9d6:	f47f af21 	bne.w	800c81c <__ssvfiscanf_r+0x54>
 800c9da:	e7cf      	b.n	800c97c <__ssvfiscanf_r+0x1b4>
 800c9dc:	220a      	movs	r2, #10
 800c9de:	e7dd      	b.n	800c99c <__ssvfiscanf_r+0x1d4>
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	9342      	str	r3, [sp, #264]	; 0x108
 800c9e4:	2303      	movs	r3, #3
 800c9e6:	e7de      	b.n	800c9a6 <__ssvfiscanf_r+0x1de>
 800c9e8:	2308      	movs	r3, #8
 800c9ea:	9342      	str	r3, [sp, #264]	; 0x108
 800c9ec:	2304      	movs	r3, #4
 800c9ee:	e7da      	b.n	800c9a6 <__ssvfiscanf_r+0x1de>
 800c9f0:	4629      	mov	r1, r5
 800c9f2:	4640      	mov	r0, r8
 800c9f4:	f000 f9d8 	bl	800cda8 <__sccl>
 800c9f8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c9fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9fe:	9341      	str	r3, [sp, #260]	; 0x104
 800ca00:	4605      	mov	r5, r0
 800ca02:	2301      	movs	r3, #1
 800ca04:	e7cf      	b.n	800c9a6 <__ssvfiscanf_r+0x1de>
 800ca06:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ca08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca0c:	9341      	str	r3, [sp, #260]	; 0x104
 800ca0e:	2300      	movs	r3, #0
 800ca10:	e7c9      	b.n	800c9a6 <__ssvfiscanf_r+0x1de>
 800ca12:	2302      	movs	r3, #2
 800ca14:	e7c7      	b.n	800c9a6 <__ssvfiscanf_r+0x1de>
 800ca16:	9841      	ldr	r0, [sp, #260]	; 0x104
 800ca18:	06c3      	lsls	r3, r0, #27
 800ca1a:	f53f aeff 	bmi.w	800c81c <__ssvfiscanf_r+0x54>
 800ca1e:	9b00      	ldr	r3, [sp, #0]
 800ca20:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ca22:	1d19      	adds	r1, r3, #4
 800ca24:	9100      	str	r1, [sp, #0]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	07c0      	lsls	r0, r0, #31
 800ca2a:	bf4c      	ite	mi
 800ca2c:	801a      	strhmi	r2, [r3, #0]
 800ca2e:	601a      	strpl	r2, [r3, #0]
 800ca30:	e6f4      	b.n	800c81c <__ssvfiscanf_r+0x54>
 800ca32:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ca34:	4621      	mov	r1, r4
 800ca36:	4630      	mov	r0, r6
 800ca38:	4798      	blx	r3
 800ca3a:	2800      	cmp	r0, #0
 800ca3c:	d0b7      	beq.n	800c9ae <__ssvfiscanf_r+0x1e6>
 800ca3e:	e79d      	b.n	800c97c <__ssvfiscanf_r+0x1b4>
 800ca40:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ca42:	3201      	adds	r2, #1
 800ca44:	9245      	str	r2, [sp, #276]	; 0x114
 800ca46:	6862      	ldr	r2, [r4, #4]
 800ca48:	3a01      	subs	r2, #1
 800ca4a:	2a00      	cmp	r2, #0
 800ca4c:	6062      	str	r2, [r4, #4]
 800ca4e:	dd02      	ble.n	800ca56 <__ssvfiscanf_r+0x28e>
 800ca50:	3301      	adds	r3, #1
 800ca52:	6023      	str	r3, [r4, #0]
 800ca54:	e7ae      	b.n	800c9b4 <__ssvfiscanf_r+0x1ec>
 800ca56:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ca58:	4621      	mov	r1, r4
 800ca5a:	4630      	mov	r0, r6
 800ca5c:	4798      	blx	r3
 800ca5e:	2800      	cmp	r0, #0
 800ca60:	d0a8      	beq.n	800c9b4 <__ssvfiscanf_r+0x1ec>
 800ca62:	e78b      	b.n	800c97c <__ssvfiscanf_r+0x1b4>
 800ca64:	2b04      	cmp	r3, #4
 800ca66:	dc06      	bgt.n	800ca76 <__ssvfiscanf_r+0x2ae>
 800ca68:	466b      	mov	r3, sp
 800ca6a:	4622      	mov	r2, r4
 800ca6c:	a941      	add	r1, sp, #260	; 0x104
 800ca6e:	4630      	mov	r0, r6
 800ca70:	f000 f87a 	bl	800cb68 <_scanf_i>
 800ca74:	e7ac      	b.n	800c9d0 <__ssvfiscanf_r+0x208>
 800ca76:	4b0f      	ldr	r3, [pc, #60]	; (800cab4 <__ssvfiscanf_r+0x2ec>)
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	f43f aecf 	beq.w	800c81c <__ssvfiscanf_r+0x54>
 800ca7e:	466b      	mov	r3, sp
 800ca80:	4622      	mov	r2, r4
 800ca82:	a941      	add	r1, sp, #260	; 0x104
 800ca84:	4630      	mov	r0, r6
 800ca86:	f7fc fc51 	bl	800932c <_scanf_float>
 800ca8a:	e7a1      	b.n	800c9d0 <__ssvfiscanf_r+0x208>
 800ca8c:	89a3      	ldrh	r3, [r4, #12]
 800ca8e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ca92:	bf18      	it	ne
 800ca94:	f04f 30ff 	movne.w	r0, #4294967295
 800ca98:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800ca9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caa0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800caa2:	e7f9      	b.n	800ca98 <__ssvfiscanf_r+0x2d0>
 800caa4:	0800c715 	.word	0x0800c715
 800caa8:	0800c78f 	.word	0x0800c78f
 800caac:	0800e711 	.word	0x0800e711
 800cab0:	0800ea8a 	.word	0x0800ea8a
 800cab4:	0800932d 	.word	0x0800932d

0800cab8 <_scanf_chars>:
 800cab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cabc:	4615      	mov	r5, r2
 800cabe:	688a      	ldr	r2, [r1, #8]
 800cac0:	4680      	mov	r8, r0
 800cac2:	460c      	mov	r4, r1
 800cac4:	b932      	cbnz	r2, 800cad4 <_scanf_chars+0x1c>
 800cac6:	698a      	ldr	r2, [r1, #24]
 800cac8:	2a00      	cmp	r2, #0
 800caca:	bf0c      	ite	eq
 800cacc:	2201      	moveq	r2, #1
 800cace:	f04f 32ff 	movne.w	r2, #4294967295
 800cad2:	608a      	str	r2, [r1, #8]
 800cad4:	6822      	ldr	r2, [r4, #0]
 800cad6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800cb64 <_scanf_chars+0xac>
 800cada:	06d1      	lsls	r1, r2, #27
 800cadc:	bf5f      	itttt	pl
 800cade:	681a      	ldrpl	r2, [r3, #0]
 800cae0:	1d11      	addpl	r1, r2, #4
 800cae2:	6019      	strpl	r1, [r3, #0]
 800cae4:	6816      	ldrpl	r6, [r2, #0]
 800cae6:	2700      	movs	r7, #0
 800cae8:	69a0      	ldr	r0, [r4, #24]
 800caea:	b188      	cbz	r0, 800cb10 <_scanf_chars+0x58>
 800caec:	2801      	cmp	r0, #1
 800caee:	d107      	bne.n	800cb00 <_scanf_chars+0x48>
 800caf0:	682b      	ldr	r3, [r5, #0]
 800caf2:	781a      	ldrb	r2, [r3, #0]
 800caf4:	6963      	ldr	r3, [r4, #20]
 800caf6:	5c9b      	ldrb	r3, [r3, r2]
 800caf8:	b953      	cbnz	r3, 800cb10 <_scanf_chars+0x58>
 800cafa:	bb27      	cbnz	r7, 800cb46 <_scanf_chars+0x8e>
 800cafc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb00:	2802      	cmp	r0, #2
 800cb02:	d120      	bne.n	800cb46 <_scanf_chars+0x8e>
 800cb04:	682b      	ldr	r3, [r5, #0]
 800cb06:	781b      	ldrb	r3, [r3, #0]
 800cb08:	f813 3009 	ldrb.w	r3, [r3, r9]
 800cb0c:	071b      	lsls	r3, r3, #28
 800cb0e:	d41a      	bmi.n	800cb46 <_scanf_chars+0x8e>
 800cb10:	6823      	ldr	r3, [r4, #0]
 800cb12:	06da      	lsls	r2, r3, #27
 800cb14:	bf5e      	ittt	pl
 800cb16:	682b      	ldrpl	r3, [r5, #0]
 800cb18:	781b      	ldrbpl	r3, [r3, #0]
 800cb1a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cb1e:	682a      	ldr	r2, [r5, #0]
 800cb20:	686b      	ldr	r3, [r5, #4]
 800cb22:	3201      	adds	r2, #1
 800cb24:	602a      	str	r2, [r5, #0]
 800cb26:	68a2      	ldr	r2, [r4, #8]
 800cb28:	3b01      	subs	r3, #1
 800cb2a:	3a01      	subs	r2, #1
 800cb2c:	606b      	str	r3, [r5, #4]
 800cb2e:	3701      	adds	r7, #1
 800cb30:	60a2      	str	r2, [r4, #8]
 800cb32:	b142      	cbz	r2, 800cb46 <_scanf_chars+0x8e>
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	dcd7      	bgt.n	800cae8 <_scanf_chars+0x30>
 800cb38:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cb3c:	4629      	mov	r1, r5
 800cb3e:	4640      	mov	r0, r8
 800cb40:	4798      	blx	r3
 800cb42:	2800      	cmp	r0, #0
 800cb44:	d0d0      	beq.n	800cae8 <_scanf_chars+0x30>
 800cb46:	6823      	ldr	r3, [r4, #0]
 800cb48:	f013 0310 	ands.w	r3, r3, #16
 800cb4c:	d105      	bne.n	800cb5a <_scanf_chars+0xa2>
 800cb4e:	68e2      	ldr	r2, [r4, #12]
 800cb50:	3201      	adds	r2, #1
 800cb52:	60e2      	str	r2, [r4, #12]
 800cb54:	69a2      	ldr	r2, [r4, #24]
 800cb56:	b102      	cbz	r2, 800cb5a <_scanf_chars+0xa2>
 800cb58:	7033      	strb	r3, [r6, #0]
 800cb5a:	6923      	ldr	r3, [r4, #16]
 800cb5c:	441f      	add	r7, r3
 800cb5e:	6127      	str	r7, [r4, #16]
 800cb60:	2000      	movs	r0, #0
 800cb62:	e7cb      	b.n	800cafc <_scanf_chars+0x44>
 800cb64:	0800e711 	.word	0x0800e711

0800cb68 <_scanf_i>:
 800cb68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb6c:	4698      	mov	r8, r3
 800cb6e:	4b74      	ldr	r3, [pc, #464]	; (800cd40 <_scanf_i+0x1d8>)
 800cb70:	460c      	mov	r4, r1
 800cb72:	4682      	mov	sl, r0
 800cb74:	4616      	mov	r6, r2
 800cb76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cb7a:	b087      	sub	sp, #28
 800cb7c:	ab03      	add	r3, sp, #12
 800cb7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cb82:	4b70      	ldr	r3, [pc, #448]	; (800cd44 <_scanf_i+0x1dc>)
 800cb84:	69a1      	ldr	r1, [r4, #24]
 800cb86:	4a70      	ldr	r2, [pc, #448]	; (800cd48 <_scanf_i+0x1e0>)
 800cb88:	2903      	cmp	r1, #3
 800cb8a:	bf18      	it	ne
 800cb8c:	461a      	movne	r2, r3
 800cb8e:	68a3      	ldr	r3, [r4, #8]
 800cb90:	9201      	str	r2, [sp, #4]
 800cb92:	1e5a      	subs	r2, r3, #1
 800cb94:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cb98:	bf88      	it	hi
 800cb9a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800cb9e:	4627      	mov	r7, r4
 800cba0:	bf82      	ittt	hi
 800cba2:	eb03 0905 	addhi.w	r9, r3, r5
 800cba6:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cbaa:	60a3      	strhi	r3, [r4, #8]
 800cbac:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cbb0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800cbb4:	bf98      	it	ls
 800cbb6:	f04f 0900 	movls.w	r9, #0
 800cbba:	6023      	str	r3, [r4, #0]
 800cbbc:	463d      	mov	r5, r7
 800cbbe:	f04f 0b00 	mov.w	fp, #0
 800cbc2:	6831      	ldr	r1, [r6, #0]
 800cbc4:	ab03      	add	r3, sp, #12
 800cbc6:	7809      	ldrb	r1, [r1, #0]
 800cbc8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cbcc:	2202      	movs	r2, #2
 800cbce:	f7f3 fb4f 	bl	8000270 <memchr>
 800cbd2:	b328      	cbz	r0, 800cc20 <_scanf_i+0xb8>
 800cbd4:	f1bb 0f01 	cmp.w	fp, #1
 800cbd8:	d159      	bne.n	800cc8e <_scanf_i+0x126>
 800cbda:	6862      	ldr	r2, [r4, #4]
 800cbdc:	b92a      	cbnz	r2, 800cbea <_scanf_i+0x82>
 800cbde:	6822      	ldr	r2, [r4, #0]
 800cbe0:	2308      	movs	r3, #8
 800cbe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbe6:	6063      	str	r3, [r4, #4]
 800cbe8:	6022      	str	r2, [r4, #0]
 800cbea:	6822      	ldr	r2, [r4, #0]
 800cbec:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800cbf0:	6022      	str	r2, [r4, #0]
 800cbf2:	68a2      	ldr	r2, [r4, #8]
 800cbf4:	1e51      	subs	r1, r2, #1
 800cbf6:	60a1      	str	r1, [r4, #8]
 800cbf8:	b192      	cbz	r2, 800cc20 <_scanf_i+0xb8>
 800cbfa:	6832      	ldr	r2, [r6, #0]
 800cbfc:	1c51      	adds	r1, r2, #1
 800cbfe:	6031      	str	r1, [r6, #0]
 800cc00:	7812      	ldrb	r2, [r2, #0]
 800cc02:	f805 2b01 	strb.w	r2, [r5], #1
 800cc06:	6872      	ldr	r2, [r6, #4]
 800cc08:	3a01      	subs	r2, #1
 800cc0a:	2a00      	cmp	r2, #0
 800cc0c:	6072      	str	r2, [r6, #4]
 800cc0e:	dc07      	bgt.n	800cc20 <_scanf_i+0xb8>
 800cc10:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800cc14:	4631      	mov	r1, r6
 800cc16:	4650      	mov	r0, sl
 800cc18:	4790      	blx	r2
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	f040 8085 	bne.w	800cd2a <_scanf_i+0x1c2>
 800cc20:	f10b 0b01 	add.w	fp, fp, #1
 800cc24:	f1bb 0f03 	cmp.w	fp, #3
 800cc28:	d1cb      	bne.n	800cbc2 <_scanf_i+0x5a>
 800cc2a:	6863      	ldr	r3, [r4, #4]
 800cc2c:	b90b      	cbnz	r3, 800cc32 <_scanf_i+0xca>
 800cc2e:	230a      	movs	r3, #10
 800cc30:	6063      	str	r3, [r4, #4]
 800cc32:	6863      	ldr	r3, [r4, #4]
 800cc34:	4945      	ldr	r1, [pc, #276]	; (800cd4c <_scanf_i+0x1e4>)
 800cc36:	6960      	ldr	r0, [r4, #20]
 800cc38:	1ac9      	subs	r1, r1, r3
 800cc3a:	f000 f8b5 	bl	800cda8 <__sccl>
 800cc3e:	f04f 0b00 	mov.w	fp, #0
 800cc42:	68a3      	ldr	r3, [r4, #8]
 800cc44:	6822      	ldr	r2, [r4, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d03d      	beq.n	800ccc6 <_scanf_i+0x15e>
 800cc4a:	6831      	ldr	r1, [r6, #0]
 800cc4c:	6960      	ldr	r0, [r4, #20]
 800cc4e:	f891 c000 	ldrb.w	ip, [r1]
 800cc52:	f810 000c 	ldrb.w	r0, [r0, ip]
 800cc56:	2800      	cmp	r0, #0
 800cc58:	d035      	beq.n	800ccc6 <_scanf_i+0x15e>
 800cc5a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800cc5e:	d124      	bne.n	800ccaa <_scanf_i+0x142>
 800cc60:	0510      	lsls	r0, r2, #20
 800cc62:	d522      	bpl.n	800ccaa <_scanf_i+0x142>
 800cc64:	f10b 0b01 	add.w	fp, fp, #1
 800cc68:	f1b9 0f00 	cmp.w	r9, #0
 800cc6c:	d003      	beq.n	800cc76 <_scanf_i+0x10e>
 800cc6e:	3301      	adds	r3, #1
 800cc70:	f109 39ff 	add.w	r9, r9, #4294967295
 800cc74:	60a3      	str	r3, [r4, #8]
 800cc76:	6873      	ldr	r3, [r6, #4]
 800cc78:	3b01      	subs	r3, #1
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	6073      	str	r3, [r6, #4]
 800cc7e:	dd1b      	ble.n	800ccb8 <_scanf_i+0x150>
 800cc80:	6833      	ldr	r3, [r6, #0]
 800cc82:	3301      	adds	r3, #1
 800cc84:	6033      	str	r3, [r6, #0]
 800cc86:	68a3      	ldr	r3, [r4, #8]
 800cc88:	3b01      	subs	r3, #1
 800cc8a:	60a3      	str	r3, [r4, #8]
 800cc8c:	e7d9      	b.n	800cc42 <_scanf_i+0xda>
 800cc8e:	f1bb 0f02 	cmp.w	fp, #2
 800cc92:	d1ae      	bne.n	800cbf2 <_scanf_i+0x8a>
 800cc94:	6822      	ldr	r2, [r4, #0]
 800cc96:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800cc9a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cc9e:	d1bf      	bne.n	800cc20 <_scanf_i+0xb8>
 800cca0:	2310      	movs	r3, #16
 800cca2:	6063      	str	r3, [r4, #4]
 800cca4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cca8:	e7a2      	b.n	800cbf0 <_scanf_i+0x88>
 800ccaa:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ccae:	6022      	str	r2, [r4, #0]
 800ccb0:	780b      	ldrb	r3, [r1, #0]
 800ccb2:	f805 3b01 	strb.w	r3, [r5], #1
 800ccb6:	e7de      	b.n	800cc76 <_scanf_i+0x10e>
 800ccb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ccbc:	4631      	mov	r1, r6
 800ccbe:	4650      	mov	r0, sl
 800ccc0:	4798      	blx	r3
 800ccc2:	2800      	cmp	r0, #0
 800ccc4:	d0df      	beq.n	800cc86 <_scanf_i+0x11e>
 800ccc6:	6823      	ldr	r3, [r4, #0]
 800ccc8:	05d9      	lsls	r1, r3, #23
 800ccca:	d50d      	bpl.n	800cce8 <_scanf_i+0x180>
 800cccc:	42bd      	cmp	r5, r7
 800ccce:	d909      	bls.n	800cce4 <_scanf_i+0x17c>
 800ccd0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ccd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ccd8:	4632      	mov	r2, r6
 800ccda:	4650      	mov	r0, sl
 800ccdc:	4798      	blx	r3
 800ccde:	f105 39ff 	add.w	r9, r5, #4294967295
 800cce2:	464d      	mov	r5, r9
 800cce4:	42bd      	cmp	r5, r7
 800cce6:	d028      	beq.n	800cd3a <_scanf_i+0x1d2>
 800cce8:	6822      	ldr	r2, [r4, #0]
 800ccea:	f012 0210 	ands.w	r2, r2, #16
 800ccee:	d113      	bne.n	800cd18 <_scanf_i+0x1b0>
 800ccf0:	702a      	strb	r2, [r5, #0]
 800ccf2:	6863      	ldr	r3, [r4, #4]
 800ccf4:	9e01      	ldr	r6, [sp, #4]
 800ccf6:	4639      	mov	r1, r7
 800ccf8:	4650      	mov	r0, sl
 800ccfa:	47b0      	blx	r6
 800ccfc:	f8d8 3000 	ldr.w	r3, [r8]
 800cd00:	6821      	ldr	r1, [r4, #0]
 800cd02:	1d1a      	adds	r2, r3, #4
 800cd04:	f8c8 2000 	str.w	r2, [r8]
 800cd08:	f011 0f20 	tst.w	r1, #32
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	d00f      	beq.n	800cd30 <_scanf_i+0x1c8>
 800cd10:	6018      	str	r0, [r3, #0]
 800cd12:	68e3      	ldr	r3, [r4, #12]
 800cd14:	3301      	adds	r3, #1
 800cd16:	60e3      	str	r3, [r4, #12]
 800cd18:	1bed      	subs	r5, r5, r7
 800cd1a:	44ab      	add	fp, r5
 800cd1c:	6925      	ldr	r5, [r4, #16]
 800cd1e:	445d      	add	r5, fp
 800cd20:	6125      	str	r5, [r4, #16]
 800cd22:	2000      	movs	r0, #0
 800cd24:	b007      	add	sp, #28
 800cd26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd2a:	f04f 0b00 	mov.w	fp, #0
 800cd2e:	e7ca      	b.n	800ccc6 <_scanf_i+0x15e>
 800cd30:	07ca      	lsls	r2, r1, #31
 800cd32:	bf4c      	ite	mi
 800cd34:	8018      	strhmi	r0, [r3, #0]
 800cd36:	6018      	strpl	r0, [r3, #0]
 800cd38:	e7eb      	b.n	800cd12 <_scanf_i+0x1aa>
 800cd3a:	2001      	movs	r0, #1
 800cd3c:	e7f2      	b.n	800cd24 <_scanf_i+0x1bc>
 800cd3e:	bf00      	nop
 800cd40:	0800e660 	.word	0x0800e660
 800cd44:	0800cf15 	.word	0x0800cf15
 800cd48:	0800a5b1 	.word	0x0800a5b1
 800cd4c:	0800eaae 	.word	0x0800eaae

0800cd50 <_read_r>:
 800cd50:	b538      	push	{r3, r4, r5, lr}
 800cd52:	4d07      	ldr	r5, [pc, #28]	; (800cd70 <_read_r+0x20>)
 800cd54:	4604      	mov	r4, r0
 800cd56:	4608      	mov	r0, r1
 800cd58:	4611      	mov	r1, r2
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	602a      	str	r2, [r5, #0]
 800cd5e:	461a      	mov	r2, r3
 800cd60:	f7f5 fff4 	bl	8002d4c <_read>
 800cd64:	1c43      	adds	r3, r0, #1
 800cd66:	d102      	bne.n	800cd6e <_read_r+0x1e>
 800cd68:	682b      	ldr	r3, [r5, #0]
 800cd6a:	b103      	cbz	r3, 800cd6e <_read_r+0x1e>
 800cd6c:	6023      	str	r3, [r4, #0]
 800cd6e:	bd38      	pop	{r3, r4, r5, pc}
 800cd70:	200187bc 	.word	0x200187bc
 800cd74:	00000000 	.word	0x00000000

0800cd78 <nan>:
 800cd78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cd80 <nan+0x8>
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop
 800cd80:	00000000 	.word	0x00000000
 800cd84:	7ff80000 	.word	0x7ff80000

0800cd88 <_sbrk_r>:
 800cd88:	b538      	push	{r3, r4, r5, lr}
 800cd8a:	4d06      	ldr	r5, [pc, #24]	; (800cda4 <_sbrk_r+0x1c>)
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	4604      	mov	r4, r0
 800cd90:	4608      	mov	r0, r1
 800cd92:	602b      	str	r3, [r5, #0]
 800cd94:	f7f6 f848 	bl	8002e28 <_sbrk>
 800cd98:	1c43      	adds	r3, r0, #1
 800cd9a:	d102      	bne.n	800cda2 <_sbrk_r+0x1a>
 800cd9c:	682b      	ldr	r3, [r5, #0]
 800cd9e:	b103      	cbz	r3, 800cda2 <_sbrk_r+0x1a>
 800cda0:	6023      	str	r3, [r4, #0]
 800cda2:	bd38      	pop	{r3, r4, r5, pc}
 800cda4:	200187bc 	.word	0x200187bc

0800cda8 <__sccl>:
 800cda8:	b570      	push	{r4, r5, r6, lr}
 800cdaa:	780b      	ldrb	r3, [r1, #0]
 800cdac:	4604      	mov	r4, r0
 800cdae:	2b5e      	cmp	r3, #94	; 0x5e
 800cdb0:	bf0b      	itete	eq
 800cdb2:	784b      	ldrbeq	r3, [r1, #1]
 800cdb4:	1c48      	addne	r0, r1, #1
 800cdb6:	1c88      	addeq	r0, r1, #2
 800cdb8:	2200      	movne	r2, #0
 800cdba:	bf08      	it	eq
 800cdbc:	2201      	moveq	r2, #1
 800cdbe:	1e61      	subs	r1, r4, #1
 800cdc0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800cdc4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800cdc8:	42a9      	cmp	r1, r5
 800cdca:	d1fb      	bne.n	800cdc4 <__sccl+0x1c>
 800cdcc:	b90b      	cbnz	r3, 800cdd2 <__sccl+0x2a>
 800cdce:	3801      	subs	r0, #1
 800cdd0:	bd70      	pop	{r4, r5, r6, pc}
 800cdd2:	f082 0101 	eor.w	r1, r2, #1
 800cdd6:	54e1      	strb	r1, [r4, r3]
 800cdd8:	1c42      	adds	r2, r0, #1
 800cdda:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800cdde:	2d2d      	cmp	r5, #45	; 0x2d
 800cde0:	f102 36ff 	add.w	r6, r2, #4294967295
 800cde4:	4610      	mov	r0, r2
 800cde6:	d006      	beq.n	800cdf6 <__sccl+0x4e>
 800cde8:	2d5d      	cmp	r5, #93	; 0x5d
 800cdea:	d0f1      	beq.n	800cdd0 <__sccl+0x28>
 800cdec:	b90d      	cbnz	r5, 800cdf2 <__sccl+0x4a>
 800cdee:	4630      	mov	r0, r6
 800cdf0:	e7ee      	b.n	800cdd0 <__sccl+0x28>
 800cdf2:	462b      	mov	r3, r5
 800cdf4:	e7ef      	b.n	800cdd6 <__sccl+0x2e>
 800cdf6:	7816      	ldrb	r6, [r2, #0]
 800cdf8:	2e5d      	cmp	r6, #93	; 0x5d
 800cdfa:	d0fa      	beq.n	800cdf2 <__sccl+0x4a>
 800cdfc:	42b3      	cmp	r3, r6
 800cdfe:	dcf8      	bgt.n	800cdf2 <__sccl+0x4a>
 800ce00:	4618      	mov	r0, r3
 800ce02:	3001      	adds	r0, #1
 800ce04:	4286      	cmp	r6, r0
 800ce06:	5421      	strb	r1, [r4, r0]
 800ce08:	dcfb      	bgt.n	800ce02 <__sccl+0x5a>
 800ce0a:	43d8      	mvns	r0, r3
 800ce0c:	4430      	add	r0, r6
 800ce0e:	1c5d      	adds	r5, r3, #1
 800ce10:	42b3      	cmp	r3, r6
 800ce12:	bfa8      	it	ge
 800ce14:	2000      	movge	r0, #0
 800ce16:	182b      	adds	r3, r5, r0
 800ce18:	3202      	adds	r2, #2
 800ce1a:	e7de      	b.n	800cdda <__sccl+0x32>

0800ce1c <_strtoul_l.isra.0>:
 800ce1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce20:	4e3b      	ldr	r6, [pc, #236]	; (800cf10 <_strtoul_l.isra.0+0xf4>)
 800ce22:	4686      	mov	lr, r0
 800ce24:	468c      	mov	ip, r1
 800ce26:	4660      	mov	r0, ip
 800ce28:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800ce2c:	5da5      	ldrb	r5, [r4, r6]
 800ce2e:	f015 0508 	ands.w	r5, r5, #8
 800ce32:	d1f8      	bne.n	800ce26 <_strtoul_l.isra.0+0xa>
 800ce34:	2c2d      	cmp	r4, #45	; 0x2d
 800ce36:	d134      	bne.n	800cea2 <_strtoul_l.isra.0+0x86>
 800ce38:	f89c 4000 	ldrb.w	r4, [ip]
 800ce3c:	f04f 0801 	mov.w	r8, #1
 800ce40:	f100 0c02 	add.w	ip, r0, #2
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d05e      	beq.n	800cf06 <_strtoul_l.isra.0+0xea>
 800ce48:	2b10      	cmp	r3, #16
 800ce4a:	d10c      	bne.n	800ce66 <_strtoul_l.isra.0+0x4a>
 800ce4c:	2c30      	cmp	r4, #48	; 0x30
 800ce4e:	d10a      	bne.n	800ce66 <_strtoul_l.isra.0+0x4a>
 800ce50:	f89c 0000 	ldrb.w	r0, [ip]
 800ce54:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ce58:	2858      	cmp	r0, #88	; 0x58
 800ce5a:	d14f      	bne.n	800cefc <_strtoul_l.isra.0+0xe0>
 800ce5c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800ce60:	2310      	movs	r3, #16
 800ce62:	f10c 0c02 	add.w	ip, ip, #2
 800ce66:	f04f 37ff 	mov.w	r7, #4294967295
 800ce6a:	2500      	movs	r5, #0
 800ce6c:	fbb7 f7f3 	udiv	r7, r7, r3
 800ce70:	fb03 f907 	mul.w	r9, r3, r7
 800ce74:	ea6f 0909 	mvn.w	r9, r9
 800ce78:	4628      	mov	r0, r5
 800ce7a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800ce7e:	2e09      	cmp	r6, #9
 800ce80:	d818      	bhi.n	800ceb4 <_strtoul_l.isra.0+0x98>
 800ce82:	4634      	mov	r4, r6
 800ce84:	42a3      	cmp	r3, r4
 800ce86:	dd24      	ble.n	800ced2 <_strtoul_l.isra.0+0xb6>
 800ce88:	2d00      	cmp	r5, #0
 800ce8a:	db1f      	blt.n	800cecc <_strtoul_l.isra.0+0xb0>
 800ce8c:	4287      	cmp	r7, r0
 800ce8e:	d31d      	bcc.n	800cecc <_strtoul_l.isra.0+0xb0>
 800ce90:	d101      	bne.n	800ce96 <_strtoul_l.isra.0+0x7a>
 800ce92:	45a1      	cmp	r9, r4
 800ce94:	db1a      	blt.n	800cecc <_strtoul_l.isra.0+0xb0>
 800ce96:	fb00 4003 	mla	r0, r0, r3, r4
 800ce9a:	2501      	movs	r5, #1
 800ce9c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800cea0:	e7eb      	b.n	800ce7a <_strtoul_l.isra.0+0x5e>
 800cea2:	2c2b      	cmp	r4, #43	; 0x2b
 800cea4:	bf08      	it	eq
 800cea6:	f89c 4000 	ldrbeq.w	r4, [ip]
 800ceaa:	46a8      	mov	r8, r5
 800ceac:	bf08      	it	eq
 800ceae:	f100 0c02 	addeq.w	ip, r0, #2
 800ceb2:	e7c7      	b.n	800ce44 <_strtoul_l.isra.0+0x28>
 800ceb4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800ceb8:	2e19      	cmp	r6, #25
 800ceba:	d801      	bhi.n	800cec0 <_strtoul_l.isra.0+0xa4>
 800cebc:	3c37      	subs	r4, #55	; 0x37
 800cebe:	e7e1      	b.n	800ce84 <_strtoul_l.isra.0+0x68>
 800cec0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800cec4:	2e19      	cmp	r6, #25
 800cec6:	d804      	bhi.n	800ced2 <_strtoul_l.isra.0+0xb6>
 800cec8:	3c57      	subs	r4, #87	; 0x57
 800ceca:	e7db      	b.n	800ce84 <_strtoul_l.isra.0+0x68>
 800cecc:	f04f 35ff 	mov.w	r5, #4294967295
 800ced0:	e7e4      	b.n	800ce9c <_strtoul_l.isra.0+0x80>
 800ced2:	2d00      	cmp	r5, #0
 800ced4:	da07      	bge.n	800cee6 <_strtoul_l.isra.0+0xca>
 800ced6:	2322      	movs	r3, #34	; 0x22
 800ced8:	f8ce 3000 	str.w	r3, [lr]
 800cedc:	f04f 30ff 	mov.w	r0, #4294967295
 800cee0:	b942      	cbnz	r2, 800cef4 <_strtoul_l.isra.0+0xd8>
 800cee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cee6:	f1b8 0f00 	cmp.w	r8, #0
 800ceea:	d000      	beq.n	800ceee <_strtoul_l.isra.0+0xd2>
 800ceec:	4240      	negs	r0, r0
 800ceee:	2a00      	cmp	r2, #0
 800cef0:	d0f7      	beq.n	800cee2 <_strtoul_l.isra.0+0xc6>
 800cef2:	b10d      	cbz	r5, 800cef8 <_strtoul_l.isra.0+0xdc>
 800cef4:	f10c 31ff 	add.w	r1, ip, #4294967295
 800cef8:	6011      	str	r1, [r2, #0]
 800cefa:	e7f2      	b.n	800cee2 <_strtoul_l.isra.0+0xc6>
 800cefc:	2430      	movs	r4, #48	; 0x30
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d1b1      	bne.n	800ce66 <_strtoul_l.isra.0+0x4a>
 800cf02:	2308      	movs	r3, #8
 800cf04:	e7af      	b.n	800ce66 <_strtoul_l.isra.0+0x4a>
 800cf06:	2c30      	cmp	r4, #48	; 0x30
 800cf08:	d0a2      	beq.n	800ce50 <_strtoul_l.isra.0+0x34>
 800cf0a:	230a      	movs	r3, #10
 800cf0c:	e7ab      	b.n	800ce66 <_strtoul_l.isra.0+0x4a>
 800cf0e:	bf00      	nop
 800cf10:	0800e711 	.word	0x0800e711

0800cf14 <_strtoul_r>:
 800cf14:	f7ff bf82 	b.w	800ce1c <_strtoul_l.isra.0>

0800cf18 <__submore>:
 800cf18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf1c:	460c      	mov	r4, r1
 800cf1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cf20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf24:	4299      	cmp	r1, r3
 800cf26:	d11d      	bne.n	800cf64 <__submore+0x4c>
 800cf28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cf2c:	f7ff fa3c 	bl	800c3a8 <_malloc_r>
 800cf30:	b918      	cbnz	r0, 800cf3a <__submore+0x22>
 800cf32:	f04f 30ff 	mov.w	r0, #4294967295
 800cf36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf3e:	63a3      	str	r3, [r4, #56]	; 0x38
 800cf40:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800cf44:	6360      	str	r0, [r4, #52]	; 0x34
 800cf46:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800cf4a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800cf4e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800cf52:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800cf56:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800cf5a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800cf5e:	6020      	str	r0, [r4, #0]
 800cf60:	2000      	movs	r0, #0
 800cf62:	e7e8      	b.n	800cf36 <__submore+0x1e>
 800cf64:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cf66:	0077      	lsls	r7, r6, #1
 800cf68:	463a      	mov	r2, r7
 800cf6a:	f000 fa2d 	bl	800d3c8 <_realloc_r>
 800cf6e:	4605      	mov	r5, r0
 800cf70:	2800      	cmp	r0, #0
 800cf72:	d0de      	beq.n	800cf32 <__submore+0x1a>
 800cf74:	eb00 0806 	add.w	r8, r0, r6
 800cf78:	4601      	mov	r1, r0
 800cf7a:	4632      	mov	r2, r6
 800cf7c:	4640      	mov	r0, r8
 800cf7e:	f7fe fce9 	bl	800b954 <memcpy>
 800cf82:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800cf86:	f8c4 8000 	str.w	r8, [r4]
 800cf8a:	e7e9      	b.n	800cf60 <__submore+0x48>

0800cf8c <__ascii_wctomb>:
 800cf8c:	b149      	cbz	r1, 800cfa2 <__ascii_wctomb+0x16>
 800cf8e:	2aff      	cmp	r2, #255	; 0xff
 800cf90:	bf85      	ittet	hi
 800cf92:	238a      	movhi	r3, #138	; 0x8a
 800cf94:	6003      	strhi	r3, [r0, #0]
 800cf96:	700a      	strbls	r2, [r1, #0]
 800cf98:	f04f 30ff 	movhi.w	r0, #4294967295
 800cf9c:	bf98      	it	ls
 800cf9e:	2001      	movls	r0, #1
 800cfa0:	4770      	bx	lr
 800cfa2:	4608      	mov	r0, r1
 800cfa4:	4770      	bx	lr
	...

0800cfa8 <__assert_func>:
 800cfa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfaa:	4614      	mov	r4, r2
 800cfac:	461a      	mov	r2, r3
 800cfae:	4b09      	ldr	r3, [pc, #36]	; (800cfd4 <__assert_func+0x2c>)
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	4605      	mov	r5, r0
 800cfb4:	68d8      	ldr	r0, [r3, #12]
 800cfb6:	b14c      	cbz	r4, 800cfcc <__assert_func+0x24>
 800cfb8:	4b07      	ldr	r3, [pc, #28]	; (800cfd8 <__assert_func+0x30>)
 800cfba:	9100      	str	r1, [sp, #0]
 800cfbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cfc0:	4906      	ldr	r1, [pc, #24]	; (800cfdc <__assert_func+0x34>)
 800cfc2:	462b      	mov	r3, r5
 800cfc4:	f000 f9a6 	bl	800d314 <fiprintf>
 800cfc8:	f000 fc3e 	bl	800d848 <abort>
 800cfcc:	4b04      	ldr	r3, [pc, #16]	; (800cfe0 <__assert_func+0x38>)
 800cfce:	461c      	mov	r4, r3
 800cfd0:	e7f3      	b.n	800cfba <__assert_func+0x12>
 800cfd2:	bf00      	nop
 800cfd4:	20000114 	.word	0x20000114
 800cfd8:	0800eab0 	.word	0x0800eab0
 800cfdc:	0800eabd 	.word	0x0800eabd
 800cfe0:	0800eaeb 	.word	0x0800eaeb

0800cfe4 <__sflush_r>:
 800cfe4:	898a      	ldrh	r2, [r1, #12]
 800cfe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfea:	4605      	mov	r5, r0
 800cfec:	0710      	lsls	r0, r2, #28
 800cfee:	460c      	mov	r4, r1
 800cff0:	d458      	bmi.n	800d0a4 <__sflush_r+0xc0>
 800cff2:	684b      	ldr	r3, [r1, #4]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	dc05      	bgt.n	800d004 <__sflush_r+0x20>
 800cff8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	dc02      	bgt.n	800d004 <__sflush_r+0x20>
 800cffe:	2000      	movs	r0, #0
 800d000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d004:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d006:	2e00      	cmp	r6, #0
 800d008:	d0f9      	beq.n	800cffe <__sflush_r+0x1a>
 800d00a:	2300      	movs	r3, #0
 800d00c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d010:	682f      	ldr	r7, [r5, #0]
 800d012:	602b      	str	r3, [r5, #0]
 800d014:	d032      	beq.n	800d07c <__sflush_r+0x98>
 800d016:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d018:	89a3      	ldrh	r3, [r4, #12]
 800d01a:	075a      	lsls	r2, r3, #29
 800d01c:	d505      	bpl.n	800d02a <__sflush_r+0x46>
 800d01e:	6863      	ldr	r3, [r4, #4]
 800d020:	1ac0      	subs	r0, r0, r3
 800d022:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d024:	b10b      	cbz	r3, 800d02a <__sflush_r+0x46>
 800d026:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d028:	1ac0      	subs	r0, r0, r3
 800d02a:	2300      	movs	r3, #0
 800d02c:	4602      	mov	r2, r0
 800d02e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d030:	6a21      	ldr	r1, [r4, #32]
 800d032:	4628      	mov	r0, r5
 800d034:	47b0      	blx	r6
 800d036:	1c43      	adds	r3, r0, #1
 800d038:	89a3      	ldrh	r3, [r4, #12]
 800d03a:	d106      	bne.n	800d04a <__sflush_r+0x66>
 800d03c:	6829      	ldr	r1, [r5, #0]
 800d03e:	291d      	cmp	r1, #29
 800d040:	d82c      	bhi.n	800d09c <__sflush_r+0xb8>
 800d042:	4a2a      	ldr	r2, [pc, #168]	; (800d0ec <__sflush_r+0x108>)
 800d044:	40ca      	lsrs	r2, r1
 800d046:	07d6      	lsls	r6, r2, #31
 800d048:	d528      	bpl.n	800d09c <__sflush_r+0xb8>
 800d04a:	2200      	movs	r2, #0
 800d04c:	6062      	str	r2, [r4, #4]
 800d04e:	04d9      	lsls	r1, r3, #19
 800d050:	6922      	ldr	r2, [r4, #16]
 800d052:	6022      	str	r2, [r4, #0]
 800d054:	d504      	bpl.n	800d060 <__sflush_r+0x7c>
 800d056:	1c42      	adds	r2, r0, #1
 800d058:	d101      	bne.n	800d05e <__sflush_r+0x7a>
 800d05a:	682b      	ldr	r3, [r5, #0]
 800d05c:	b903      	cbnz	r3, 800d060 <__sflush_r+0x7c>
 800d05e:	6560      	str	r0, [r4, #84]	; 0x54
 800d060:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d062:	602f      	str	r7, [r5, #0]
 800d064:	2900      	cmp	r1, #0
 800d066:	d0ca      	beq.n	800cffe <__sflush_r+0x1a>
 800d068:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d06c:	4299      	cmp	r1, r3
 800d06e:	d002      	beq.n	800d076 <__sflush_r+0x92>
 800d070:	4628      	mov	r0, r5
 800d072:	f7ff f949 	bl	800c308 <_free_r>
 800d076:	2000      	movs	r0, #0
 800d078:	6360      	str	r0, [r4, #52]	; 0x34
 800d07a:	e7c1      	b.n	800d000 <__sflush_r+0x1c>
 800d07c:	6a21      	ldr	r1, [r4, #32]
 800d07e:	2301      	movs	r3, #1
 800d080:	4628      	mov	r0, r5
 800d082:	47b0      	blx	r6
 800d084:	1c41      	adds	r1, r0, #1
 800d086:	d1c7      	bne.n	800d018 <__sflush_r+0x34>
 800d088:	682b      	ldr	r3, [r5, #0]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d0c4      	beq.n	800d018 <__sflush_r+0x34>
 800d08e:	2b1d      	cmp	r3, #29
 800d090:	d001      	beq.n	800d096 <__sflush_r+0xb2>
 800d092:	2b16      	cmp	r3, #22
 800d094:	d101      	bne.n	800d09a <__sflush_r+0xb6>
 800d096:	602f      	str	r7, [r5, #0]
 800d098:	e7b1      	b.n	800cffe <__sflush_r+0x1a>
 800d09a:	89a3      	ldrh	r3, [r4, #12]
 800d09c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0a0:	81a3      	strh	r3, [r4, #12]
 800d0a2:	e7ad      	b.n	800d000 <__sflush_r+0x1c>
 800d0a4:	690f      	ldr	r7, [r1, #16]
 800d0a6:	2f00      	cmp	r7, #0
 800d0a8:	d0a9      	beq.n	800cffe <__sflush_r+0x1a>
 800d0aa:	0793      	lsls	r3, r2, #30
 800d0ac:	680e      	ldr	r6, [r1, #0]
 800d0ae:	bf08      	it	eq
 800d0b0:	694b      	ldreq	r3, [r1, #20]
 800d0b2:	600f      	str	r7, [r1, #0]
 800d0b4:	bf18      	it	ne
 800d0b6:	2300      	movne	r3, #0
 800d0b8:	eba6 0807 	sub.w	r8, r6, r7
 800d0bc:	608b      	str	r3, [r1, #8]
 800d0be:	f1b8 0f00 	cmp.w	r8, #0
 800d0c2:	dd9c      	ble.n	800cffe <__sflush_r+0x1a>
 800d0c4:	6a21      	ldr	r1, [r4, #32]
 800d0c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d0c8:	4643      	mov	r3, r8
 800d0ca:	463a      	mov	r2, r7
 800d0cc:	4628      	mov	r0, r5
 800d0ce:	47b0      	blx	r6
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	dc06      	bgt.n	800d0e2 <__sflush_r+0xfe>
 800d0d4:	89a3      	ldrh	r3, [r4, #12]
 800d0d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0da:	81a3      	strh	r3, [r4, #12]
 800d0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e0:	e78e      	b.n	800d000 <__sflush_r+0x1c>
 800d0e2:	4407      	add	r7, r0
 800d0e4:	eba8 0800 	sub.w	r8, r8, r0
 800d0e8:	e7e9      	b.n	800d0be <__sflush_r+0xda>
 800d0ea:	bf00      	nop
 800d0ec:	20400001 	.word	0x20400001

0800d0f0 <_fflush_r>:
 800d0f0:	b538      	push	{r3, r4, r5, lr}
 800d0f2:	690b      	ldr	r3, [r1, #16]
 800d0f4:	4605      	mov	r5, r0
 800d0f6:	460c      	mov	r4, r1
 800d0f8:	b913      	cbnz	r3, 800d100 <_fflush_r+0x10>
 800d0fa:	2500      	movs	r5, #0
 800d0fc:	4628      	mov	r0, r5
 800d0fe:	bd38      	pop	{r3, r4, r5, pc}
 800d100:	b118      	cbz	r0, 800d10a <_fflush_r+0x1a>
 800d102:	6983      	ldr	r3, [r0, #24]
 800d104:	b90b      	cbnz	r3, 800d10a <_fflush_r+0x1a>
 800d106:	f000 f887 	bl	800d218 <__sinit>
 800d10a:	4b14      	ldr	r3, [pc, #80]	; (800d15c <_fflush_r+0x6c>)
 800d10c:	429c      	cmp	r4, r3
 800d10e:	d11b      	bne.n	800d148 <_fflush_r+0x58>
 800d110:	686c      	ldr	r4, [r5, #4]
 800d112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d0ef      	beq.n	800d0fa <_fflush_r+0xa>
 800d11a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d11c:	07d0      	lsls	r0, r2, #31
 800d11e:	d404      	bmi.n	800d12a <_fflush_r+0x3a>
 800d120:	0599      	lsls	r1, r3, #22
 800d122:	d402      	bmi.n	800d12a <_fflush_r+0x3a>
 800d124:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d126:	f000 f927 	bl	800d378 <__retarget_lock_acquire_recursive>
 800d12a:	4628      	mov	r0, r5
 800d12c:	4621      	mov	r1, r4
 800d12e:	f7ff ff59 	bl	800cfe4 <__sflush_r>
 800d132:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d134:	07da      	lsls	r2, r3, #31
 800d136:	4605      	mov	r5, r0
 800d138:	d4e0      	bmi.n	800d0fc <_fflush_r+0xc>
 800d13a:	89a3      	ldrh	r3, [r4, #12]
 800d13c:	059b      	lsls	r3, r3, #22
 800d13e:	d4dd      	bmi.n	800d0fc <_fflush_r+0xc>
 800d140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d142:	f000 f91a 	bl	800d37a <__retarget_lock_release_recursive>
 800d146:	e7d9      	b.n	800d0fc <_fflush_r+0xc>
 800d148:	4b05      	ldr	r3, [pc, #20]	; (800d160 <_fflush_r+0x70>)
 800d14a:	429c      	cmp	r4, r3
 800d14c:	d101      	bne.n	800d152 <_fflush_r+0x62>
 800d14e:	68ac      	ldr	r4, [r5, #8]
 800d150:	e7df      	b.n	800d112 <_fflush_r+0x22>
 800d152:	4b04      	ldr	r3, [pc, #16]	; (800d164 <_fflush_r+0x74>)
 800d154:	429c      	cmp	r4, r3
 800d156:	bf08      	it	eq
 800d158:	68ec      	ldreq	r4, [r5, #12]
 800d15a:	e7da      	b.n	800d112 <_fflush_r+0x22>
 800d15c:	0800eb0c 	.word	0x0800eb0c
 800d160:	0800eb2c 	.word	0x0800eb2c
 800d164:	0800eaec 	.word	0x0800eaec

0800d168 <std>:
 800d168:	2300      	movs	r3, #0
 800d16a:	b510      	push	{r4, lr}
 800d16c:	4604      	mov	r4, r0
 800d16e:	e9c0 3300 	strd	r3, r3, [r0]
 800d172:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d176:	6083      	str	r3, [r0, #8]
 800d178:	8181      	strh	r1, [r0, #12]
 800d17a:	6643      	str	r3, [r0, #100]	; 0x64
 800d17c:	81c2      	strh	r2, [r0, #14]
 800d17e:	6183      	str	r3, [r0, #24]
 800d180:	4619      	mov	r1, r3
 800d182:	2208      	movs	r2, #8
 800d184:	305c      	adds	r0, #92	; 0x5c
 800d186:	f7fb fc85 	bl	8008a94 <memset>
 800d18a:	4b05      	ldr	r3, [pc, #20]	; (800d1a0 <std+0x38>)
 800d18c:	6263      	str	r3, [r4, #36]	; 0x24
 800d18e:	4b05      	ldr	r3, [pc, #20]	; (800d1a4 <std+0x3c>)
 800d190:	62a3      	str	r3, [r4, #40]	; 0x28
 800d192:	4b05      	ldr	r3, [pc, #20]	; (800d1a8 <std+0x40>)
 800d194:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d196:	4b05      	ldr	r3, [pc, #20]	; (800d1ac <std+0x44>)
 800d198:	6224      	str	r4, [r4, #32]
 800d19a:	6323      	str	r3, [r4, #48]	; 0x30
 800d19c:	bd10      	pop	{r4, pc}
 800d19e:	bf00      	nop
 800d1a0:	080097d9 	.word	0x080097d9
 800d1a4:	080097ff 	.word	0x080097ff
 800d1a8:	08009837 	.word	0x08009837
 800d1ac:	0800985b 	.word	0x0800985b

0800d1b0 <_cleanup_r>:
 800d1b0:	4901      	ldr	r1, [pc, #4]	; (800d1b8 <_cleanup_r+0x8>)
 800d1b2:	f000 b8c1 	b.w	800d338 <_fwalk_reent>
 800d1b6:	bf00      	nop
 800d1b8:	0800d0f1 	.word	0x0800d0f1

0800d1bc <__sfmoreglue>:
 800d1bc:	b570      	push	{r4, r5, r6, lr}
 800d1be:	1e4a      	subs	r2, r1, #1
 800d1c0:	2568      	movs	r5, #104	; 0x68
 800d1c2:	4355      	muls	r5, r2
 800d1c4:	460e      	mov	r6, r1
 800d1c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d1ca:	f7ff f8ed 	bl	800c3a8 <_malloc_r>
 800d1ce:	4604      	mov	r4, r0
 800d1d0:	b140      	cbz	r0, 800d1e4 <__sfmoreglue+0x28>
 800d1d2:	2100      	movs	r1, #0
 800d1d4:	e9c0 1600 	strd	r1, r6, [r0]
 800d1d8:	300c      	adds	r0, #12
 800d1da:	60a0      	str	r0, [r4, #8]
 800d1dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d1e0:	f7fb fc58 	bl	8008a94 <memset>
 800d1e4:	4620      	mov	r0, r4
 800d1e6:	bd70      	pop	{r4, r5, r6, pc}

0800d1e8 <__sfp_lock_acquire>:
 800d1e8:	4801      	ldr	r0, [pc, #4]	; (800d1f0 <__sfp_lock_acquire+0x8>)
 800d1ea:	f000 b8c5 	b.w	800d378 <__retarget_lock_acquire_recursive>
 800d1ee:	bf00      	nop
 800d1f0:	200187c8 	.word	0x200187c8

0800d1f4 <__sfp_lock_release>:
 800d1f4:	4801      	ldr	r0, [pc, #4]	; (800d1fc <__sfp_lock_release+0x8>)
 800d1f6:	f000 b8c0 	b.w	800d37a <__retarget_lock_release_recursive>
 800d1fa:	bf00      	nop
 800d1fc:	200187c8 	.word	0x200187c8

0800d200 <__sinit_lock_acquire>:
 800d200:	4801      	ldr	r0, [pc, #4]	; (800d208 <__sinit_lock_acquire+0x8>)
 800d202:	f000 b8b9 	b.w	800d378 <__retarget_lock_acquire_recursive>
 800d206:	bf00      	nop
 800d208:	200187c3 	.word	0x200187c3

0800d20c <__sinit_lock_release>:
 800d20c:	4801      	ldr	r0, [pc, #4]	; (800d214 <__sinit_lock_release+0x8>)
 800d20e:	f000 b8b4 	b.w	800d37a <__retarget_lock_release_recursive>
 800d212:	bf00      	nop
 800d214:	200187c3 	.word	0x200187c3

0800d218 <__sinit>:
 800d218:	b510      	push	{r4, lr}
 800d21a:	4604      	mov	r4, r0
 800d21c:	f7ff fff0 	bl	800d200 <__sinit_lock_acquire>
 800d220:	69a3      	ldr	r3, [r4, #24]
 800d222:	b11b      	cbz	r3, 800d22c <__sinit+0x14>
 800d224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d228:	f7ff bff0 	b.w	800d20c <__sinit_lock_release>
 800d22c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d230:	6523      	str	r3, [r4, #80]	; 0x50
 800d232:	4b13      	ldr	r3, [pc, #76]	; (800d280 <__sinit+0x68>)
 800d234:	4a13      	ldr	r2, [pc, #76]	; (800d284 <__sinit+0x6c>)
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	62a2      	str	r2, [r4, #40]	; 0x28
 800d23a:	42a3      	cmp	r3, r4
 800d23c:	bf04      	itt	eq
 800d23e:	2301      	moveq	r3, #1
 800d240:	61a3      	streq	r3, [r4, #24]
 800d242:	4620      	mov	r0, r4
 800d244:	f000 f820 	bl	800d288 <__sfp>
 800d248:	6060      	str	r0, [r4, #4]
 800d24a:	4620      	mov	r0, r4
 800d24c:	f000 f81c 	bl	800d288 <__sfp>
 800d250:	60a0      	str	r0, [r4, #8]
 800d252:	4620      	mov	r0, r4
 800d254:	f000 f818 	bl	800d288 <__sfp>
 800d258:	2200      	movs	r2, #0
 800d25a:	60e0      	str	r0, [r4, #12]
 800d25c:	2104      	movs	r1, #4
 800d25e:	6860      	ldr	r0, [r4, #4]
 800d260:	f7ff ff82 	bl	800d168 <std>
 800d264:	68a0      	ldr	r0, [r4, #8]
 800d266:	2201      	movs	r2, #1
 800d268:	2109      	movs	r1, #9
 800d26a:	f7ff ff7d 	bl	800d168 <std>
 800d26e:	68e0      	ldr	r0, [r4, #12]
 800d270:	2202      	movs	r2, #2
 800d272:	2112      	movs	r1, #18
 800d274:	f7ff ff78 	bl	800d168 <std>
 800d278:	2301      	movs	r3, #1
 800d27a:	61a3      	str	r3, [r4, #24]
 800d27c:	e7d2      	b.n	800d224 <__sinit+0xc>
 800d27e:	bf00      	nop
 800d280:	0800e684 	.word	0x0800e684
 800d284:	0800d1b1 	.word	0x0800d1b1

0800d288 <__sfp>:
 800d288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d28a:	4607      	mov	r7, r0
 800d28c:	f7ff ffac 	bl	800d1e8 <__sfp_lock_acquire>
 800d290:	4b1e      	ldr	r3, [pc, #120]	; (800d30c <__sfp+0x84>)
 800d292:	681e      	ldr	r6, [r3, #0]
 800d294:	69b3      	ldr	r3, [r6, #24]
 800d296:	b913      	cbnz	r3, 800d29e <__sfp+0x16>
 800d298:	4630      	mov	r0, r6
 800d29a:	f7ff ffbd 	bl	800d218 <__sinit>
 800d29e:	3648      	adds	r6, #72	; 0x48
 800d2a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d2a4:	3b01      	subs	r3, #1
 800d2a6:	d503      	bpl.n	800d2b0 <__sfp+0x28>
 800d2a8:	6833      	ldr	r3, [r6, #0]
 800d2aa:	b30b      	cbz	r3, 800d2f0 <__sfp+0x68>
 800d2ac:	6836      	ldr	r6, [r6, #0]
 800d2ae:	e7f7      	b.n	800d2a0 <__sfp+0x18>
 800d2b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d2b4:	b9d5      	cbnz	r5, 800d2ec <__sfp+0x64>
 800d2b6:	4b16      	ldr	r3, [pc, #88]	; (800d310 <__sfp+0x88>)
 800d2b8:	60e3      	str	r3, [r4, #12]
 800d2ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d2be:	6665      	str	r5, [r4, #100]	; 0x64
 800d2c0:	f000 f859 	bl	800d376 <__retarget_lock_init_recursive>
 800d2c4:	f7ff ff96 	bl	800d1f4 <__sfp_lock_release>
 800d2c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d2cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d2d0:	6025      	str	r5, [r4, #0]
 800d2d2:	61a5      	str	r5, [r4, #24]
 800d2d4:	2208      	movs	r2, #8
 800d2d6:	4629      	mov	r1, r5
 800d2d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d2dc:	f7fb fbda 	bl	8008a94 <memset>
 800d2e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d2e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d2e8:	4620      	mov	r0, r4
 800d2ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2ec:	3468      	adds	r4, #104	; 0x68
 800d2ee:	e7d9      	b.n	800d2a4 <__sfp+0x1c>
 800d2f0:	2104      	movs	r1, #4
 800d2f2:	4638      	mov	r0, r7
 800d2f4:	f7ff ff62 	bl	800d1bc <__sfmoreglue>
 800d2f8:	4604      	mov	r4, r0
 800d2fa:	6030      	str	r0, [r6, #0]
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	d1d5      	bne.n	800d2ac <__sfp+0x24>
 800d300:	f7ff ff78 	bl	800d1f4 <__sfp_lock_release>
 800d304:	230c      	movs	r3, #12
 800d306:	603b      	str	r3, [r7, #0]
 800d308:	e7ee      	b.n	800d2e8 <__sfp+0x60>
 800d30a:	bf00      	nop
 800d30c:	0800e684 	.word	0x0800e684
 800d310:	ffff0001 	.word	0xffff0001

0800d314 <fiprintf>:
 800d314:	b40e      	push	{r1, r2, r3}
 800d316:	b503      	push	{r0, r1, lr}
 800d318:	4601      	mov	r1, r0
 800d31a:	ab03      	add	r3, sp, #12
 800d31c:	4805      	ldr	r0, [pc, #20]	; (800d334 <fiprintf+0x20>)
 800d31e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d322:	6800      	ldr	r0, [r0, #0]
 800d324:	9301      	str	r3, [sp, #4]
 800d326:	f000 f89f 	bl	800d468 <_vfiprintf_r>
 800d32a:	b002      	add	sp, #8
 800d32c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d330:	b003      	add	sp, #12
 800d332:	4770      	bx	lr
 800d334:	20000114 	.word	0x20000114

0800d338 <_fwalk_reent>:
 800d338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d33c:	4606      	mov	r6, r0
 800d33e:	4688      	mov	r8, r1
 800d340:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d344:	2700      	movs	r7, #0
 800d346:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d34a:	f1b9 0901 	subs.w	r9, r9, #1
 800d34e:	d505      	bpl.n	800d35c <_fwalk_reent+0x24>
 800d350:	6824      	ldr	r4, [r4, #0]
 800d352:	2c00      	cmp	r4, #0
 800d354:	d1f7      	bne.n	800d346 <_fwalk_reent+0xe>
 800d356:	4638      	mov	r0, r7
 800d358:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d35c:	89ab      	ldrh	r3, [r5, #12]
 800d35e:	2b01      	cmp	r3, #1
 800d360:	d907      	bls.n	800d372 <_fwalk_reent+0x3a>
 800d362:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d366:	3301      	adds	r3, #1
 800d368:	d003      	beq.n	800d372 <_fwalk_reent+0x3a>
 800d36a:	4629      	mov	r1, r5
 800d36c:	4630      	mov	r0, r6
 800d36e:	47c0      	blx	r8
 800d370:	4307      	orrs	r7, r0
 800d372:	3568      	adds	r5, #104	; 0x68
 800d374:	e7e9      	b.n	800d34a <_fwalk_reent+0x12>

0800d376 <__retarget_lock_init_recursive>:
 800d376:	4770      	bx	lr

0800d378 <__retarget_lock_acquire_recursive>:
 800d378:	4770      	bx	lr

0800d37a <__retarget_lock_release_recursive>:
 800d37a:	4770      	bx	lr

0800d37c <memmove>:
 800d37c:	4288      	cmp	r0, r1
 800d37e:	b510      	push	{r4, lr}
 800d380:	eb01 0402 	add.w	r4, r1, r2
 800d384:	d902      	bls.n	800d38c <memmove+0x10>
 800d386:	4284      	cmp	r4, r0
 800d388:	4623      	mov	r3, r4
 800d38a:	d807      	bhi.n	800d39c <memmove+0x20>
 800d38c:	1e43      	subs	r3, r0, #1
 800d38e:	42a1      	cmp	r1, r4
 800d390:	d008      	beq.n	800d3a4 <memmove+0x28>
 800d392:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d396:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d39a:	e7f8      	b.n	800d38e <memmove+0x12>
 800d39c:	4402      	add	r2, r0
 800d39e:	4601      	mov	r1, r0
 800d3a0:	428a      	cmp	r2, r1
 800d3a2:	d100      	bne.n	800d3a6 <memmove+0x2a>
 800d3a4:	bd10      	pop	{r4, pc}
 800d3a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3ae:	e7f7      	b.n	800d3a0 <memmove+0x24>

0800d3b0 <__malloc_lock>:
 800d3b0:	4801      	ldr	r0, [pc, #4]	; (800d3b8 <__malloc_lock+0x8>)
 800d3b2:	f7ff bfe1 	b.w	800d378 <__retarget_lock_acquire_recursive>
 800d3b6:	bf00      	nop
 800d3b8:	200187c4 	.word	0x200187c4

0800d3bc <__malloc_unlock>:
 800d3bc:	4801      	ldr	r0, [pc, #4]	; (800d3c4 <__malloc_unlock+0x8>)
 800d3be:	f7ff bfdc 	b.w	800d37a <__retarget_lock_release_recursive>
 800d3c2:	bf00      	nop
 800d3c4:	200187c4 	.word	0x200187c4

0800d3c8 <_realloc_r>:
 800d3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ca:	4607      	mov	r7, r0
 800d3cc:	4614      	mov	r4, r2
 800d3ce:	460e      	mov	r6, r1
 800d3d0:	b921      	cbnz	r1, 800d3dc <_realloc_r+0x14>
 800d3d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d3d6:	4611      	mov	r1, r2
 800d3d8:	f7fe bfe6 	b.w	800c3a8 <_malloc_r>
 800d3dc:	b922      	cbnz	r2, 800d3e8 <_realloc_r+0x20>
 800d3de:	f7fe ff93 	bl	800c308 <_free_r>
 800d3e2:	4625      	mov	r5, r4
 800d3e4:	4628      	mov	r0, r5
 800d3e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3e8:	f000 fa9a 	bl	800d920 <_malloc_usable_size_r>
 800d3ec:	42a0      	cmp	r0, r4
 800d3ee:	d20f      	bcs.n	800d410 <_realloc_r+0x48>
 800d3f0:	4621      	mov	r1, r4
 800d3f2:	4638      	mov	r0, r7
 800d3f4:	f7fe ffd8 	bl	800c3a8 <_malloc_r>
 800d3f8:	4605      	mov	r5, r0
 800d3fa:	2800      	cmp	r0, #0
 800d3fc:	d0f2      	beq.n	800d3e4 <_realloc_r+0x1c>
 800d3fe:	4631      	mov	r1, r6
 800d400:	4622      	mov	r2, r4
 800d402:	f7fe faa7 	bl	800b954 <memcpy>
 800d406:	4631      	mov	r1, r6
 800d408:	4638      	mov	r0, r7
 800d40a:	f7fe ff7d 	bl	800c308 <_free_r>
 800d40e:	e7e9      	b.n	800d3e4 <_realloc_r+0x1c>
 800d410:	4635      	mov	r5, r6
 800d412:	e7e7      	b.n	800d3e4 <_realloc_r+0x1c>

0800d414 <__sfputc_r>:
 800d414:	6893      	ldr	r3, [r2, #8]
 800d416:	3b01      	subs	r3, #1
 800d418:	2b00      	cmp	r3, #0
 800d41a:	b410      	push	{r4}
 800d41c:	6093      	str	r3, [r2, #8]
 800d41e:	da08      	bge.n	800d432 <__sfputc_r+0x1e>
 800d420:	6994      	ldr	r4, [r2, #24]
 800d422:	42a3      	cmp	r3, r4
 800d424:	db01      	blt.n	800d42a <__sfputc_r+0x16>
 800d426:	290a      	cmp	r1, #10
 800d428:	d103      	bne.n	800d432 <__sfputc_r+0x1e>
 800d42a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d42e:	f000 b94b 	b.w	800d6c8 <__swbuf_r>
 800d432:	6813      	ldr	r3, [r2, #0]
 800d434:	1c58      	adds	r0, r3, #1
 800d436:	6010      	str	r0, [r2, #0]
 800d438:	7019      	strb	r1, [r3, #0]
 800d43a:	4608      	mov	r0, r1
 800d43c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d440:	4770      	bx	lr

0800d442 <__sfputs_r>:
 800d442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d444:	4606      	mov	r6, r0
 800d446:	460f      	mov	r7, r1
 800d448:	4614      	mov	r4, r2
 800d44a:	18d5      	adds	r5, r2, r3
 800d44c:	42ac      	cmp	r4, r5
 800d44e:	d101      	bne.n	800d454 <__sfputs_r+0x12>
 800d450:	2000      	movs	r0, #0
 800d452:	e007      	b.n	800d464 <__sfputs_r+0x22>
 800d454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d458:	463a      	mov	r2, r7
 800d45a:	4630      	mov	r0, r6
 800d45c:	f7ff ffda 	bl	800d414 <__sfputc_r>
 800d460:	1c43      	adds	r3, r0, #1
 800d462:	d1f3      	bne.n	800d44c <__sfputs_r+0xa>
 800d464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d468 <_vfiprintf_r>:
 800d468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46c:	460d      	mov	r5, r1
 800d46e:	b09d      	sub	sp, #116	; 0x74
 800d470:	4614      	mov	r4, r2
 800d472:	4698      	mov	r8, r3
 800d474:	4606      	mov	r6, r0
 800d476:	b118      	cbz	r0, 800d480 <_vfiprintf_r+0x18>
 800d478:	6983      	ldr	r3, [r0, #24]
 800d47a:	b90b      	cbnz	r3, 800d480 <_vfiprintf_r+0x18>
 800d47c:	f7ff fecc 	bl	800d218 <__sinit>
 800d480:	4b89      	ldr	r3, [pc, #548]	; (800d6a8 <_vfiprintf_r+0x240>)
 800d482:	429d      	cmp	r5, r3
 800d484:	d11b      	bne.n	800d4be <_vfiprintf_r+0x56>
 800d486:	6875      	ldr	r5, [r6, #4]
 800d488:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d48a:	07d9      	lsls	r1, r3, #31
 800d48c:	d405      	bmi.n	800d49a <_vfiprintf_r+0x32>
 800d48e:	89ab      	ldrh	r3, [r5, #12]
 800d490:	059a      	lsls	r2, r3, #22
 800d492:	d402      	bmi.n	800d49a <_vfiprintf_r+0x32>
 800d494:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d496:	f7ff ff6f 	bl	800d378 <__retarget_lock_acquire_recursive>
 800d49a:	89ab      	ldrh	r3, [r5, #12]
 800d49c:	071b      	lsls	r3, r3, #28
 800d49e:	d501      	bpl.n	800d4a4 <_vfiprintf_r+0x3c>
 800d4a0:	692b      	ldr	r3, [r5, #16]
 800d4a2:	b9eb      	cbnz	r3, 800d4e0 <_vfiprintf_r+0x78>
 800d4a4:	4629      	mov	r1, r5
 800d4a6:	4630      	mov	r0, r6
 800d4a8:	f000 f960 	bl	800d76c <__swsetup_r>
 800d4ac:	b1c0      	cbz	r0, 800d4e0 <_vfiprintf_r+0x78>
 800d4ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4b0:	07dc      	lsls	r4, r3, #31
 800d4b2:	d50e      	bpl.n	800d4d2 <_vfiprintf_r+0x6a>
 800d4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4b8:	b01d      	add	sp, #116	; 0x74
 800d4ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4be:	4b7b      	ldr	r3, [pc, #492]	; (800d6ac <_vfiprintf_r+0x244>)
 800d4c0:	429d      	cmp	r5, r3
 800d4c2:	d101      	bne.n	800d4c8 <_vfiprintf_r+0x60>
 800d4c4:	68b5      	ldr	r5, [r6, #8]
 800d4c6:	e7df      	b.n	800d488 <_vfiprintf_r+0x20>
 800d4c8:	4b79      	ldr	r3, [pc, #484]	; (800d6b0 <_vfiprintf_r+0x248>)
 800d4ca:	429d      	cmp	r5, r3
 800d4cc:	bf08      	it	eq
 800d4ce:	68f5      	ldreq	r5, [r6, #12]
 800d4d0:	e7da      	b.n	800d488 <_vfiprintf_r+0x20>
 800d4d2:	89ab      	ldrh	r3, [r5, #12]
 800d4d4:	0598      	lsls	r0, r3, #22
 800d4d6:	d4ed      	bmi.n	800d4b4 <_vfiprintf_r+0x4c>
 800d4d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4da:	f7ff ff4e 	bl	800d37a <__retarget_lock_release_recursive>
 800d4de:	e7e9      	b.n	800d4b4 <_vfiprintf_r+0x4c>
 800d4e0:	2300      	movs	r3, #0
 800d4e2:	9309      	str	r3, [sp, #36]	; 0x24
 800d4e4:	2320      	movs	r3, #32
 800d4e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d4ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4ee:	2330      	movs	r3, #48	; 0x30
 800d4f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d6b4 <_vfiprintf_r+0x24c>
 800d4f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d4f8:	f04f 0901 	mov.w	r9, #1
 800d4fc:	4623      	mov	r3, r4
 800d4fe:	469a      	mov	sl, r3
 800d500:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d504:	b10a      	cbz	r2, 800d50a <_vfiprintf_r+0xa2>
 800d506:	2a25      	cmp	r2, #37	; 0x25
 800d508:	d1f9      	bne.n	800d4fe <_vfiprintf_r+0x96>
 800d50a:	ebba 0b04 	subs.w	fp, sl, r4
 800d50e:	d00b      	beq.n	800d528 <_vfiprintf_r+0xc0>
 800d510:	465b      	mov	r3, fp
 800d512:	4622      	mov	r2, r4
 800d514:	4629      	mov	r1, r5
 800d516:	4630      	mov	r0, r6
 800d518:	f7ff ff93 	bl	800d442 <__sfputs_r>
 800d51c:	3001      	adds	r0, #1
 800d51e:	f000 80aa 	beq.w	800d676 <_vfiprintf_r+0x20e>
 800d522:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d524:	445a      	add	r2, fp
 800d526:	9209      	str	r2, [sp, #36]	; 0x24
 800d528:	f89a 3000 	ldrb.w	r3, [sl]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	f000 80a2 	beq.w	800d676 <_vfiprintf_r+0x20e>
 800d532:	2300      	movs	r3, #0
 800d534:	f04f 32ff 	mov.w	r2, #4294967295
 800d538:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d53c:	f10a 0a01 	add.w	sl, sl, #1
 800d540:	9304      	str	r3, [sp, #16]
 800d542:	9307      	str	r3, [sp, #28]
 800d544:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d548:	931a      	str	r3, [sp, #104]	; 0x68
 800d54a:	4654      	mov	r4, sl
 800d54c:	2205      	movs	r2, #5
 800d54e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d552:	4858      	ldr	r0, [pc, #352]	; (800d6b4 <_vfiprintf_r+0x24c>)
 800d554:	f7f2 fe8c 	bl	8000270 <memchr>
 800d558:	9a04      	ldr	r2, [sp, #16]
 800d55a:	b9d8      	cbnz	r0, 800d594 <_vfiprintf_r+0x12c>
 800d55c:	06d1      	lsls	r1, r2, #27
 800d55e:	bf44      	itt	mi
 800d560:	2320      	movmi	r3, #32
 800d562:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d566:	0713      	lsls	r3, r2, #28
 800d568:	bf44      	itt	mi
 800d56a:	232b      	movmi	r3, #43	; 0x2b
 800d56c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d570:	f89a 3000 	ldrb.w	r3, [sl]
 800d574:	2b2a      	cmp	r3, #42	; 0x2a
 800d576:	d015      	beq.n	800d5a4 <_vfiprintf_r+0x13c>
 800d578:	9a07      	ldr	r2, [sp, #28]
 800d57a:	4654      	mov	r4, sl
 800d57c:	2000      	movs	r0, #0
 800d57e:	f04f 0c0a 	mov.w	ip, #10
 800d582:	4621      	mov	r1, r4
 800d584:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d588:	3b30      	subs	r3, #48	; 0x30
 800d58a:	2b09      	cmp	r3, #9
 800d58c:	d94e      	bls.n	800d62c <_vfiprintf_r+0x1c4>
 800d58e:	b1b0      	cbz	r0, 800d5be <_vfiprintf_r+0x156>
 800d590:	9207      	str	r2, [sp, #28]
 800d592:	e014      	b.n	800d5be <_vfiprintf_r+0x156>
 800d594:	eba0 0308 	sub.w	r3, r0, r8
 800d598:	fa09 f303 	lsl.w	r3, r9, r3
 800d59c:	4313      	orrs	r3, r2
 800d59e:	9304      	str	r3, [sp, #16]
 800d5a0:	46a2      	mov	sl, r4
 800d5a2:	e7d2      	b.n	800d54a <_vfiprintf_r+0xe2>
 800d5a4:	9b03      	ldr	r3, [sp, #12]
 800d5a6:	1d19      	adds	r1, r3, #4
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	9103      	str	r1, [sp, #12]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	bfbb      	ittet	lt
 800d5b0:	425b      	neglt	r3, r3
 800d5b2:	f042 0202 	orrlt.w	r2, r2, #2
 800d5b6:	9307      	strge	r3, [sp, #28]
 800d5b8:	9307      	strlt	r3, [sp, #28]
 800d5ba:	bfb8      	it	lt
 800d5bc:	9204      	strlt	r2, [sp, #16]
 800d5be:	7823      	ldrb	r3, [r4, #0]
 800d5c0:	2b2e      	cmp	r3, #46	; 0x2e
 800d5c2:	d10c      	bne.n	800d5de <_vfiprintf_r+0x176>
 800d5c4:	7863      	ldrb	r3, [r4, #1]
 800d5c6:	2b2a      	cmp	r3, #42	; 0x2a
 800d5c8:	d135      	bne.n	800d636 <_vfiprintf_r+0x1ce>
 800d5ca:	9b03      	ldr	r3, [sp, #12]
 800d5cc:	1d1a      	adds	r2, r3, #4
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	9203      	str	r2, [sp, #12]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	bfb8      	it	lt
 800d5d6:	f04f 33ff 	movlt.w	r3, #4294967295
 800d5da:	3402      	adds	r4, #2
 800d5dc:	9305      	str	r3, [sp, #20]
 800d5de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d6c4 <_vfiprintf_r+0x25c>
 800d5e2:	7821      	ldrb	r1, [r4, #0]
 800d5e4:	2203      	movs	r2, #3
 800d5e6:	4650      	mov	r0, sl
 800d5e8:	f7f2 fe42 	bl	8000270 <memchr>
 800d5ec:	b140      	cbz	r0, 800d600 <_vfiprintf_r+0x198>
 800d5ee:	2340      	movs	r3, #64	; 0x40
 800d5f0:	eba0 000a 	sub.w	r0, r0, sl
 800d5f4:	fa03 f000 	lsl.w	r0, r3, r0
 800d5f8:	9b04      	ldr	r3, [sp, #16]
 800d5fa:	4303      	orrs	r3, r0
 800d5fc:	3401      	adds	r4, #1
 800d5fe:	9304      	str	r3, [sp, #16]
 800d600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d604:	482c      	ldr	r0, [pc, #176]	; (800d6b8 <_vfiprintf_r+0x250>)
 800d606:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d60a:	2206      	movs	r2, #6
 800d60c:	f7f2 fe30 	bl	8000270 <memchr>
 800d610:	2800      	cmp	r0, #0
 800d612:	d03f      	beq.n	800d694 <_vfiprintf_r+0x22c>
 800d614:	4b29      	ldr	r3, [pc, #164]	; (800d6bc <_vfiprintf_r+0x254>)
 800d616:	bb1b      	cbnz	r3, 800d660 <_vfiprintf_r+0x1f8>
 800d618:	9b03      	ldr	r3, [sp, #12]
 800d61a:	3307      	adds	r3, #7
 800d61c:	f023 0307 	bic.w	r3, r3, #7
 800d620:	3308      	adds	r3, #8
 800d622:	9303      	str	r3, [sp, #12]
 800d624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d626:	443b      	add	r3, r7
 800d628:	9309      	str	r3, [sp, #36]	; 0x24
 800d62a:	e767      	b.n	800d4fc <_vfiprintf_r+0x94>
 800d62c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d630:	460c      	mov	r4, r1
 800d632:	2001      	movs	r0, #1
 800d634:	e7a5      	b.n	800d582 <_vfiprintf_r+0x11a>
 800d636:	2300      	movs	r3, #0
 800d638:	3401      	adds	r4, #1
 800d63a:	9305      	str	r3, [sp, #20]
 800d63c:	4619      	mov	r1, r3
 800d63e:	f04f 0c0a 	mov.w	ip, #10
 800d642:	4620      	mov	r0, r4
 800d644:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d648:	3a30      	subs	r2, #48	; 0x30
 800d64a:	2a09      	cmp	r2, #9
 800d64c:	d903      	bls.n	800d656 <_vfiprintf_r+0x1ee>
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d0c5      	beq.n	800d5de <_vfiprintf_r+0x176>
 800d652:	9105      	str	r1, [sp, #20]
 800d654:	e7c3      	b.n	800d5de <_vfiprintf_r+0x176>
 800d656:	fb0c 2101 	mla	r1, ip, r1, r2
 800d65a:	4604      	mov	r4, r0
 800d65c:	2301      	movs	r3, #1
 800d65e:	e7f0      	b.n	800d642 <_vfiprintf_r+0x1da>
 800d660:	ab03      	add	r3, sp, #12
 800d662:	9300      	str	r3, [sp, #0]
 800d664:	462a      	mov	r2, r5
 800d666:	4b16      	ldr	r3, [pc, #88]	; (800d6c0 <_vfiprintf_r+0x258>)
 800d668:	a904      	add	r1, sp, #16
 800d66a:	4630      	mov	r0, r6
 800d66c:	f7fb faac 	bl	8008bc8 <_printf_float>
 800d670:	4607      	mov	r7, r0
 800d672:	1c78      	adds	r0, r7, #1
 800d674:	d1d6      	bne.n	800d624 <_vfiprintf_r+0x1bc>
 800d676:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d678:	07d9      	lsls	r1, r3, #31
 800d67a:	d405      	bmi.n	800d688 <_vfiprintf_r+0x220>
 800d67c:	89ab      	ldrh	r3, [r5, #12]
 800d67e:	059a      	lsls	r2, r3, #22
 800d680:	d402      	bmi.n	800d688 <_vfiprintf_r+0x220>
 800d682:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d684:	f7ff fe79 	bl	800d37a <__retarget_lock_release_recursive>
 800d688:	89ab      	ldrh	r3, [r5, #12]
 800d68a:	065b      	lsls	r3, r3, #25
 800d68c:	f53f af12 	bmi.w	800d4b4 <_vfiprintf_r+0x4c>
 800d690:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d692:	e711      	b.n	800d4b8 <_vfiprintf_r+0x50>
 800d694:	ab03      	add	r3, sp, #12
 800d696:	9300      	str	r3, [sp, #0]
 800d698:	462a      	mov	r2, r5
 800d69a:	4b09      	ldr	r3, [pc, #36]	; (800d6c0 <_vfiprintf_r+0x258>)
 800d69c:	a904      	add	r1, sp, #16
 800d69e:	4630      	mov	r0, r6
 800d6a0:	f7fb fd1e 	bl	80090e0 <_printf_i>
 800d6a4:	e7e4      	b.n	800d670 <_vfiprintf_r+0x208>
 800d6a6:	bf00      	nop
 800d6a8:	0800eb0c 	.word	0x0800eb0c
 800d6ac:	0800eb2c 	.word	0x0800eb2c
 800d6b0:	0800eaec 	.word	0x0800eaec
 800d6b4:	0800ea84 	.word	0x0800ea84
 800d6b8:	0800ea8e 	.word	0x0800ea8e
 800d6bc:	08008bc9 	.word	0x08008bc9
 800d6c0:	0800d443 	.word	0x0800d443
 800d6c4:	0800ea8a 	.word	0x0800ea8a

0800d6c8 <__swbuf_r>:
 800d6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ca:	460e      	mov	r6, r1
 800d6cc:	4614      	mov	r4, r2
 800d6ce:	4605      	mov	r5, r0
 800d6d0:	b118      	cbz	r0, 800d6da <__swbuf_r+0x12>
 800d6d2:	6983      	ldr	r3, [r0, #24]
 800d6d4:	b90b      	cbnz	r3, 800d6da <__swbuf_r+0x12>
 800d6d6:	f7ff fd9f 	bl	800d218 <__sinit>
 800d6da:	4b21      	ldr	r3, [pc, #132]	; (800d760 <__swbuf_r+0x98>)
 800d6dc:	429c      	cmp	r4, r3
 800d6de:	d12b      	bne.n	800d738 <__swbuf_r+0x70>
 800d6e0:	686c      	ldr	r4, [r5, #4]
 800d6e2:	69a3      	ldr	r3, [r4, #24]
 800d6e4:	60a3      	str	r3, [r4, #8]
 800d6e6:	89a3      	ldrh	r3, [r4, #12]
 800d6e8:	071a      	lsls	r2, r3, #28
 800d6ea:	d52f      	bpl.n	800d74c <__swbuf_r+0x84>
 800d6ec:	6923      	ldr	r3, [r4, #16]
 800d6ee:	b36b      	cbz	r3, 800d74c <__swbuf_r+0x84>
 800d6f0:	6923      	ldr	r3, [r4, #16]
 800d6f2:	6820      	ldr	r0, [r4, #0]
 800d6f4:	1ac0      	subs	r0, r0, r3
 800d6f6:	6963      	ldr	r3, [r4, #20]
 800d6f8:	b2f6      	uxtb	r6, r6
 800d6fa:	4283      	cmp	r3, r0
 800d6fc:	4637      	mov	r7, r6
 800d6fe:	dc04      	bgt.n	800d70a <__swbuf_r+0x42>
 800d700:	4621      	mov	r1, r4
 800d702:	4628      	mov	r0, r5
 800d704:	f7ff fcf4 	bl	800d0f0 <_fflush_r>
 800d708:	bb30      	cbnz	r0, 800d758 <__swbuf_r+0x90>
 800d70a:	68a3      	ldr	r3, [r4, #8]
 800d70c:	3b01      	subs	r3, #1
 800d70e:	60a3      	str	r3, [r4, #8]
 800d710:	6823      	ldr	r3, [r4, #0]
 800d712:	1c5a      	adds	r2, r3, #1
 800d714:	6022      	str	r2, [r4, #0]
 800d716:	701e      	strb	r6, [r3, #0]
 800d718:	6963      	ldr	r3, [r4, #20]
 800d71a:	3001      	adds	r0, #1
 800d71c:	4283      	cmp	r3, r0
 800d71e:	d004      	beq.n	800d72a <__swbuf_r+0x62>
 800d720:	89a3      	ldrh	r3, [r4, #12]
 800d722:	07db      	lsls	r3, r3, #31
 800d724:	d506      	bpl.n	800d734 <__swbuf_r+0x6c>
 800d726:	2e0a      	cmp	r6, #10
 800d728:	d104      	bne.n	800d734 <__swbuf_r+0x6c>
 800d72a:	4621      	mov	r1, r4
 800d72c:	4628      	mov	r0, r5
 800d72e:	f7ff fcdf 	bl	800d0f0 <_fflush_r>
 800d732:	b988      	cbnz	r0, 800d758 <__swbuf_r+0x90>
 800d734:	4638      	mov	r0, r7
 800d736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d738:	4b0a      	ldr	r3, [pc, #40]	; (800d764 <__swbuf_r+0x9c>)
 800d73a:	429c      	cmp	r4, r3
 800d73c:	d101      	bne.n	800d742 <__swbuf_r+0x7a>
 800d73e:	68ac      	ldr	r4, [r5, #8]
 800d740:	e7cf      	b.n	800d6e2 <__swbuf_r+0x1a>
 800d742:	4b09      	ldr	r3, [pc, #36]	; (800d768 <__swbuf_r+0xa0>)
 800d744:	429c      	cmp	r4, r3
 800d746:	bf08      	it	eq
 800d748:	68ec      	ldreq	r4, [r5, #12]
 800d74a:	e7ca      	b.n	800d6e2 <__swbuf_r+0x1a>
 800d74c:	4621      	mov	r1, r4
 800d74e:	4628      	mov	r0, r5
 800d750:	f000 f80c 	bl	800d76c <__swsetup_r>
 800d754:	2800      	cmp	r0, #0
 800d756:	d0cb      	beq.n	800d6f0 <__swbuf_r+0x28>
 800d758:	f04f 37ff 	mov.w	r7, #4294967295
 800d75c:	e7ea      	b.n	800d734 <__swbuf_r+0x6c>
 800d75e:	bf00      	nop
 800d760:	0800eb0c 	.word	0x0800eb0c
 800d764:	0800eb2c 	.word	0x0800eb2c
 800d768:	0800eaec 	.word	0x0800eaec

0800d76c <__swsetup_r>:
 800d76c:	4b32      	ldr	r3, [pc, #200]	; (800d838 <__swsetup_r+0xcc>)
 800d76e:	b570      	push	{r4, r5, r6, lr}
 800d770:	681d      	ldr	r5, [r3, #0]
 800d772:	4606      	mov	r6, r0
 800d774:	460c      	mov	r4, r1
 800d776:	b125      	cbz	r5, 800d782 <__swsetup_r+0x16>
 800d778:	69ab      	ldr	r3, [r5, #24]
 800d77a:	b913      	cbnz	r3, 800d782 <__swsetup_r+0x16>
 800d77c:	4628      	mov	r0, r5
 800d77e:	f7ff fd4b 	bl	800d218 <__sinit>
 800d782:	4b2e      	ldr	r3, [pc, #184]	; (800d83c <__swsetup_r+0xd0>)
 800d784:	429c      	cmp	r4, r3
 800d786:	d10f      	bne.n	800d7a8 <__swsetup_r+0x3c>
 800d788:	686c      	ldr	r4, [r5, #4]
 800d78a:	89a3      	ldrh	r3, [r4, #12]
 800d78c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d790:	0719      	lsls	r1, r3, #28
 800d792:	d42c      	bmi.n	800d7ee <__swsetup_r+0x82>
 800d794:	06dd      	lsls	r5, r3, #27
 800d796:	d411      	bmi.n	800d7bc <__swsetup_r+0x50>
 800d798:	2309      	movs	r3, #9
 800d79a:	6033      	str	r3, [r6, #0]
 800d79c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d7a0:	81a3      	strh	r3, [r4, #12]
 800d7a2:	f04f 30ff 	mov.w	r0, #4294967295
 800d7a6:	e03e      	b.n	800d826 <__swsetup_r+0xba>
 800d7a8:	4b25      	ldr	r3, [pc, #148]	; (800d840 <__swsetup_r+0xd4>)
 800d7aa:	429c      	cmp	r4, r3
 800d7ac:	d101      	bne.n	800d7b2 <__swsetup_r+0x46>
 800d7ae:	68ac      	ldr	r4, [r5, #8]
 800d7b0:	e7eb      	b.n	800d78a <__swsetup_r+0x1e>
 800d7b2:	4b24      	ldr	r3, [pc, #144]	; (800d844 <__swsetup_r+0xd8>)
 800d7b4:	429c      	cmp	r4, r3
 800d7b6:	bf08      	it	eq
 800d7b8:	68ec      	ldreq	r4, [r5, #12]
 800d7ba:	e7e6      	b.n	800d78a <__swsetup_r+0x1e>
 800d7bc:	0758      	lsls	r0, r3, #29
 800d7be:	d512      	bpl.n	800d7e6 <__swsetup_r+0x7a>
 800d7c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d7c2:	b141      	cbz	r1, 800d7d6 <__swsetup_r+0x6a>
 800d7c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d7c8:	4299      	cmp	r1, r3
 800d7ca:	d002      	beq.n	800d7d2 <__swsetup_r+0x66>
 800d7cc:	4630      	mov	r0, r6
 800d7ce:	f7fe fd9b 	bl	800c308 <_free_r>
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	6363      	str	r3, [r4, #52]	; 0x34
 800d7d6:	89a3      	ldrh	r3, [r4, #12]
 800d7d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d7dc:	81a3      	strh	r3, [r4, #12]
 800d7de:	2300      	movs	r3, #0
 800d7e0:	6063      	str	r3, [r4, #4]
 800d7e2:	6923      	ldr	r3, [r4, #16]
 800d7e4:	6023      	str	r3, [r4, #0]
 800d7e6:	89a3      	ldrh	r3, [r4, #12]
 800d7e8:	f043 0308 	orr.w	r3, r3, #8
 800d7ec:	81a3      	strh	r3, [r4, #12]
 800d7ee:	6923      	ldr	r3, [r4, #16]
 800d7f0:	b94b      	cbnz	r3, 800d806 <__swsetup_r+0x9a>
 800d7f2:	89a3      	ldrh	r3, [r4, #12]
 800d7f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d7f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7fc:	d003      	beq.n	800d806 <__swsetup_r+0x9a>
 800d7fe:	4621      	mov	r1, r4
 800d800:	4630      	mov	r0, r6
 800d802:	f000 f84d 	bl	800d8a0 <__smakebuf_r>
 800d806:	89a0      	ldrh	r0, [r4, #12]
 800d808:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d80c:	f010 0301 	ands.w	r3, r0, #1
 800d810:	d00a      	beq.n	800d828 <__swsetup_r+0xbc>
 800d812:	2300      	movs	r3, #0
 800d814:	60a3      	str	r3, [r4, #8]
 800d816:	6963      	ldr	r3, [r4, #20]
 800d818:	425b      	negs	r3, r3
 800d81a:	61a3      	str	r3, [r4, #24]
 800d81c:	6923      	ldr	r3, [r4, #16]
 800d81e:	b943      	cbnz	r3, 800d832 <__swsetup_r+0xc6>
 800d820:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d824:	d1ba      	bne.n	800d79c <__swsetup_r+0x30>
 800d826:	bd70      	pop	{r4, r5, r6, pc}
 800d828:	0781      	lsls	r1, r0, #30
 800d82a:	bf58      	it	pl
 800d82c:	6963      	ldrpl	r3, [r4, #20]
 800d82e:	60a3      	str	r3, [r4, #8]
 800d830:	e7f4      	b.n	800d81c <__swsetup_r+0xb0>
 800d832:	2000      	movs	r0, #0
 800d834:	e7f7      	b.n	800d826 <__swsetup_r+0xba>
 800d836:	bf00      	nop
 800d838:	20000114 	.word	0x20000114
 800d83c:	0800eb0c 	.word	0x0800eb0c
 800d840:	0800eb2c 	.word	0x0800eb2c
 800d844:	0800eaec 	.word	0x0800eaec

0800d848 <abort>:
 800d848:	b508      	push	{r3, lr}
 800d84a:	2006      	movs	r0, #6
 800d84c:	f000 f898 	bl	800d980 <raise>
 800d850:	2001      	movs	r0, #1
 800d852:	f7f5 fa71 	bl	8002d38 <_exit>

0800d856 <__swhatbuf_r>:
 800d856:	b570      	push	{r4, r5, r6, lr}
 800d858:	460e      	mov	r6, r1
 800d85a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d85e:	2900      	cmp	r1, #0
 800d860:	b096      	sub	sp, #88	; 0x58
 800d862:	4614      	mov	r4, r2
 800d864:	461d      	mov	r5, r3
 800d866:	da07      	bge.n	800d878 <__swhatbuf_r+0x22>
 800d868:	2300      	movs	r3, #0
 800d86a:	602b      	str	r3, [r5, #0]
 800d86c:	89b3      	ldrh	r3, [r6, #12]
 800d86e:	061a      	lsls	r2, r3, #24
 800d870:	d410      	bmi.n	800d894 <__swhatbuf_r+0x3e>
 800d872:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d876:	e00e      	b.n	800d896 <__swhatbuf_r+0x40>
 800d878:	466a      	mov	r2, sp
 800d87a:	f000 f89d 	bl	800d9b8 <_fstat_r>
 800d87e:	2800      	cmp	r0, #0
 800d880:	dbf2      	blt.n	800d868 <__swhatbuf_r+0x12>
 800d882:	9a01      	ldr	r2, [sp, #4]
 800d884:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d888:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d88c:	425a      	negs	r2, r3
 800d88e:	415a      	adcs	r2, r3
 800d890:	602a      	str	r2, [r5, #0]
 800d892:	e7ee      	b.n	800d872 <__swhatbuf_r+0x1c>
 800d894:	2340      	movs	r3, #64	; 0x40
 800d896:	2000      	movs	r0, #0
 800d898:	6023      	str	r3, [r4, #0]
 800d89a:	b016      	add	sp, #88	; 0x58
 800d89c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d8a0 <__smakebuf_r>:
 800d8a0:	898b      	ldrh	r3, [r1, #12]
 800d8a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d8a4:	079d      	lsls	r5, r3, #30
 800d8a6:	4606      	mov	r6, r0
 800d8a8:	460c      	mov	r4, r1
 800d8aa:	d507      	bpl.n	800d8bc <__smakebuf_r+0x1c>
 800d8ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d8b0:	6023      	str	r3, [r4, #0]
 800d8b2:	6123      	str	r3, [r4, #16]
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	6163      	str	r3, [r4, #20]
 800d8b8:	b002      	add	sp, #8
 800d8ba:	bd70      	pop	{r4, r5, r6, pc}
 800d8bc:	ab01      	add	r3, sp, #4
 800d8be:	466a      	mov	r2, sp
 800d8c0:	f7ff ffc9 	bl	800d856 <__swhatbuf_r>
 800d8c4:	9900      	ldr	r1, [sp, #0]
 800d8c6:	4605      	mov	r5, r0
 800d8c8:	4630      	mov	r0, r6
 800d8ca:	f7fe fd6d 	bl	800c3a8 <_malloc_r>
 800d8ce:	b948      	cbnz	r0, 800d8e4 <__smakebuf_r+0x44>
 800d8d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8d4:	059a      	lsls	r2, r3, #22
 800d8d6:	d4ef      	bmi.n	800d8b8 <__smakebuf_r+0x18>
 800d8d8:	f023 0303 	bic.w	r3, r3, #3
 800d8dc:	f043 0302 	orr.w	r3, r3, #2
 800d8e0:	81a3      	strh	r3, [r4, #12]
 800d8e2:	e7e3      	b.n	800d8ac <__smakebuf_r+0xc>
 800d8e4:	4b0d      	ldr	r3, [pc, #52]	; (800d91c <__smakebuf_r+0x7c>)
 800d8e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800d8e8:	89a3      	ldrh	r3, [r4, #12]
 800d8ea:	6020      	str	r0, [r4, #0]
 800d8ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8f0:	81a3      	strh	r3, [r4, #12]
 800d8f2:	9b00      	ldr	r3, [sp, #0]
 800d8f4:	6163      	str	r3, [r4, #20]
 800d8f6:	9b01      	ldr	r3, [sp, #4]
 800d8f8:	6120      	str	r0, [r4, #16]
 800d8fa:	b15b      	cbz	r3, 800d914 <__smakebuf_r+0x74>
 800d8fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d900:	4630      	mov	r0, r6
 800d902:	f000 f86b 	bl	800d9dc <_isatty_r>
 800d906:	b128      	cbz	r0, 800d914 <__smakebuf_r+0x74>
 800d908:	89a3      	ldrh	r3, [r4, #12]
 800d90a:	f023 0303 	bic.w	r3, r3, #3
 800d90e:	f043 0301 	orr.w	r3, r3, #1
 800d912:	81a3      	strh	r3, [r4, #12]
 800d914:	89a0      	ldrh	r0, [r4, #12]
 800d916:	4305      	orrs	r5, r0
 800d918:	81a5      	strh	r5, [r4, #12]
 800d91a:	e7cd      	b.n	800d8b8 <__smakebuf_r+0x18>
 800d91c:	0800d1b1 	.word	0x0800d1b1

0800d920 <_malloc_usable_size_r>:
 800d920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d924:	1f18      	subs	r0, r3, #4
 800d926:	2b00      	cmp	r3, #0
 800d928:	bfbc      	itt	lt
 800d92a:	580b      	ldrlt	r3, [r1, r0]
 800d92c:	18c0      	addlt	r0, r0, r3
 800d92e:	4770      	bx	lr

0800d930 <_raise_r>:
 800d930:	291f      	cmp	r1, #31
 800d932:	b538      	push	{r3, r4, r5, lr}
 800d934:	4604      	mov	r4, r0
 800d936:	460d      	mov	r5, r1
 800d938:	d904      	bls.n	800d944 <_raise_r+0x14>
 800d93a:	2316      	movs	r3, #22
 800d93c:	6003      	str	r3, [r0, #0]
 800d93e:	f04f 30ff 	mov.w	r0, #4294967295
 800d942:	bd38      	pop	{r3, r4, r5, pc}
 800d944:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d946:	b112      	cbz	r2, 800d94e <_raise_r+0x1e>
 800d948:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d94c:	b94b      	cbnz	r3, 800d962 <_raise_r+0x32>
 800d94e:	4620      	mov	r0, r4
 800d950:	f000 f830 	bl	800d9b4 <_getpid_r>
 800d954:	462a      	mov	r2, r5
 800d956:	4601      	mov	r1, r0
 800d958:	4620      	mov	r0, r4
 800d95a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d95e:	f000 b817 	b.w	800d990 <_kill_r>
 800d962:	2b01      	cmp	r3, #1
 800d964:	d00a      	beq.n	800d97c <_raise_r+0x4c>
 800d966:	1c59      	adds	r1, r3, #1
 800d968:	d103      	bne.n	800d972 <_raise_r+0x42>
 800d96a:	2316      	movs	r3, #22
 800d96c:	6003      	str	r3, [r0, #0]
 800d96e:	2001      	movs	r0, #1
 800d970:	e7e7      	b.n	800d942 <_raise_r+0x12>
 800d972:	2400      	movs	r4, #0
 800d974:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d978:	4628      	mov	r0, r5
 800d97a:	4798      	blx	r3
 800d97c:	2000      	movs	r0, #0
 800d97e:	e7e0      	b.n	800d942 <_raise_r+0x12>

0800d980 <raise>:
 800d980:	4b02      	ldr	r3, [pc, #8]	; (800d98c <raise+0xc>)
 800d982:	4601      	mov	r1, r0
 800d984:	6818      	ldr	r0, [r3, #0]
 800d986:	f7ff bfd3 	b.w	800d930 <_raise_r>
 800d98a:	bf00      	nop
 800d98c:	20000114 	.word	0x20000114

0800d990 <_kill_r>:
 800d990:	b538      	push	{r3, r4, r5, lr}
 800d992:	4d07      	ldr	r5, [pc, #28]	; (800d9b0 <_kill_r+0x20>)
 800d994:	2300      	movs	r3, #0
 800d996:	4604      	mov	r4, r0
 800d998:	4608      	mov	r0, r1
 800d99a:	4611      	mov	r1, r2
 800d99c:	602b      	str	r3, [r5, #0]
 800d99e:	f7f5 f9bb 	bl	8002d18 <_kill>
 800d9a2:	1c43      	adds	r3, r0, #1
 800d9a4:	d102      	bne.n	800d9ac <_kill_r+0x1c>
 800d9a6:	682b      	ldr	r3, [r5, #0]
 800d9a8:	b103      	cbz	r3, 800d9ac <_kill_r+0x1c>
 800d9aa:	6023      	str	r3, [r4, #0]
 800d9ac:	bd38      	pop	{r3, r4, r5, pc}
 800d9ae:	bf00      	nop
 800d9b0:	200187bc 	.word	0x200187bc

0800d9b4 <_getpid_r>:
 800d9b4:	f7f5 b9a8 	b.w	8002d08 <_getpid>

0800d9b8 <_fstat_r>:
 800d9b8:	b538      	push	{r3, r4, r5, lr}
 800d9ba:	4d07      	ldr	r5, [pc, #28]	; (800d9d8 <_fstat_r+0x20>)
 800d9bc:	2300      	movs	r3, #0
 800d9be:	4604      	mov	r4, r0
 800d9c0:	4608      	mov	r0, r1
 800d9c2:	4611      	mov	r1, r2
 800d9c4:	602b      	str	r3, [r5, #0]
 800d9c6:	f7f5 fa06 	bl	8002dd6 <_fstat>
 800d9ca:	1c43      	adds	r3, r0, #1
 800d9cc:	d102      	bne.n	800d9d4 <_fstat_r+0x1c>
 800d9ce:	682b      	ldr	r3, [r5, #0]
 800d9d0:	b103      	cbz	r3, 800d9d4 <_fstat_r+0x1c>
 800d9d2:	6023      	str	r3, [r4, #0]
 800d9d4:	bd38      	pop	{r3, r4, r5, pc}
 800d9d6:	bf00      	nop
 800d9d8:	200187bc 	.word	0x200187bc

0800d9dc <_isatty_r>:
 800d9dc:	b538      	push	{r3, r4, r5, lr}
 800d9de:	4d06      	ldr	r5, [pc, #24]	; (800d9f8 <_isatty_r+0x1c>)
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	4604      	mov	r4, r0
 800d9e4:	4608      	mov	r0, r1
 800d9e6:	602b      	str	r3, [r5, #0]
 800d9e8:	f7f5 fa05 	bl	8002df6 <_isatty>
 800d9ec:	1c43      	adds	r3, r0, #1
 800d9ee:	d102      	bne.n	800d9f6 <_isatty_r+0x1a>
 800d9f0:	682b      	ldr	r3, [r5, #0]
 800d9f2:	b103      	cbz	r3, 800d9f6 <_isatty_r+0x1a>
 800d9f4:	6023      	str	r3, [r4, #0]
 800d9f6:	bd38      	pop	{r3, r4, r5, pc}
 800d9f8:	200187bc 	.word	0x200187bc

0800d9fc <_init>:
 800d9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9fe:	bf00      	nop
 800da00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da02:	bc08      	pop	{r3}
 800da04:	469e      	mov	lr, r3
 800da06:	4770      	bx	lr

0800da08 <_fini>:
 800da08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da0a:	bf00      	nop
 800da0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da0e:	bc08      	pop	{r3}
 800da10:	469e      	mov	lr, r3
 800da12:	4770      	bx	lr
