[memorymodule]
Design Entry Utilities=true
Place & Route=true
Synthesize=false
Implement Design=false
