Analysis & Synthesis Status : Successful - Wed Sep 24 20:21:49 2025
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : UART_IP_Top_Level
Top-level Entity Name : UART_IP_Top_Level
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 118
Total pins : 14
Total virtual pins : 0
Total block memory bits : 2,048
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
