#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7f8742d13680 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x7f8742d289c0_0 .var "clk", 0 0;
L_0x7f8742e63050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8742d28a50_0 .net "init_a", 31 0, L_0x7f8742e63050;  1 drivers
L_0x7f8742e63098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8742d28ae0_0 .net "init_b", 31 0, L_0x7f8742e63098;  1 drivers
L_0x7f8742e63008 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0x7f8742d28b70_0 .net "init_n", 31 0, L_0x7f8742e63008;  1 drivers
v0x7f8742d28c00_0 .var "r_enable", 0 0;
v0x7f8742d28cd0_0 .net "result", 31 0, v0x7f8742d28710_0;  1 drivers
v0x7f8742d28d80_0 .net "w_enable", 0 0, v0x7f8742d28870_0;  1 drivers
E_0x7f8742d0bde0 .event posedge, v0x7f8742d28870_0;
S_0x7f8742d12820 .scope module, "main" "main" 2 10, 3 1 0, S_0x7f8742d13680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "r_enable"
    .port_info 2 /INPUT 32 "init_n"
    .port_info 3 /INPUT 32 "init_a"
    .port_info 4 /INPUT 32 "init_b"
    .port_info 5 /OUTPUT 1 "w_enable"
    .port_info 6 /OUTPUT 32 "result"
L_0x7f8742e63128 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8742d0c890_0 .net *"_s10", 31 0, L_0x7f8742e63128;  1 drivers
L_0x7f8742e63170 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7f8742d267d0_0 .net/2u *"_s14", 3 0, L_0x7f8742e63170;  1 drivers
v0x7f8742d26870_0 .net *"_s16", 0 0, L_0x7f8742d29510;  1 drivers
L_0x7f8742e631b8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f8742d26920_0 .net/2u *"_s18", 3 0, L_0x7f8742e631b8;  1 drivers
v0x7f8742d269c0_0 .net *"_s20", 0 0, L_0x7f8742d29630;  1 drivers
L_0x7f8742e63200 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8742d26aa0_0 .net *"_s22", 31 0, L_0x7f8742e63200;  1 drivers
v0x7f8742d26b50_0 .net *"_s24", 31 0, L_0x7f8742d29750;  1 drivers
L_0x7f8742e63248 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7f8742d26c00_0 .net/2u *"_s28", 3 0, L_0x7f8742e63248;  1 drivers
v0x7f8742d26cb0_0 .net *"_s30", 0 0, L_0x7f8742d29a20;  1 drivers
L_0x7f8742e63290 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f8742d26dc0_0 .net/2u *"_s32", 3 0, L_0x7f8742e63290;  1 drivers
v0x7f8742d26e60_0 .net *"_s34", 0 0, L_0x7f8742d29b40;  1 drivers
L_0x7f8742e632d8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8742d26f00_0 .net *"_s36", 31 0, L_0x7f8742e632d8;  1 drivers
v0x7f8742d26fb0_0 .net *"_s38", 31 0, L_0x7f8742d29c40;  1 drivers
L_0x7f8742e63320 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f8742d27060_0 .net/2u *"_s42", 3 0, L_0x7f8742e63320;  1 drivers
v0x7f8742d27110_0 .net *"_s44", 0 0, L_0x7f8742d29ef0;  1 drivers
L_0x7f8742e63368 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8742d271b0_0 .net *"_s46", 31 0, L_0x7f8742e63368;  1 drivers
L_0x7f8742e633b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7f8742d27260_0 .net/2u *"_s50", 3 0, L_0x7f8742e633b0;  1 drivers
v0x7f8742d273f0_0 .net *"_s52", 0 0, L_0x7f8742d2a1b0;  1 drivers
L_0x7f8742e633f8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8742d27480_0 .net *"_s54", 31 0, L_0x7f8742e633f8;  1 drivers
L_0x7f8742e63440 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f8742d27520_0 .net/2u *"_s58", 3 0, L_0x7f8742e63440;  1 drivers
L_0x7f8742e630e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7f8742d275d0_0 .net/2u *"_s6", 3 0, L_0x7f8742e630e0;  1 drivers
v0x7f8742d27680_0 .net *"_s60", 0 0, L_0x7f8742d2a440;  1 drivers
L_0x7f8742e63488 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8742d27720_0 .net *"_s62", 31 0, L_0x7f8742e63488;  1 drivers
v0x7f8742d277d0_0 .net *"_s8", 0 0, L_0x7f8742d29220;  1 drivers
v0x7f8742d27870_0 .net "clk", 0 0, v0x7f8742d289c0_0;  1 drivers
v0x7f8742d27910_0 .net "in0_Add2", 31 0, L_0x7f8742d29870;  1 drivers
v0x7f8742d279c0_0 .net "in0_Equal3", 31 0, L_0x7f8742d2a290;  1 drivers
v0x7f8742d27a70_0 .net "in0_Sub4", 31 0, L_0x7f8742d2a720;  1 drivers
v0x7f8742d27b20_0 .net "in1_Add2", 31 0, L_0x7f8742d29d60;  1 drivers
v0x7f8742d27bd0_0 .net "in1_Equal3", 31 0, L_0x7f8742d29380;  1 drivers
v0x7f8742d27c80_0 .net "in1_Sub4", 31 0, L_0x7f8742d29fd0;  1 drivers
v0x7f8742d27d30_0 .net "init_a", 31 0, L_0x7f8742e63050;  alias, 1 drivers
v0x7f8742d27de0_0 .net "init_b", 31 0, L_0x7f8742e63098;  alias, 1 drivers
v0x7f8742d27310_0 .net "init_n", 31 0, L_0x7f8742e63008;  alias, 1 drivers
v0x7f8742d28070_0 .var "linkreg", 3 0;
v0x7f8742d28100_0 .net "out0_Add2", 31 0, L_0x7f8742d28f20;  1 drivers
v0x7f8742d281a0_0 .net "out0_Equal3", 0 0, L_0x7f8742d29020;  1 drivers
v0x7f8742d28250_0 .net "out0_Sub4", 31 0, L_0x7f8742d290e0;  1 drivers
v0x7f8742d28300_0 .net "r_enable", 0 0, v0x7f8742d28c00_0;  1 drivers
v0x7f8742d283a0_0 .var "reg0", 31 0;
v0x7f8742d28450_0 .var "reg1", 31 0;
v0x7f8742d28500_0 .var "reg2", 31 0;
v0x7f8742d285b0_0 .var "reg3", 31 0;
v0x7f8742d28660_0 .var "reg4", 31 0;
v0x7f8742d28710_0 .var "result", 31 0;
v0x7f8742d287c0_0 .var "state", 3 0;
v0x7f8742d28870_0 .var "w_enable", 0 0;
E_0x7f8742d0b9f0 .event posedge, v0x7f8742d27870_0;
L_0x7f8742d28f20 .arith/sum 32, L_0x7f8742d29870, L_0x7f8742d29d60;
L_0x7f8742d29020 .cmp/eq 32, L_0x7f8742d2a290, L_0x7f8742d29380;
L_0x7f8742d290e0 .arith/sub 32, L_0x7f8742d2a720, L_0x7f8742d29fd0;
L_0x7f8742d29220 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e630e0;
L_0x7f8742d29380 .functor MUXZ 32, L_0x7f8742e63128, v0x7f8742d285b0_0, L_0x7f8742d29220, C4<>;
L_0x7f8742d29510 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e63170;
L_0x7f8742d29630 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e631b8;
L_0x7f8742d29750 .functor MUXZ 32, L_0x7f8742e63200, v0x7f8742d28450_0, L_0x7f8742d29630, C4<>;
L_0x7f8742d29870 .functor MUXZ 32, L_0x7f8742d29750, v0x7f8742d283a0_0, L_0x7f8742d29510, C4<>;
L_0x7f8742d29a20 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e63248;
L_0x7f8742d29b40 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e63290;
L_0x7f8742d29c40 .functor MUXZ 32, L_0x7f8742e632d8, v0x7f8742d28500_0, L_0x7f8742d29b40, C4<>;
L_0x7f8742d29d60 .functor MUXZ 32, L_0x7f8742d29c40, v0x7f8742d28660_0, L_0x7f8742d29a20, C4<>;
L_0x7f8742d29ef0 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e63320;
L_0x7f8742d29fd0 .functor MUXZ 32, L_0x7f8742e63368, v0x7f8742d285b0_0, L_0x7f8742d29ef0, C4<>;
L_0x7f8742d2a1b0 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e633b0;
L_0x7f8742d2a290 .functor MUXZ 32, L_0x7f8742e633f8, v0x7f8742d283a0_0, L_0x7f8742d2a1b0, C4<>;
L_0x7f8742d2a440 .cmp/eq 4, v0x7f8742d287c0_0, L_0x7f8742e63440;
L_0x7f8742d2a720 .functor MUXZ 32, L_0x7f8742e63488, v0x7f8742d283a0_0, L_0x7f8742d2a440, C4<>;
    .scope S_0x7f8742d12820;
T_0 ;
    %wait E_0x7f8742d0b9f0;
    %load/vec4 v0x7f8742d28300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f8742d28070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8742d28870_0, 0;
    %load/vec4 v0x7f8742d27310_0;
    %assign/vec4 v0x7f8742d283a0_0, 0;
    %load/vec4 v0x7f8742d27d30_0;
    %assign/vec4 v0x7f8742d28450_0, 0;
    %load/vec4 v0x7f8742d27de0_0;
    %assign/vec4 v0x7f8742d28500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8742d287c0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8742d28870_0, 0;
    %load/vec4 v0x7f8742d283a0_0;
    %assign/vec4 v0x7f8742d28710_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7f8742d28070_0;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7f8742d285b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8742d287c0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8742d287c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v0x7f8742d28100_0;
    %assign/vec4 v0x7f8742d283a0_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v0x7f8742d28450_0;
    %assign/vec4 v0x7f8742d283a0_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v0x7f8742d28100_0;
    %assign/vec4 v0x7f8742d283a0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x7f8742d28500_0;
    %assign/vec4 v0x7f8742d283a0_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8742d287c0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7f8742d283a0_0;
    %assign/vec4 v0x7f8742d28450_0, 0;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8742d287c0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x7f8742d28250_0;
    %assign/vec4 v0x7f8742d28500_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x7f8742d28450_0;
    %assign/vec4 v0x7f8742d28500_0, 0;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8742d287c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %jmp T_0.26;
T_0.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8742d285b0_0, 0;
    %jmp T_0.26;
T_0.24 ;
    %load/vec4 v0x7f8742d281a0_0;
    %pad/u 32;
    %assign/vec4 v0x7f8742d285b0_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %load/vec4 v0x7f8742d285b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.27, 8;
    %load/vec4 v0x7f8742d285b0_0;
    %jmp/1 T_0.28, 8;
T_0.27 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.28, 8;
 ; End of false expr.
    %blend;
T_0.28;
    %assign/vec4 v0x7f8742d285b0_0, 0;
    %jmp T_0.26;
T_0.26 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8742d287c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.29 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8742d28660_0, 0;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8742d13680;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8742d289c0_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x7f8742d289c0_0;
    %inv;
    %store/vec4 v0x7f8742d289c0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7f8742d13680;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8742d28c00_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8742d28c00_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8742d28c00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f8742d13680;
T_3 ;
    %wait E_0x7f8742d0bde0;
    %vpi_call/w 2 24 "$write", "result: fib(%d) = %d\012", v0x7f8742d28b70_0, v0x7f8742d28cd0_0 {0 0 0};
    %vpi_call/w 2 25 "$finish" {0 0 0};
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fib_test.sv";
    "fib.sv";
