# Scan-Chain-DFT-System-Verilog
System Verilog implementation of scan flop for usage in Scan Chain for DFT (Design for testability) 
