// Seed: 6435383
module module_0 ();
  supply1 id_1 = -1;
  assign module_2.id_0 = 0;
  wire id_2;
  assign id_2 = {id_1{id_2}};
endmodule
module module_1 #(
    parameter id_1 = 32'd56
) (
    input supply0 id_0,
    input wand _id_1
);
  wire [-1 : id_1] id_3;
  logic [1 : 1] id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri0  id_0,
    output logic id_1
);
  always @(negedge id_0 or posedge id_0 == -1) begin : LABEL_0
    id_1 = ("");
    id_1 <= 1;
  end
  module_0 modCall_1 ();
  assign id_1 = id_0 > (id_0);
endmodule
