---
title: "Digital IC Design é¢è©¦ç­†è¨˜"
date: 2024-12-04
permalink: /blog/digital-ic-design-interview/
excerpt: "æ•¸ä½ IC è¨­è¨ˆå®Œæ•´ç­†è¨˜ï¼Œæ¶µè“‹ metastabilityã€CDCã€STAã€clock gatingã€frequency dividersï¼Œä»¥åŠ MTKã€RTKã€NTKã€PHISONã€SMIã€GUC é¢è©¦é¡Œç›®ã€‚"
toc: false
tags:
  - é¢è©¦
  - Digital IC Design
---

## ç›®éŒ„

### ğŸ“‹ [é¢è©¦æº–å‚™æŒ‡å—](#-é¢è©¦æº–å‚™æŒ‡å—)
- [é«˜é »è€ƒé»æ’è¡Œæ¦œ](#-é«˜é »è€ƒé»æ’è¡Œæ¦œ) | [ç­”é¡Œç­–ç•¥](#-é¢è©¦ç­”é¡Œç­–ç•¥) | [å¸¸è¦‹é™·é˜±](#ï¸-å¸¸è¦‹é™·é˜±èˆ‡è¿½å•) | [è¤‡ç¿’é †åº](#-å»ºè­°çš„è¤‡ç¿’é †åº) | [ç™½æ¿é¡Œæº–å‚™](#-ç™½æ¿é¡Œæ‰‹å¯«ç¨‹å¼æº–å‚™)

### åŸºç¤æ¦‚å¿µ
- [åŒæ­¥é‚è¼¯ vs ç•°æ­¥é‚è¼¯](#åŒæ­¥é‚è¼¯-vs-ç•°æ­¥é‚è¼¯)
- [Latch vs Flip-flop](#latch-vs-flip-flop)
- [Metastability](#metastability)

### è·¨æ™‚è„ˆåŸŸ (CDC)
- [CDC æ¦‚è¿°](#clock-domain-crossing-cdc)
- [Single-bit åŒæ­¥](#single-bit-signal)
- [Pulse Synchronizer](#pulse-synchronizer)
- [Toggle Synchronizer](#toggle-synchronizer-slow-to-fast-cdc)
- [Pulse Extender](#pulse-extender-fast-to-slow-cdc)
- [Multi-bit åŒæ­¥](#multi-bit-signal)
- [Asynchronous FIFO èˆ‡ Gray Code](#asynchronous-fifo)
- [FIFO Depth è¨ˆç®—](#fifo-depth-calculation)
- [FIFO Almost Full/Empty](#fifo-almost-fullempty)

### CMOS èˆ‡æ•¸ä½åŸºç¤å…ƒä»¶
- [Synchronous èˆ‡ Asynchronous Reset](#synchronous-vs-asynchronous-reset)
- [Race èˆ‡ Hazard](#race-and-hazard)
- [High-Impedance State](#high-impedance-state-tri-state)
- [ç·šèˆ‡é‚è¼¯èˆ‡ OC/OD é–€](#ç·šèˆ‡é‚è¼¯èˆ‡-ocod-é–€)
- [NMOS èˆ‡ PMOS](#nmos-vs-pmos)
- [CMOS Inverter VTC](#cmos-inverter-vtc-voltage-transfer-characteristic)
- [Transmission Gate](#transmission-gate)

### Verilog èˆ‡ RTL è¨­è¨ˆ
- [Blocking èˆ‡ Non-blocking](#blocking-vs-non-blocking-assignments)
- [Verilog Event Queue](#verilog-stratified-event-queue)
- [FSM ä¸‰æ®µå¼å¯«æ³•](#fsm-finite-state-machine---three-stage-coding)
- [ä»€éº¼å¯«æ³•æœƒç”¢ç”Ÿ Latchï¼Ÿ](#what-coding-causes-latch-inference)
- [SystemVerilog Assertions (SVA)](#systemverilog-assertions-sva)

### çµ„åˆé‚è¼¯
- [å¡è«¾åœ–åŒ–ç°¡](#å¡è«¾åœ–åŒ–ç°¡-karnaugh-map)
- [Full Adder](#full-adder)
- [RCA èˆ‡ CLA Adder](#ripple-carry-vs-carry-lookahead-adder)
- [ç”¨ MUX å»ºæ§‹é‚è¼¯é–˜](#building-gates-using-mux)
- [ç”¨ NAND å»ºæ§‹é‚è¼¯é–˜](#building-gates-using-nand-only)

### è¨­è¨ˆæµç¨‹
- [å‰ç«¯è¨­è¨ˆ](#front-end-design)
- [å¾Œç«¯è¨­è¨ˆ](#back-end-design)
- [ASIC èˆ‡ FPGA æ¯”è¼ƒ](#asic-vs-fpga-comparison)

### FPGA
- [FPGA èˆ‡ CPLD](#fpga-vs-cpld)
- [FPGA æ¶æ§‹](#fpga-architecture)
- [FPGA çµ„æ…‹æ¨¡å¼](#fpga-configuration-modes)

### åˆæˆ
- [Technology Library èˆ‡ PVT](#technology-library)
- [Liberty File Format (.lib)](#liberty-file-format-lib)
- [Delay Models](#delay-models)
- [SDF æª”æ¡ˆæ ¼å¼](#sdf-file-format)
- [SDC Constraints](#sdc-constraints)
- [Clock Gating](#clock-gating)
- [Cross Boundary Optimization](#cross-boundary-optimization)

### éœæ…‹æ™‚åºåˆ†æ (STA)
- [DTA èˆ‡ STA](#dta-vs-sta)
- [Pre-sim èˆ‡ Post-sim](#pre-simulation-vs-post-simulation)
- [Timing Path é¡å‹](#types-of-timing-path)
- [Setup èˆ‡ Hold åˆ†æ](#setup--hold-check)
- [Recovery èˆ‡ Removal Time](#recovery--removal-time)
- [Clock Jitter](#clock-jitter)
- [OCV (On-Chip Variation)](#ocv-on-chip-variation)
- [CPPR/CRPR (Pessimism Removal)](#cpprcrpr-clock-path-pessimism-removal)
- [Multi-Corner Multi-Mode (MCMM)](#multi-corner-multi-mode-mcmm)
- [Timing Violation è§£æ±ºæ–¹æ³•](#setup--hold-violation-solutions)
- [ç‰¹æ®Š Timing Path](#special-timing-path)

### ä½åŠŸè€—è¨­è¨ˆ
- [åŠŸè€—çµ„æˆ](#åŠŸè€—çµ„æˆ)
- [åŠŸè€—é™ä½æŠ€è¡“](#åŠŸè€—é™ä½æŠ€è¡“)
- [Multi-Vt Cell Library](#multi-vt-cell-library)
- [Clock Gating vs Power Gating](#clock-gating-vs-power-gating)
- [Power Intent (UPF/CPF)](#power-intentupfcpf)
- [Level Shifters èˆ‡ Isolation Cells](#level-shifters-èˆ‡-isolation-cells)

### é›»è·¯ç¯„ä¾‹
- [Frequency Dividers](#divide-by-2-circuit)
- [å¥‡æ•¸é™¤é » 50% Duty Cycle](#å¥‡æ•¸é™¤é »---50-duty-cycle)
- [Glitch-free Clock Mux](#glitch-free-clock-mux)
- [é™¤æ³•æ¼”ç®—æ³•](#é™¤æ³•æ¼”ç®—æ³•)
- [åºåˆ—åµæ¸¬å™¨](#åºåˆ—åµæ¸¬å™¨)
- [è‡ªå‹•å”®è³£æ©Ÿ FSM](#è‡ªå‹•å”®è³£æ©Ÿ-fsmç¶“å…¸é¢è©¦é¡Œ)
- [Johnson Counter](#johnson-counter)
- [D è§¸ç™¼å™¨å¯¦ç¾è¨ˆæ•¸å™¨](#d-è§¸ç™¼å™¨å¯¦ç¾-n-é€²åˆ¶è¨ˆæ•¸å™¨ç¶“å…¸é¢è©¦é¡Œ)
- [Round Robin Arbiter](#round-robin-arbiter)
- [CRCï¼ˆå¾ªç’°å†—é¤˜æ ¡é©—ï¼‰](#crcå¾ªç’°å†—é¤˜æ ¡é©—)
- [Booth èˆ‡ Wallace Tree ä¹˜æ³•å™¨](#booth-èˆ‡-wallace-tree-ä¹˜æ³•å™¨)
- [LFSR èˆ‡ PRBSï¼ˆå½éš¨æ©Ÿåºåˆ—ï¼‰](#lfsr-èˆ‡-prbså½éš¨æ©Ÿåºåˆ—)
- [ä¸²ä¸¦è½‰æ›èˆ‡ä¸¦ä¸²è½‰æ›](#ä¸²ä¸¦è½‰æ›èˆ‡ä¸¦ä¸²è½‰æ›)

### å¾Œç«¯ / å¯¦é«”è¨­è¨ˆ
- [CTS èˆ‡ Clock Uncertainty](#cts-èˆ‡-clock-uncertainty)
- [Routing Congestion è§£æ±ºæ–¹æ¡ˆ](#routing-congestion-è§£æ±ºæ–¹æ¡ˆ)
- [æ™¶ç‰‡é¢ç©ä¼°ç®—](#æ™¶ç‰‡é¢ç©ä¼°ç®—)
- [CTS ä¸­çš„ Buffer vs Inverter](#cts-ä¸­çš„-buffer-vs-inverter)
- [ECO æµç¨‹](#ecoengineering-change-order)
- [Scan Chain / DFT](#scan-chain--dft)
- [MBIST](#mbistmemory-built-in-self-test)
- [IR Drop åˆ†æ](#ir-drop-åˆ†æ)
- [Electromigration](#electromigration)
- [Signal Integrity (Crosstalk)](#signal-integrity-crosstalk)
- [Latch-up æ•ˆæ‡‰](#latch-up-æ•ˆæ‡‰)
- [Antenna æ•ˆæ‡‰](#antenna-æ•ˆæ‡‰)

### è¨˜æ†¶é«”èˆ‡ Cache
- [SRAM èˆ‡ DRAM](#sram-vs-dram)
- [Flash Memory (NOR vs NAND)](#flash-memory-nor-vs-nand)
- [Write-back èˆ‡ Write-through](#write-back-vs-write-through-cache)
- [Cache Associativity](#cache-associativity)
- [MESI Protocol](#mesi-protocol-cache-coherence)

### åŒ¯æµæ’å”å®š
- [å¸¸è¦‹å”å®š](#common-protocols)ï¼ˆåŒ…å« AXIã€SPIã€I2Cã€UARTã€DDRï¼‰
- [AXI-Stream å”è­°](#axi-stream-å”è­°)
- [DDR Memory Timing](#ddr-memory-timing)

### é›»è…¦æ¶æ§‹
- [æµæ°´ç·šæŠ€è¡“](#æµæ°´ç·šæŠ€è¡“-pipelining)
- [Pipeline Hazards](#pipeline-hazards)
- [Branch Predictor](#branch-predictor)
- [Virtual Memory èˆ‡ TLB](#virtual-memory--tlb)

### EDA èˆ‡è…³æœ¬
- [Tcl è…³æœ¬](#eda-scripting-tcl)

### å¸¸è¦‹é¢è©¦å•é¡Œ
- [Input/Output Delay](#inputoutput-delay) *(STA)*
- [Clock Skew å½±éŸ¿](#clock-skew-effect-on-setuphold) *(STA)*
- [Hold Time å¯ç‚ºé›¶æˆ–è² ï¼Ÿ](#can-hold-time-be-zero-or-negative) *(STA)*
- [SystemVerilog ç”¨é€”](#systemverilog-purpose) *(Verilog)*
- [Cache å¦‚ä½•åŠ é€Ÿ CPU](#how-cache-accelerates-cpu) *(è¨˜æ†¶é«”)*
- [2-Stage FF CDC é™åˆ¶](#can-2-stage-ff-solve-all-cdc-problems) *(CDC)*
- [åˆæˆæ‰€éœ€æª”æ¡ˆ](#files-needed-for-synthesis) *(åˆæˆ)*
- [Glitch é é˜²](#glitch-causes-and-prevention) *(è¨­è¨ˆ)*
- [é›™é‚Šç·£åµæ¸¬](#dual-edge-detection) *(é›»è·¯)*

### é¢è©¦ç¶“é©—
- [MTK](#mtk) | [RTK](#rtk) | [NTK](#ntk) | [PHISON](#phison) | [SMI](#smi) | [GUC](#guc)

### ğŸ“Œ [é¢è©¦å‰æœ€å¾Œæé†’](#-é¢è©¦å‰æœ€å¾Œæé†’)
- [é¢è©¦å‰ä¸€å¤© Checklist](#-é¢è©¦å‰ä¸€å¤©-checklist) | [é¢è©¦ä¸­çš„é—œéµæŠ€å·§](#-é¢è©¦ä¸­çš„é—œéµæŠ€å·§) | [å¸¸è¦‹æ‰£åˆ†è¡Œç‚º](#ï¸-å¸¸è¦‹æ‰£åˆ†è¡Œç‚º) | [åŠ åˆ†æŠ€å·§](#-åŠ åˆ†æŠ€å·§) | [å¿…èƒŒå…¬å¼é€Ÿè¨˜](#-å¿…èƒŒå…¬å¼é€Ÿè¨˜)

### [åƒè€ƒè³‡æ–™](#åƒè€ƒè³‡æ–™)

---

## ğŸ“‹ é¢è©¦æº–å‚™æŒ‡å—

> **å¦‚ä½•ä½¿ç”¨é€™ä»½ç­†è¨˜æº–å‚™é¢è©¦ï¼Ÿ** é€™ä»½ç­†è¨˜æ¶µè“‹äº†æ•¸ä½ IC è¨­è¨ˆé¢è©¦çš„æ ¸å¿ƒä¸»é¡Œã€‚æ ¹æ“š MTKã€RTKã€NTKã€PHISONã€SMIã€GUC ç­‰å…¬å¸çš„é¢è©¦ç¶“é©—ï¼Œä»¥ä¸‹æ˜¯é«˜é »è€ƒé»å’Œæº–å‚™å»ºè­°ã€‚

### ğŸ¯ é«˜é »è€ƒé»æ’è¡Œæ¦œ

æ ¹æ“šå¯¦éš›é¢è©¦ç¶“é©—çµ±è¨ˆï¼Œä»¥ä¸‹ä¸»é¡Œå‡ºç¾é »ç‡æœ€é«˜ï¼š

| æ’å | ä¸»é¡Œ | å‡ºç¾é »ç‡ | å¿…å‚™ç¨‹åº¦ |
|------|------|----------|----------|
| 1 | **Setup/Hold æ™‚åºåˆ†æ** | â­â­â­â­â­ | å¿…è€ƒ |
| 2 | **CDCï¼ˆè·¨æ™‚è„ˆåŸŸï¼‰** | â­â­â­â­â­ | å¿…è€ƒ |
| 3 | **Blocking vs Non-blocking** | â­â­â­â­â­ | å¿…è€ƒ |
| 4 | **Metastability** | â­â­â­â­ | å¿…è€ƒ |
| 5 | **Clock Gating / ä½åŠŸè€—** | â­â­â­â­ | é«˜é » |
| 6 | **é™¤é »é›»è·¯è¨­è¨ˆ** | â­â­â­â­ | é«˜é » |
| 7 | **ç”¨ MUX/NAND å»ºæ§‹é‚è¼¯é–˜** | â­â­â­â­ | é«˜é » |
| 8 | **IC è¨­è¨ˆæµç¨‹** | â­â­â­ | ä¸­é » |
| 9 | **Gray Code / Async FIFO** | â­â­â­ | ä¸­é » |
| 10 | **FSM è¨­è¨ˆ** | â­â­â­ | ä¸­é » |

### ğŸ“ é¢è©¦ç­”é¡Œç­–ç•¥

**æŠ€è¡“å•é¡Œçš„å›ç­”æ¡†æ¶ï¼š**

1. **å…ˆèªªã€Œæ˜¯ä»€éº¼ã€ï¼ˆWhatï¼‰**ï¼šç”¨ä¸€å¥è©±å®šç¾©æ¦‚å¿µ
2. **å†èªªã€Œç‚ºä»€éº¼ã€ï¼ˆWhyï¼‰**ï¼šè§£é‡‹é€™å€‹æ¦‚å¿µç‚ºä½•é‡è¦
3. **æœ€å¾Œèªªã€Œæ€éº¼åšã€ï¼ˆHowï¼‰**ï¼šçµ¦å‡ºå¯¦éš›æ‡‰ç”¨æˆ–è§£æ±ºæ–¹æ¡ˆ
4. **æº–å‚™è¿½å•**ï¼šé¢è©¦å®˜é€šå¸¸æœƒæ ¹æ“šä½ çš„å›ç­”æ·±å…¥è¿½å•

**ç¯„ä¾‹ï¼šã€Œè«‹è§£é‡‹ä»€éº¼æ˜¯ metastabilityï¼Ÿã€**

> âœ… å¥½çš„å›ç­”ï¼š
> ã€ŒMetastability æ˜¯ç•¶ flip-flop çš„ setup æˆ– hold time è¢«é•åæ™‚ï¼Œè¼¸å‡ºå¯èƒ½é€²å…¥ä¸ç©©å®šç‹€æ…‹çš„ç¾è±¡ï¼ˆWhatï¼‰ã€‚é€™åœ¨ CDC è¨­è¨ˆä¸­ç‰¹åˆ¥é‡è¦ï¼Œå› ç‚ºéåŒæ­¥è¨Šè™Ÿå¿…ç„¶æœƒåœ¨æŸå€‹æ™‚åˆ»é•å destination flip-flop çš„æ™‚åºè¦æ±‚ï¼ˆWhyï¼‰ã€‚è§£æ±ºæ–¹æ¡ˆæ˜¯ä½¿ç”¨ 2-FF æˆ– 3-FF synchronizerï¼Œçµ¦ç¬¬ä¸€ç´š flip-flop è¶³å¤ æ™‚é–“å¾ metastable ç‹€æ…‹æ¢å¾©ï¼ˆHowï¼‰ã€‚ã€

### âš ï¸ å¸¸è¦‹é™·é˜±èˆ‡è¿½å•

| ä¸»é¡Œ | å¸¸è¦‹è¿½å• | é™·é˜±æé†’ |
|------|----------|----------|
| **Setup/Hold** | ã€ŒHold time å¯ä»¥æ˜¯è² çš„å—ï¼Ÿã€ã€ŒHold èˆ‡ clock period æœ‰é—œå—ï¼Ÿã€ | Hold time èˆ‡ clock period ç„¡é—œï¼ |
| **CDC** | ã€Œ2-FF synchronizer èƒ½è§£æ±ºæ‰€æœ‰ CDC å•é¡Œå—ï¼Ÿã€ | ä¸èƒ½ï¼Multi-bit éœ€è¦ Gray code æˆ– Async FIFO |
| **Clock Gating** | ã€Œç‚ºä½•è¦ç”¨ latch-based ICGï¼Ÿã€ | é¿å… enable è¨Šè™Ÿç”¢ç”Ÿ glitch |
| **Blocking/Non-blocking** | ã€Œæ··ç”¨æœƒæ€æ¨£ï¼Ÿã€ | å¯èƒ½é€ æˆ simulation/synthesis ä¸ä¸€è‡´ |
| **é™¤é »é›»è·¯** | ã€Œå¦‚ä½•åšåˆ° 50% duty cycle çš„å¥‡æ•¸é™¤é »ï¼Ÿã€ | éœ€è¦åŒæ™‚ä½¿ç”¨ posedge å’Œ negedge |

### ğŸ”„ å»ºè­°çš„è¤‡ç¿’é †åº

```
ç¬¬ä¸€è¼ªï¼ˆåŸºç¤è§€å¿µï¼Œ1-2å¤©ï¼‰ï¼š
  åŸºç¤æ¦‚å¿µ â†’ CMOS åŸºç¤ â†’ Verilog/RTL â†’ çµ„åˆé‚è¼¯

ç¬¬äºŒè¼ªï¼ˆæ ¸å¿ƒä¸»é¡Œï¼Œ2-3å¤©ï¼‰ï¼š
  CDC â†’ STA â†’ ä½åŠŸè€—è¨­è¨ˆ â†’ åˆæˆ

ç¬¬ä¸‰è¼ªï¼ˆé€²éšä¸»é¡Œï¼Œ1-2å¤©ï¼‰ï¼š
  å¾Œç«¯è¨­è¨ˆ â†’ FPGA â†’ é›»è·¯ç¯„ä¾‹

ç¬¬å››è¼ªï¼ˆé¢è©¦è¡åˆºï¼Œ1å¤©ï¼‰ï¼š
  å¸¸è¦‹é¢è©¦å•é¡Œ â†’ é¢è©¦ç¶“é©— â†’ æœ¬æŒ‡å—çš„é«˜é »è€ƒé»
```

### ğŸ’¡ ç™½æ¿é¡Œ/æ‰‹å¯«ç¨‹å¼æº–å‚™

é¢è©¦å¸¸è¦æ±‚æ‰‹å¯« Verilogï¼Œä»¥ä¸‹æ˜¯å¿…é ˆç†Ÿç·´çš„é›»è·¯ï¼š

1. **2-FF Synchronizer** â€” CDC åŸºç¤
2. **Divide-by-2, Divide-by-3** â€” é™¤é »é›»è·¯
3. **Dual-edge detection** â€” é‚Šç·£åµæ¸¬
4. **FSM (Mealy/Moore)** â€” ç‹€æ…‹æ©Ÿ
5. **Sequence detector** â€” åºåˆ—åµæ¸¬å™¨
6. **Async FIFO pointer logic** â€” Gray code è½‰æ›

**æ‰‹å¯«ç¨‹å¼ç¢¼çš„æ³¨æ„äº‹é …ï¼š**
- ä½¿ç”¨ `always @(posedge clk or negedge rst_n)` æ¨™æº–å¯«æ³•
- Sequential logic ç”¨ `<=`ï¼ˆnon-blockingï¼‰
- Combinational logic ç”¨ `=`ï¼ˆblockingï¼‰
- è¨˜å¾—è™•ç† reset æ¢ä»¶
- è®Šæ•¸å‘½åè¦æ¸…æ¥šï¼ˆå¦‚ `sync_ff1`, `sync_ff2`ï¼‰

### ğŸ“Š æ ¸å¿ƒæ¦‚å¿µé€ŸæŸ¥è¡¨

**â±ï¸ STA é€ŸæŸ¥ï¼š**
```
Setup Check: Data å¿…é ˆåœ¨ clock edge ã€Œä¹‹å‰ã€ç©©å®š
  Slack = Required Time - Arrival Timeï¼ˆæ­£å€¼ = PASSï¼‰
  ä¿®å¾©ï¼šåŠ é€Ÿ data path æˆ–æ¸›æ…¢ capture clock

Hold Check: Data å¿…é ˆåœ¨ clock edge ã€Œä¹‹å¾Œã€ä¿æŒç©©å®š
  Slack = Arrival Time - Required Timeï¼ˆæ­£å€¼ = PASSï¼‰
  ä¿®å¾©ï¼šæ¸›æ…¢ data pathï¼ˆåŠ  bufferï¼‰
  âš ï¸ Hold èˆ‡ clock period ç„¡é—œï¼é™é »ç„¡æ³•ä¿®å¾© hold violation
```

**ğŸ”„ CDC é€ŸæŸ¥ï¼š**
```
Single-bit level signal â†’ 2-FF Synchronizer
Single-bit pulse (slowâ†’fast) â†’ Toggle Synchronizer
Single-bit pulse (fastâ†’slow) â†’ Pulse Extender
Multi-bit data â†’ Async FIFO with Gray Code

Gray Code é‡é»ï¼šç›¸é„°å€¼åªæœ‰ 1 bit ä¸åŒ
  Binary to Gray: gray = bin ^ (bin >> 1)
```

**âš¡ ä½åŠŸè€—é€ŸæŸ¥ï¼š**
```
Dynamic Power: P = Î± Ã— C Ã— VÂ² Ã— f
  â†“ Î±ï¼šClock gating, operand isolation
  â†“ Vï¼šDVFS, multi-VDD
  â†“ fï¼šé™é »

Static Power (Leakage):
  â†“ Multi-Vtï¼šéé—œéµè·¯å¾‘ç”¨ HVT
  â†“ Power gatingï¼šé—œé–‰æ•´å€‹é›»æºåŸŸ
```

**ğŸ”§ Verilog é€ŸæŸ¥ï¼š**
```
Blocking (=)     â†’ Combinational logic
Non-blocking (<=) â†’ Sequential logic
çµ•å°ä¸è¦æ··ç”¨ï¼

ç”¢ç”Ÿ Latch çš„å¯«æ³•ï¼š
  - if æ²’æœ‰ else
  - case æ²’æœ‰ default
  - sensitivity list ä¸å®Œæ•´ï¼ˆç”¨ always @(*)ï¼‰
```

---

## åŸºç¤æ¦‚å¿µ

> **ç‚ºä½•é€™äº›æ¦‚å¿µé‡è¦ï¼Ÿ** åœ¨æ•¸ä½ IC è¨­è¨ˆé¢è©¦ä¸­ï¼ŒLatchã€Flip-flop å’Œ Metastability æ˜¯æœ€åŸºç¤ä¹Ÿæœ€å¸¸è¢«å•åˆ°çš„ä¸»é¡Œã€‚é€™æ˜¯å› ç‚ºï¼š(1) å®ƒå€‘æ˜¯æ‰€æœ‰ sequential circuits çš„æ ¸å¿ƒçµ„æˆå…ƒä»¶ï¼›(2) ç†è§£å®ƒå€‘çš„å·®ç•°ç›´æ¥å½±éŸ¿æ™‚åºåˆ†æã€åŠŸè€—æœ€ä½³åŒ–å’Œè¨­è¨ˆç©©å®šæ€§ï¼›(3) Metastability æ˜¯è·¨æ™‚è„ˆåŸŸè¨­è¨ˆï¼ˆCDCï¼‰çš„æ ¹æœ¬æŒ‘æˆ°ï¼Œå¹¾ä¹æ‰€æœ‰ç¾ä»£ SoC éƒ½æœƒé‡åˆ°ã€‚æŒæ¡é€™äº›æ¦‚å¿µæ˜¯ç†è§£å¾ŒçºŒ CDCã€STAã€ä½åŠŸè€—è¨­è¨ˆç­‰é€²éšä¸»é¡Œçš„å¿…è¦å‰æã€‚

### åŒæ­¥é‚è¼¯ vs ç•°æ­¥é‚è¼¯

é€™æ˜¯æ•¸ä½ IC é¢è©¦ä¸­æœ€åŸºç¤çš„æ¦‚å¿µä¹‹ä¸€ã€‚ç†è§£åŒæ­¥èˆ‡ç•°æ­¥çš„å·®ç•°ï¼Œæ˜¯ç†è§£å¾ŒçºŒ CDCã€STA ç­‰ä¸»é¡Œçš„å‰æã€‚

| é¢å‘ | åŒæ­¥é‚è¼¯ (Synchronous) | ç•°æ­¥é‚è¼¯ (Asynchronous) |
|------|------------------------|-------------------------|
| **Clock** | æ‰€æœ‰ flip-flop å…±ç”¨åŒä¸€æ™‚è„ˆ | ç„¡çµ±ä¸€æ™‚è„ˆï¼Œæˆ–ä½¿ç”¨å¤šå€‹ç¨ç«‹æ™‚è„ˆ |
| **ç‹€æ…‹è®ŠåŒ–** | åƒ…åœ¨ clock edge æ™‚ç™¼ç”Ÿ | ç”±è¼¸å…¥è¨Šè™Ÿè®ŠåŒ–ç›´æ¥è§¸ç™¼ |
| **æ™‚åºåˆ†æ** | ç°¡å–®ï¼Œå¯ç”¨ STA å·¥å…·åˆ†æ | è¤‡é›œï¼Œéœ€è¦ç‰¹æ®Šåˆ†ææ–¹æ³• |
| **Metastability** | ç„¡ï¼ˆè‹¥æ™‚åºç´„æŸæ»¿è¶³ï¼‰ | å¯èƒ½ç™¼ç”Ÿï¼ˆéœ€ synchronizerï¼‰ |
| **è¨­è¨ˆé›£åº¦** | è¼ƒä½ï¼Œå·¥å…·æ”¯æ´å®Œå–„ | è¼ƒé«˜ï¼Œéœ€æ‰‹å‹•é©—è­‰ |
| **é¢ç©** | è¼ƒå¤§ï¼ˆclock distribution ä½”ç”¨ï¼‰ | è¼ƒå°ï¼ˆç„¡å…¨åŸŸ clock treeï¼‰ |
| **åŠŸè€—** | è¼ƒé«˜ï¼ˆclock tree æŒçºŒåˆ‡æ›ï¼‰ | è¼ƒä½ï¼ˆåƒ…éœ€è¦æ™‚åˆ‡æ›ï¼‰ |

**åŒæ­¥æ™‚åºé‚è¼¯é›»è·¯çš„ç‰¹é»ï¼š**
- æ‰€æœ‰ flip-flop çš„ clock ç«¯é€£æ¥åˆ°åŒä¸€å€‹æ™‚è„ˆæº
- åƒ…ç•¶ clock edge åˆ°ä¾†æ™‚ï¼Œé›»è·¯ç‹€æ…‹æ‰æœƒæ”¹è®Š
- ç‹€æ…‹è¡¨ä¸­çš„æ¯å€‹ç‹€æ…‹éƒ½æ˜¯ç©©å®šçš„
- æ™‚åºè¨­è¨ˆçš„å¯¦è³ªï¼šç¢ºä¿æ¯å€‹ flip-flop çš„ setup/hold time éƒ½è¢«æ»¿è¶³

**ç•°æ­¥æ™‚åºé‚è¼¯é›»è·¯çš„ç‰¹é»ï¼š**
- é›»è·¯ä¸­æ²’æœ‰çµ±ä¸€çš„æ™‚è„ˆ
- å¯ä½¿ç”¨ä¸å¸¶ clock çš„ latch å’Œå»¶é²å…ƒä»¶ä½œç‚ºå„²å­˜å…ƒä»¶
- é›»è·¯ç‹€æ…‹çš„æ”¹è®Šç”±å¤–éƒ¨è¼¸å…¥ç›´æ¥è§¸ç™¼
- å¸¸è¦‹æ–¼ä½åŠŸè€—è¨­è¨ˆã€å¤šæ™‚è„ˆåŸŸä»‹é¢

**æ™‚åºè¨­è¨ˆçš„å¯¦è³ªï¼ˆç¶“å…¸é¢è©¦é¡Œï¼‰ï¼š**

```
æ™‚åºè¨­è¨ˆçš„å¯¦è³ª = æ»¿è¶³æ¯ä¸€å€‹ flip-flop çš„å»ºç«‹æ™‚é–“ (setup time) å’Œä¿æŒæ™‚é–“ (hold time) è¦æ±‚
```

é€™å¥è©±æ˜¯è¨±å¤šé¢è©¦å®˜æœŸå¾…çš„æ¨™æº–ç­”æ¡ˆã€‚å®ƒèªªæ˜äº†ç‚ºä½• STA å¦‚æ­¤é‡è¦ï¼šSTA çš„æ ¸å¿ƒä»»å‹™å°±æ˜¯é©—è­‰æ‰€æœ‰ timing path æ˜¯å¦æ»¿è¶³ setup/hold ç´„æŸã€‚

### Latch vs Flip-flop

Latch èˆ‡ flip-flop æ˜¯æ•¸ä½è¨­è¨ˆä¸­çš„åŸºæœ¬å„²å­˜å…ƒä»¶ï¼Œå„è‡ªå„²å­˜ä¸€å€‹ä½å…ƒçš„è³‡æ–™ã€‚é—œéµå€åˆ¥åœ¨æ–¼è§¸ç™¼æ©Ÿåˆ¶ï¼šlatch æ˜¯ **level-triggered**ï¼ˆä½æº–è§¸ç™¼ï¼‰ï¼Œè¡¨ç¤ºç•¶ enable è¨Šè™Ÿç‚º active æ™‚ï¼Œè¼¸å‡ºæœƒè·Ÿéš¨è¼¸å…¥ï¼ˆtransparentï¼‰ï¼›è€Œ flip-flop æ˜¯ **edge-triggered**ï¼ˆé‚Šç·£è§¸ç™¼ï¼‰ï¼Œåƒ…åœ¨ clock è¨Šè™Ÿçš„ä¸Šå‡æˆ–ä¸‹é™é‚Šç·£æ™‚æ“·å–è¼¸å…¥ã€‚é€™ä½¿å¾— flip-flop åœ¨åŒæ­¥è¨­è¨ˆä¸­æ›´ç‚ºå¯é æ¸¬ï¼Œè€Œ latch é›–æœ‰é€Ÿåº¦å„ªå‹¢ä½†æœƒä½¿æ™‚åºåˆ†æè®Šè¤‡é›œã€‚

| ç‰¹æ€§ | Latch | Flip-Flop |
|---------|-------|-----------|
| **è§¸ç™¼æ–¹å¼** | Level-triggeredï¼ˆenable æ™‚ç‚º transparentï¼‰| Edge-triggeredï¼ˆåƒ…åœ¨ clock edge æ™‚è®ŠåŒ–ï¼‰|
| **æ•æ„Ÿåº¦** | enable ç‚º high æ™‚è¼¸å‡ºè·Ÿéš¨è¼¸å…¥ | åƒ…åœ¨ rising/falling edge æ™‚è¼¸å‡ºè®ŠåŒ– |
| **é¢ç©** | è¼ƒå°ï¼Œéœ€è¦è¼ƒå°‘é›»è·¯ | è¼ƒå¤§ï¼Œéœ€è¦è¼ƒå¤š gate |
| **é€Ÿåº¦** | è¼ƒå¿« | è¼ƒæ…¢ï¼ˆå›  edge detection é‚è¼¯ï¼‰|
| **åŠŸè€—** | è¼ƒä½ | è¼ƒé«˜ |
| **æ™‚åºåˆ†æ** | è¼ƒè¤‡é›œï¼ˆå¯ä½¿ç”¨ time borrowingï¼‰| è¼ƒç°¡å–®ï¼Œæ™‚åºæ˜ç¢º |
| **FPGA æ”¯æ´** | ä¸å»ºè­°ä½¿ç”¨ | å»ºè­°ä½¿ç”¨ |

**é‡é»ï¼š**
- Flip-flop ç”±å…©å€‹èƒŒå°èƒŒçš„ latch çµ„æˆï¼Œä½¿ç”¨ç›¸åæ¥µæ€§çš„ clockï¼ˆmaster-slave æ¶æ§‹ï¼‰
- Latch å…è¨± **time borrowing**ï¼šè‹¥ä¸€å€‹ half-cycle path è¼ƒæ…¢è€Œå¦ä¸€å€‹è¼ƒå¿«ï¼Œæ…¢çš„ path å¯å¾å¿«çš„ path å€Ÿç”¨æ™‚é–“
- ç”±æ–¼æ™‚åºåˆ†æè¤‡é›œï¼ŒåŒæ­¥è¨­è¨ˆä¸­é€šå¸¸é¿å…ä½¿ç”¨ latch

**Time Borrowing æ·±å…¥æ¢è¨ï¼š**

Time borrowing æ˜¯ latch-based è¨­è¨ˆä¸­çš„å¼·å¤§æŠ€è¡“ï¼Œflip-flop ç„¡æ³•é”æˆã€‚é—œéµåœ¨æ–¼ latch åœ¨æ•´å€‹ enable éšæ®µéƒ½æ˜¯ transparentï¼Œè€Œéåƒ…åœ¨ edge æ™‚ã€‚

```
ç¯„ä¾‹ï¼š4 éšæ®µ pipelineï¼Œæ¯”è¼ƒ latch èˆ‡ flip-flop

Flip-flop æ¶æ§‹ï¼ˆæ¯éšæ®µé™åˆ¶åœ¨ half-periodï¼‰ï¼š
  Stage delays: 8ns, 12ns, 6ns, 10ns (max = 12ns)
  æ‰€éœ€é€±æœŸ: 2 Ã— 12ns = 24ns â†’ Fmax = 41.7 MHz

Latch æ¶æ§‹ï¼ˆå…è¨± time borrowingï¼‰ï¼š
  ç¸½å»¶é²: 8 + 12 + 6 + 10 = 36ns
  æ¯éšæ®µå¹³å‡: 36/4 = 9ns
  æ‰€éœ€é€±æœŸ: 2 Ã— 9ns = 18ns â†’ Fmax = 55.6 MHzï¼ˆå¿« 33%ï¼ï¼‰
```

**ç‚ºä½• latch å°è£½ç¨‹è®Šç•°æ›´æœ‰å®¹å¿åº¦ï¼š** ç•¶è£½ç¨‹è®Šç•°å°è‡´æŸäº› path è¼ƒæ…¢è€Œå…¶ä»–è¼ƒå¿«æ™‚ï¼Œlatch-based è¨­è¨ˆæœƒé€é time borrowing è‡ªå‹•è£œå„Ÿã€‚é€™ä½¿å¾—åœ¨è®Šç•°é¡¯è‘—çš„å…ˆé€²è£½ç¨‹ä¸­ï¼Œlatch è¨­è¨ˆå°è‰¯ç‡æ›´ç‚ºå‹å–„ã€‚

![Latch](https://i.imgur.com/E6NY4ca.png)

![Flip-flop](https://i.imgur.com/tv3FbCD.png)

### **Metastability**

> **ç‚ºä½•éœ€è¦ç†è§£ Metastabilityï¼Ÿ** ç•¶è¨­è¨ˆå¸«å°‡è¨Šè™Ÿå¾ä¸€å€‹ clock domain å‚³éåˆ°å¦ä¸€å€‹æ™‚ï¼Œç”±æ–¼å…©å€‹ clocks ä¹‹é–“æ²’æœ‰å›ºå®šçš„ç›¸ä½é—œä¿‚ï¼Œè³‡æ–™è¨Šè™Ÿå¿…ç„¶æœƒåœ¨æŸå€‹æ™‚åˆ»é•å destination flip-flop çš„ setup æˆ– hold timeã€‚é€™ç¨®é•è¦æœƒå°è‡´ flip-flop é€²å…¥ metastable ç‹€æ…‹â€”â€”è¼¸å‡ºæ—¢éç©©å®šçš„ 0 ä¹Ÿéç©©å®šçš„ 1ï¼Œè€Œæ˜¯åœ¨ä¸­é–“é›»å£“å¾˜å¾Šã€‚è‹¥é€™ç¨®ä¸ç©©å®šçš„è¼¸å‡ºå‚³æ’­åˆ°ä¸‹æ¸¸é‚è¼¯ï¼Œå¯èƒ½å°è‡´ç³»çµ±åŠŸèƒ½éŒ¯èª¤ç”šè‡³æå£ã€‚å› æ­¤ï¼Œç†è§£ metastability æ˜¯è¨­è¨ˆå¯é  CDC circuits çš„åŸºç¤ã€‚

**ä»€éº¼æ˜¯ Metastabilityï¼Ÿ** Metastability ç™¼ç”Ÿåœ¨ flip-flop è¼¸å‡ºï¼ˆQ pinï¼‰ç©©å®šæ‰€éœ€çš„æ™‚é–“å¤§æ–¼æ­£å¸¸ clk-to-qï¼ˆTcqï¼‰æ™‚é–“æ™‚ã€‚é€™ç™¼ç”Ÿåœ¨è³‡æ–™åœ¨ clock edge é™„è¿‘è½‰æ›ï¼Œé•å setup æˆ– hold time è¦æ±‚æ™‚ã€‚æ­¤æ™‚ flip-flop å…§éƒ¨çš„ feedback loop è™•æ–¼ä¸ç©©å®šå¹³è¡¡ç‹€æ…‹ï¼Œéœ€è¦é¡å¤–æ™‚é–“æ‰èƒ½ã€Œæ±ºå®šã€æœ€çµ‚è¼¸å‡ºæ˜¯ 0 é‚„æ˜¯ 1ã€‚

![Metastability 1](https://i.imgur.com/y3WG22Q.png)
![Metastability 2](https://i.imgur.com/kp5y9dk.png)

**MTBF (Mean Time Between Failures) Formula:**

```
MTBF = e^(Tr/Ï„) / (T0 Ã— Fclk Ã— Fdata)
```

å…¶ä¸­ï¼š
- `Tr` = resolution timeï¼ˆå¯ç”¨æ–¼ metastability è§£æ±ºçš„æ™‚é–“ï¼‰
- `Ï„` (tau) = metastability æ™‚é–“å¸¸æ•¸ï¼ˆèˆ‡å…ƒä»¶ç›¸é—œï¼‰
- `Fclk` = clock é »ç‡
- `Fdata` = data è½‰æ›é »ç‡

**Resolution time è¨ˆç®—ï¼š**
```
Tr = Tclk - (Tsu + Tckq + Tpd)
```

**è¨­è¨ˆæŒ‡å¼•ï¼š**

Synchronizer éšæ®µæ•¸é€éå…¬å¼ä¸­çš„æŒ‡æ•¸é …ç›´æ¥å½±éŸ¿ MTBFã€‚æ¯å¢åŠ ä¸€ç´šå¤§ç´„å¯å°‡ MTBF å¹³æ–¹ï¼Œä½¿ synchronizer æ·±åº¦çš„é¸æ“‡æˆç‚ºåŸºæ–¼å¯é æ€§éœ€æ±‚çš„é—œéµè¨­è¨ˆæ±ºç­–ã€‚

- ä½¿ç”¨ **2 å€‹ flip-flop**ï¼šå°å¤§å¤šæ•¸è¨­è¨ˆè¶³å¤ ï¼ˆ10s-100s MHzï¼‰
- ä½¿ç”¨ **3 å€‹ flip-flop**ï¼šå¤ªç©º/é†«ç™‚è¨­å‚™å¼·åˆ¶è¦æ±‚
- ä½¿ç”¨ **4 å€‹ flip-flop**ï¼šMTBF å¯é” 1,000 å¹´ä»¥ä¸Š

**å¯¦éš› MTBF ç¯„ä¾‹ï¼š**
```
å·²çŸ¥: Fclk = 100 MHz, Fdata = 10 MHz, Ï„ = 0.3 ns, T0 = 1 ns
ç•¶ Tr = 5 nsï¼ˆ100 MHz ä¸‹çš„ 2FF synchronizerï¼‰ï¼š
  MTBF = e^(5/0.3) / (1e-9 Ã— 100e6 Ã— 10e6)
       = e^16.67 / (1e6)
       â‰ˆ 1740 è¬ç§’ â‰ˆ 201 å¤©

ç•¶ Tr = 10 nsï¼ˆ3FF synchronizerï¼‰ï¼š
  MTBF = e^(10/0.3) / (1e6)
       â‰ˆ 2.8e8 å¹´ï¼ˆå¯¦éš›ä¸Šç„¡é™å¤§ï¼‰
```

`è§£æ±ºæ–¹æ¡ˆï¼ˆdouble flip-flop synchronizerï¼‰`ï¼šåªéœ€åœ¨å¾ŒçºŒ flip-flop éšæ®µå¾Œæ·»åŠ å¦ä¸€å€‹ç”±ç›¸åŒ clock é©…å‹•çš„ flip-flopã€‚ç¬¬äºŒå€‹ flip-flop çµ¦äºˆç¬¬ä¸€å€‹ flip-flop æ•´å€‹ clock cycle ä¾†å¾ä»»ä½• metastable ç‹€æ…‹æ¢å¾©ã€‚

**é€²éš MTBF è€ƒé‡ï¼š**

| å› ç´  | å° MTBF çš„å½±éŸ¿ | å»ºè­° |
|--------|----------------|----------------|
| **sync è¼¸å‡ºè² è¼‰é‡** | æ¸›å°‘ resolution time â†’ MTBF è®Šå·® | ä¿æŒ synchronizer è¼¸å‡ºè¼•è¼‰ |
| **è¼ƒå¿«çš„ flip-flop ç³»åˆ—** | è¼ƒä½ setup/hold time â†’ MTBF è¼ƒä½³ | ä½¿ç”¨å¿«é€Ÿ cell ä½œç‚º synchronizer |
| **å¤šå€‹ sync ä½ç½®** | æ¯å€‹éƒ½å¢åŠ å¤±æ•—æ©Ÿç‡ | è¨Šè™ŸåªåŒæ­¥ä¸€æ¬¡ï¼Œåˆ†ç™¼åŒæ­¥å¾Œçš„ç‰ˆæœ¬ |
| **æº«åº¦/é›»å£“è®ŠåŒ–** | Ï„ éš¨æ¢ä»¶è®ŠåŒ– | åœ¨æœ€å·® corner ä¸‹é€²è¡Œç‰¹æ€§åŒ– |

**è£½ç¨‹ç¯€é»è¶¨å‹¢ï¼š** åœ¨å…ˆé€²è£½ç¨‹ï¼ˆ28nm åŠä»¥ä¸‹ï¼‰ï¼ŒÏ„ å€¼ç´„ 10psï¼ŒT0 ç´„ 20ps æ˜¯å…¸å‹çš„ã€‚åœ¨ 1 GHz ä¸‹ï¼Œè³‡æ–™æ¯ 10 å€‹ cycle è®ŠåŒ–ä¸€æ¬¡ï¼Œæœ‰ä¸€å€‹ clock cycle ç”¨æ–¼è§£æ±ºï¼ŒMTBF å¯è¶…é 10^29 å¹´â€”â€”å¯¦éš›ä¸Šç„¡é™å¤§ã€‚

**Altera/Intel å»ºè­°ï¼š** ä½¿ç”¨ä¸‰å€‹ synchronizer flip-flop ä½œç‚ºæ¨™æº–åšæ³•ä»¥ç²å¾—æ›´å¥½çš„ metastability ä¿è­·ï¼Œè€Œéåƒ…å…©å€‹ã€‚

**ğŸ¯ å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€ŒMetastability æ˜¯ä»€éº¼ï¼Ÿä»€éº¼æ™‚å€™æœƒç™¼ç”Ÿï¼Ÿã€** | ç•¶ flip-flop çš„ setup/hold time è¢«é•åæ™‚ï¼Œè¼¸å‡ºå¯èƒ½é€²å…¥ä¸ç©©å®šç‹€æ…‹ã€‚åœ¨ CDC è¨­è¨ˆä¸­å¿…ç„¶æœƒç™¼ç”Ÿ |
| **ã€Œå¦‚ä½•è§£æ±º Metastabilityï¼Ÿã€** | ä½¿ç”¨ 2-FF æˆ– 3-FF synchronizerï¼Œçµ¦ç¬¬ä¸€ç´š FF æ•´å€‹ clock cycle å¾ metastable ç‹€æ…‹æ¢å¾© |
| **ã€Œç‚ºä½•ä¸ç”¨ 1 å€‹ FF å°±å¥½ï¼Ÿã€** | 1 å€‹ FF å¯èƒ½å°‡ metastable ç‹€æ…‹ç›´æ¥å‚³çµ¦ä¸‹æ¸¸é‚è¼¯ï¼Œé€ æˆåŠŸèƒ½éŒ¯èª¤ã€‚ç¬¬äºŒå€‹ FF æä¾› resolution time |
| **ã€Œä»€éº¼æƒ…æ³éœ€è¦ 3-FFï¼Ÿã€** | é«˜å¯é æ€§æ‡‰ç”¨ï¼ˆå¤ªç©ºã€é†«ç™‚ï¼‰æˆ–é«˜é »è¨­è¨ˆï¼Œ3-FF å¯ä½¿ MTBF æŒ‡æ•¸ç´šæå‡ |
| **ã€ŒMTBF å…¬å¼ä¸­å“ªå€‹åƒæ•¸å½±éŸ¿æœ€å¤§ï¼Ÿã€** | Resolution time (Tr)ï¼å› ç‚ºå®ƒåœ¨æŒ‡æ•¸é …ä¸­ï¼ŒTr åŠ å€å¯ä½¿ MTBF æå‡æ•¸å€‹æ•¸é‡ç´š |

---

## è·¨æ™‚è„ˆåŸŸ (CDC)

> **ç‚ºä½• CDC æ˜¯é¢è©¦ç†±é–€ä¸»é¡Œï¼Ÿ** ç¾ä»£ SoC é€šå¸¸åŒ…å«å¤šå€‹ clock domainsï¼šCPU å¯èƒ½é‹è¡Œåœ¨ 2GHzï¼ŒDDR ä»‹é¢åœ¨ 1.6GHzï¼ŒUSB æ§åˆ¶å™¨åœ¨ 480MHzï¼ŒI2C åœ¨ 400kHzã€‚é€™äº›ä¸åŒé »ç‡çš„æ¨¡çµ„å¿…é ˆç›¸äº’é€šè¨Šï¼Œè€Œæ¯ç•¶è¨Šè™Ÿè·¨è¶Š clock domain é‚Šç•Œæ™‚ï¼Œå°±æœƒç”¢ç”Ÿ CDC å•é¡Œã€‚CDC è¨­è¨ˆéŒ¯èª¤æ˜¯ ASIC è¨­è¨ˆä¸­æœ€å¸¸è¦‹çš„åŠŸèƒ½æ€§ bug ä¾†æºä¹‹ä¸€ï¼Œå› ç‚ºé€™é¡éŒ¯èª¤ï¼š(1) åœ¨ simulation ä¸­é›£ä»¥é‡ç¾ï¼ˆéœ€è¦ç‰¹å®šçš„ç›¸ä½é—œä¿‚ï¼‰ï¼›(2) å¯èƒ½åœ¨ silicon ä¸Šé–“æ­‡æ€§ç™¼ç”Ÿï¼›(3) éš¨è‘—è£½ç¨‹è®Šç•°å’Œæº«åº¦è®ŠåŒ–è€Œè¡¨ç¾ä¸åŒã€‚å› æ­¤ï¼Œé¢è©¦å®˜æœƒæ·±å…¥è€ƒå¯Ÿæ‡‰è©¦è€…å° CDC çš„ç†è§£ã€‚

### **CDC æ¦‚è¿°**

**ä»€éº¼æ˜¯ Clock Domain Crossingï¼Ÿ** ç•¶è¨Šè™Ÿå¾ä¸€å€‹ clock domain å‚³éåˆ°å¦ä¸€å€‹ clock domain æ™‚ï¼Œå°±æœƒç™¼ç”Ÿ CDCã€‚é€™æ˜¯å¤šæ™‚è„ˆè¨­è¨ˆä¸­æœ€å…·æŒ‘æˆ°æ€§çš„éƒ¨åˆ†ã€‚

**ç‚ºä½• CDC æœƒå°è‡´å•é¡Œï¼Ÿ** ç”±æ–¼å…©å€‹ clocks ä¹‹é–“æ²’æœ‰å›ºå®šçš„ç›¸ä½é—œä¿‚ï¼Œè¨Šè™Ÿåœ¨ destination domain è¢« sample çš„æ™‚æ©Ÿæ˜¯ä¸å¯é æ¸¬çš„ã€‚ç•¶è¨Šè™Ÿæ°å¥½åœ¨ destination flip-flop çš„ setup/hold window å…§è®ŠåŒ–æ™‚ï¼Œå°±æœƒé•åæ™‚åºè¦æ±‚ä¸¦å°è‡´ metastabilityã€‚æ›´ç³Ÿçš„æ˜¯ï¼Œè‹¥ç›´æ¥å°‡å¤šä½å…ƒè¨Šè™Ÿï¼ˆå¦‚ busï¼‰è·¨æ™‚è„ˆåŸŸå‚³è¼¸ï¼Œæ¯å€‹ bit å¯èƒ½åœ¨ä¸åŒçš„ cycle è¢«æ­£ç¢º sampleï¼Œå°è‡´è³‡æ–™éŒ¯äº‚ï¼ˆä¾‹å¦‚ï¼šåŸæœ¬è¦å‚³ `0111`ï¼Œçµæœæ”¶åˆ° `0011`ï¼‰ã€‚

**è§£æ±º CDC çš„æ ¸å¿ƒæ€è·¯ï¼š** æˆ‘å€‘ç„¡æ³•é¿å… metastability çš„ç™¼ç”Ÿï¼Œä½†å¯ä»¥çµ¦ flip-flop è¶³å¤ çš„æ™‚é–“å¾ metastable ç‹€æ…‹æ¢å¾©ï¼Œä¸¦ç¢ºä¿å¤šä½å…ƒè³‡æ–™çš„ä¸€è‡´æ€§ã€‚é€™å°±æ˜¯å„ç¨® CDC synchronizers çš„è¨­è¨ˆåŸç†ã€‚

äº†è§£ clock ä¹‹é–“çš„é »ç‡å’Œç›¸ä½é—œä¿‚ï¼Œå¯ä»¥å¹«åŠ©é¸æ“‡æœ€é©åˆçš„åŒæ­¥ç­–ç•¥ï¼š

**CDC é¡å‹ï¼š**

| é¡å‹ | èªªæ˜ |
|------|-------------|
| **Asynchronous** | Clock æœ‰ä¸åŒé »ç‡ä¸”ç„¡ç›¸ä½é—œä¿‚â€”â€”æœ€å…·æŒ‘æˆ°æ€§ï¼Œéœ€è¦å¼·å¥çš„åŒæ­¥æ©Ÿåˆ¶ |
| **Mesochronous** | ç›¸åŒé »ç‡ï¼Œä¸åŒç›¸ä½â€”â€”ç›¸ä½åç§»å›ºå®šï¼Œéœ€ä¸€æ¬¡æ€§è£œå„Ÿ |
| **Plesiochronous** | å¹¾ä¹ç›¸åŒé »ç‡ï¼Œé€æ¼¸æ¼‚ç§»â€”â€”éœ€è¦æŒçºŒç›¸ä½è¿½è¹¤å’Œè£œå„Ÿ |

#### **Single bit signal**

**2-FF Synchronizer çš„åŸç†ï¼š** å°æ–¼å–®ä¸€ä½å…ƒè¨Šè™Ÿçš„ CDCï¼Œæœ€åŸºæœ¬ä¸”æœ€å¸¸ç”¨çš„è§£æ±ºæ–¹æ¡ˆæ˜¯ double flip-flopï¼ˆ2-FFï¼‰synchronizerã€‚å®ƒçš„åŸç†å¾ˆç°¡å–®ï¼šç¬¬ä¸€å€‹ flip-flop å¯èƒ½é€²å…¥ metastable ç‹€æ…‹ï¼Œä½†æˆ‘å€‘çµ¦å®ƒæ•´æ•´ä¸€å€‹ clock cycle çš„æ™‚é–“ä¾†æ¢å¾©ç©©å®šï¼›ç•¶è¨Šè™Ÿå‚³åˆ°ç¬¬äºŒå€‹ flip-flop æ™‚ï¼Œå®ƒå·²ç¶“æ˜¯ç©©å®šçš„ 0 æˆ– 1 äº†ã€‚

**ç‚ºä½• 2-FF è¶³å¤ ï¼Ÿ** å¦‚å‰é¢ MTBF å…¬å¼æ‰€ç¤ºï¼Œå…©ç´š synchronizer åœ¨å¤§å¤šæ•¸æ‡‰ç”¨ï¼ˆæ•¸ååˆ°æ•¸ç™¾ MHzï¼‰ä¸‹å·²èƒ½æä¾›è¶³å¤ çš„å¯é æ€§ã€‚å°æ–¼å¤ªç©ºæˆ–é†«ç™‚ç­‰é«˜å¯é æ€§è¦æ±‚çš„æ‡‰ç”¨ï¼Œå‰‡ä½¿ç”¨ 3-FF æˆ– 4-FFã€‚

**2-FF çš„é™åˆ¶ï¼š** é€™ç¨®æ–¹æ³•åƒ…é©ç”¨æ–¼ã€Œlevelã€å‹è¨Šè™Ÿï¼ˆè¨Šè™Ÿæœƒä¿æŒè¶³å¤ é•·çš„æ™‚é–“è®“ destination domain èƒ½ sample åˆ°ï¼‰ã€‚å°æ–¼ pulse è¨Šè™Ÿï¼ˆåƒ…æŒçºŒä¸€å€‹ source clock cycleï¼‰ï¼Œdestination domain å¯èƒ½å®Œå…¨éŒ¯éé€™å€‹ pulseï¼Œç‰¹åˆ¥æ˜¯ç•¶ source clock æ¯” destination clock å¿«æ™‚ã€‚å› æ­¤éœ€è¦ä½¿ç”¨ Pulse synchronizerã€‚

**æœ€ä½³å¯¦è¸ï¼š** é¿å…åœ¨ synchronizer flip-flop å‰é¢æ”¾ç½®çµ„åˆé‚è¼¯ã€‚çµ„åˆé‚è¼¯åœ¨ç©©å®šå‰å®¹æ˜“ç”¢ç”Ÿå¤šæ¬¡ glitchï¼Œå¢åŠ  metastability é¢¨éšªã€‚

**Single-bit Synchronizer é¡å‹ï¼š**

| Synchronizer | èªªæ˜ | ä½¿ç”¨æƒ…å¢ƒ |
|--------------|-------------|----------|
| **Level** | ç”¨æ–¼éœæ…‹è¨Šè™Ÿçš„ 2-FF synchronizer | è®ŠåŒ–ç·©æ…¢çš„æ§åˆ¶è¨Šè™Ÿ |
| **Edge** | åµæ¸¬è·¨åŸŸçš„ edge è½‰æ› | Clock enableã€ä¸­æ–· |
| **Pulse** | åŸºæ–¼ XORï¼Œè½‰æ› pulseâ†’levelâ†’pulse | å¿«é€Ÿ pulseï¼ˆreq/ackï¼‰|

**Pulse synchronizer**ï¼šé€é XOR gate å°‡ pulse è¨Šè™Ÿè½‰æ›ç‚º level è¨Šè™Ÿï¼Œé€šé double flip-flopï¼Œå†é€éå¦ä¸€å€‹ XOR gate å°‡ level è¨Šè™Ÿè½‰æ›å› pulse è¨Šè™Ÿã€‚
![Pulse synchronizer](https://i.imgur.com/UuK9bvn.png)

```verilog
module pulse_sync (
    input  src_clk, src_rst_n, src_pulse,
    input  dst_clk, dst_rst_n,
    output dst_pulse
);
// Source: toggle on pulse (pulse â†’ level)
reg src_toggle;
always @(posedge src_clk or negedge src_rst_n)
    if (!src_rst_n) src_toggle <= 1'b0;
    else if (src_pulse) src_toggle <= ~src_toggle;

// 2FF sync + edge detect (level â†’ pulse)
reg [2:0] sync;
always @(posedge dst_clk or negedge dst_rst_n)
    if (!dst_rst_n) sync <= 3'b0;
    else sync <= {sync[1:0], src_toggle};

assign dst_pulse = sync[2] ^ sync[1];  // XOR detects toggle
endmodule
```

**é™åˆ¶ï¼š** é€£çºŒ source pulse ä¹‹é–“æœ€å°‘éœ€è¦ 3 å€‹ destination clock cycleã€‚

**Edge synchronizer**ï¼šèˆ‡ pulse synchronizer é¡ä¼¼ï¼Œä½†åœ¨ destination domain åµæ¸¬åˆ° rising/falling edge æ™‚è¼¸å‡º pulseã€‚

#### **Toggle Synchronizerï¼ˆæ…¢åˆ°å¿« CDCï¼‰**

ç•¶å¾æ…¢é€Ÿ clock domain å‚³è¼¸ pulse åˆ°å¿«é€Ÿ clock domain æ™‚ï¼Œdestination å¯ä»¥å®‰å…¨åœ°å¤šæ¬¡å–æ¨£è¨Šè™Ÿã€‚Toggle synchronizer åœ¨æ­¤æƒ…æ³ä¸‹æœ‰æ•ˆï¼Œå› ç‚ºä¾†è‡ªæ…¢é€Ÿ domain çš„ pulse æŒçºŒæ™‚é–“è·¨è¶Šå¤šå€‹å¿«é€Ÿ clock cycleã€‚

```verilog
module toggle_sync_slow_to_fast (
    input  slow_clk, slow_rst_n, slow_pulse,
    input  fast_clk, fast_rst_n,
    output fast_pulse
);
// Toggle in slow domain
reg toggle;
always @(posedge slow_clk or negedge slow_rst_n)
    if (!slow_rst_n) toggle <= 1'b0;
    else if (slow_pulse) toggle <= ~toggle;

// 2FF sync in fast domain (plenty of time to sample)
reg [1:0] sync;
always @(posedge fast_clk or negedge fast_rst_n)
    if (!fast_rst_n) sync <= 2'b0;
    else sync <= {sync[0], toggle};

// Edge detect
reg sync_d;
always @(posedge fast_clk or negedge fast_rst_n)
    if (!fast_rst_n) sync_d <= 1'b0;
    else sync_d <= sync[1];

assign fast_pulse = sync[1] ^ sync_d;
endmodule
```

#### **Pulse Extenderï¼ˆå¿«åˆ°æ…¢ CDCï¼‰**

ç•¶å¾å¿«é€Ÿ clock domain å‚³è¼¸ pulse åˆ°æ…¢é€Ÿ clock domain æ™‚ï¼Œå–®ä¸€ cycle çš„å¿«é€Ÿ pulse å¯èƒ½å®Œå…¨è¢«æ…¢é€Ÿ clock éŒ¯éã€‚Pulse extender æœƒå»¶å±•å¿«é€Ÿ pulseï¼Œç¢ºä¿å®ƒè‡³å°‘è·¨è¶Š 2-3 å€‹æ…¢é€Ÿ clock cycleã€‚

**å•é¡Œï¼š** åœ¨ 500 MHzï¼ˆ2nsï¼‰çš„ 1-cycle pulse å‚³è¼¸åˆ° 50 MHzï¼ˆ20ns é€±æœŸï¼‰æ™‚ï¼Œå¯èƒ½å®Œå…¨åœ¨å…©å€‹æ…¢é€Ÿ clock edge ä¹‹é–“è¢«éŒ¯éã€‚

**è§£æ±ºæ–¹æ¡ˆï¼š** ä½¿ç”¨ feedback acknowledgment åœ¨ source domain ä¸­å»¶å±• pulseï¼š

```verilog
module pulse_extender (
    input  fast_clk, fast_rst_n, fast_pulse,
    input  slow_clk, slow_rst_n,
    output slow_pulse
);
// Sync ack back to fast domain
reg [1:0] ack_sync;
always @(posedge fast_clk or negedge fast_rst_n)
    if (!fast_rst_n) ack_sync <= 2'b0;
    else ack_sync <= {ack_sync[0], slow_sync[1]};

// Extended pulse in fast domain (held until ack received)
reg extended;
always @(posedge fast_clk or negedge fast_rst_n)
    if (!fast_rst_n) extended <= 1'b0;
    else if (fast_pulse) extended <= 1'b1;
    else if (ack_sync[1]) extended <= 1'b0;

// 2FF sync + edge detect in slow domain
reg [1:0] slow_sync;
always @(posedge slow_clk or negedge slow_rst_n)
    if (!slow_rst_n) slow_sync <= 2'b0;
    else slow_sync <= {slow_sync[0], extended};

reg slow_d;
always @(posedge slow_clk or negedge slow_rst_n)
    if (!slow_rst_n) slow_d <= 1'b0;
    else slow_d <= slow_sync[1];

assign slow_pulse = slow_sync[1] & ~slow_d;  // Rising edge detect
endmodule
```

**CDC Synchronizer é¸æ“‡æŒ‡å—ï¼š**

| Source â†’ Dest | æŠ€è¡“ | å»¶é² | å‚™è¨» |
|--------------|-----------|---------|-------|
| æ…¢ â†’ å¿« | Toggle sync | 2-3 å¿«é€Ÿ cycle | ç°¡å–®ã€å¯é  |
| å¿« â†’ æ…¢ | Pulse extender | 4-6 å¿«é€Ÿ cycle | ä½¿ç”¨ feedback ack |
| ç›¸åŒé »ç‡ | 2-FF sync | 2 cycle | æœ€ç°¡å–®çš„æ–¹æ³• |
| Multi-bit | Async FIFO | å¯è®Š | æœ€ç©©å¥ |

**ğŸ¯ å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œ2-FF synchronizer èƒ½è§£æ±ºæ‰€æœ‰ CDC å•é¡Œå—ï¼Ÿã€** | ä¸èƒ½ï¼åªèƒ½è™•ç† single-bit level signalsã€‚Multi-bit éœ€è¦ Gray code/FIFOï¼ŒçŸ­ pulse éœ€è¦ extender |
| **ã€Œç‚ºä½•ç”¨ 2 å€‹ FF è€Œä¸æ˜¯ 1 å€‹ï¼Ÿã€** | ç¬¬ä¸€å€‹ FF å¯èƒ½é€²å…¥ metastableï¼Œéœ€è¦çµ¦å®ƒä¸€å€‹å®Œæ•´ cycle æ¢å¾©ç©©å®š |
| **ã€Œå¯ä»¥ç”¨ 3 å€‹ FF å—ï¼Ÿã€** | å¯ä»¥ï¼3-FF ç”¨æ–¼é«˜å¯é æ€§æ‡‰ç”¨ï¼ˆå¤ªç©ºã€é†«ç™‚ï¼‰ï¼ŒMTBF æŒ‡æ•¸ç´šæå‡ |
| **ã€Œsynchronizer FF å‰é¢å¯ä»¥æ”¾çµ„åˆé‚è¼¯å—ï¼Ÿã€** | ä¸å»ºè­°ï¼çµ„åˆé‚è¼¯å¯èƒ½ç”¢ç”Ÿ glitchï¼Œå¢åŠ  metastability é¢¨éšª |
| **ã€Œå¿«åˆ°æ…¢ CDCï¼Œpulse æœƒè¢«éŒ¯éå—ï¼Ÿã€** | æœƒï¼å¦‚æœ pulse å¯¬åº¦ < slow clock periodï¼Œå¯èƒ½å®Œå…¨è¢«éŒ¯éï¼Œéœ€ç”¨ pulse extender |

#### **Multi bit signal**

**ç‚ºä½• Multi-bit CDC æ¯” Single-bit è¤‡é›œå¾—å¤šï¼Ÿ** å‡è¨­æˆ‘å€‘éœ€è¦å°‡ä¸€å€‹ 4-bit è¨ˆæ•¸å™¨å¾ source domain å‚³åˆ° destination domainã€‚è‹¥å°æ¯å€‹ bit åˆ†åˆ¥ä½¿ç”¨ 2-FF synchronizerï¼Œæœƒç™¼ç”Ÿä»€éº¼äº‹ï¼Ÿ

```
å•é¡Œç¤ºç¯„ï¼šBinary counter 3â†’4 çš„ CDC
Source domain:  0011 (3) â†’ 0100 (4)  // 3å€‹bitsåŒæ™‚è®ŠåŒ–

åœ¨ destination domain å–æ¨£æ™‚ï¼Œæ¯å€‹ bit çš„ 2-FF å»¶é²æ˜¯éš¨æ©Ÿçš„ï¼ˆ1æˆ–2å€‹cycleï¼‰ï¼š
  - bit[3]: 0â†’0 (sampled early)  â†’ 0
  - bit[2]: 0â†’1 (sampled late)   â†’ 1
  - bit[1]: 1â†’0 (sampled early)  â†’ 1
  - bit[0]: 1â†’0 (sampled late)   â†’ 0

çµæœï¼šdestination å¯èƒ½çœ‹åˆ° 0110 (6)ï¼Œå®Œå…¨éŒ¯èª¤çš„å€¼ï¼
```

é€™ç¨®ç¾è±¡ç¨±ç‚ºã€Œdata coherencyã€å•é¡Œâ€”â€”å¤šå€‹ç›¸é—œçš„ bits å¿…é ˆä½œç‚ºä¸€å€‹æ•´é«”è¢«ä¸€è‡´åœ°æ“·å–ã€‚

**Multi-bit CDC è§£æ±ºæ–¹æ¡ˆï¼š**

åŒæ­¥ multi-bit è³‡æ–™éœ€è¦ç¢ºä¿æ‰€æœ‰ä½å…ƒè¢«ä¸€è‡´åœ°æ“·å–ã€‚æœ‰å¹¾ç¨®æŠ€è¡“å­˜åœ¨ï¼Œå„æœ‰ä¸åŒçš„å»¶é²ã€ååé‡å’Œè¤‡é›œåº¦ä¹‹é–“çš„æ¬Šè¡¡ï¼š

* **Load signalï¼ˆMCP - Multi-Cycle Pathï¼‰**ï¼šä½¿ç”¨ pulse synchronizer ç”¢ç”Ÿ load signalã€‚Qualifier pulse å•Ÿç”¨ multi-bit bus çš„å–æ¨£ã€‚Source data å¿…é ˆä¿æŒç©©å®šè¶³å¤ é•·çš„æ™‚é–“ä»¥å®‰å…¨åŒæ­¥ã€‚
![Load signal](https://i.imgur.com/gDR7VW7.png)

* **Handshake synchronization**ï¼šSource ç™¼é€ã€Œrequestã€è¨Šè™Ÿ â†’ destination é€é 2-FF synchronizer æ¥æ”¶ â†’ destination é€é 2-FF synchronizer ç™¼é€ã€Œackã€å›å» â†’ source å¯æ›´æ–°è³‡æ–™ã€‚ä¿è­‰è³‡æ–™å®Œæ•´æ€§ä½†å¢åŠ å»¶é²ã€‚

* **é¡å¤–å…©ç´š flip-flop**ï¼šä½¿ç”¨ double flip-flop synchronizer å°‡è³‡æ–™åŒæ­¥åˆ° destination domainï¼Œç„¶å¾Œè®“è³‡æ–™é€šéå…©ç´š flip-flopï¼Œå†æ¯”è¼ƒé€™ 3 ç´šã€‚è‹¥å…¨éƒ¨ç›¸ç­‰ï¼Œè¡¨ç¤º synchronizer åŒæ­¥çš„å€¼æ˜¯ç©©å®šçš„ã€‚

* **Asynchronous FIFO**ï¼šå°æ–¼é€£çºŒè³‡æ–™æµæœ€ç©©å¥çš„è§£æ±ºæ–¹æ¡ˆï¼Œä½¿ç”¨ Gray-coded pointer åœ¨ domain ä¹‹é–“å®‰å…¨å‚³è¼¸è®€/å¯«ä½å€ã€‚

### **Asynchronous FIFO**

**ä»€éº¼æƒ…æ³éœ€è¦ Asynchronous FIFOï¼Ÿ** ç•¶å…©å€‹ä¸åŒ clock domains ä¹‹é–“éœ€è¦æŒçºŒã€é«˜é »å¯¬çš„è³‡æ–™å‚³è¼¸æ™‚ï¼ŒAsync FIFO æ˜¯æœ€ç©©å¥çš„è§£æ±ºæ–¹æ¡ˆã€‚ä¾‹å¦‚ï¼š(1) DDR controller èˆ‡ CPU ä¹‹é–“çš„è³‡æ–™ç·©è¡ï¼›(2) USB PHY èˆ‡ USB controller ä¹‹é–“çš„å°åŒ…å„²å­˜ï¼›(3) ä»»ä½•éœ€è¦è™•ç† burst å‚³è¼¸æˆ– data rate ä¸åŒ¹é…çš„ä»‹é¢ã€‚

**Async FIFO çš„æ ¸å¿ƒæŒ‘æˆ°ï¼š** FIFO éœ€è¦æ¯”è¼ƒ read pointer å’Œ write pointer ä¾†åˆ¤æ–· full/empty ç‹€æ…‹ã€‚ä½†é€™å…©å€‹ pointers åˆ†åˆ¥åœ¨ä¸åŒçš„ clock domain ä¸­æ›´æ–°â€”â€”write pointer åœ¨ write clock domainï¼Œread pointer åœ¨ read clock domainã€‚æˆ‘å€‘éœ€è¦å°‡ pointers è·¨æ™‚è„ˆåŸŸåŒæ­¥ï¼ŒåŒæ™‚é¿å…å‰é¢æåˆ°çš„ multi-bit data coherency å•é¡Œã€‚

**è§£æ±ºæ–¹æ¡ˆï¼šGray Code** å°‡ read/write pointer è½‰æ›ç‚º Gray code è¡¨ç¤ºæ³•ã€‚ç”±æ–¼ Gray code åœ¨æ¯æ¬¡éå¢æ™‚åªæ”¹è®Šä¸€å€‹ä½å…ƒï¼Œæˆ‘å€‘å¯ä»¥å®‰å…¨åœ°ä½¿ç”¨ 2-FF synchronizer å‚³è¼¸åˆ°å¦ä¸€å€‹ domainï¼Œä¸æœƒç™¼ç”Ÿ data coherency å•é¡Œã€‚

**ç‚ºä½• Gray Code æ˜¯å¿…è¦çš„ï¼š**
```
Binary counterï¼ˆCDC éŒ¯èª¤åšæ³•ï¼‰ï¼š
  3 â†’ 4: 011 â†’ 100ï¼ˆ3 å€‹ä½å…ƒåŒæ™‚æ”¹è®Šï¼ï¼‰
  è‹¥åœ¨è½‰æ›ä¸­å–æ¨£ï¼šå¯èƒ½è®€åˆ° 000, 001, 010, 100, 101, 110, 111
  â†’ FIFO å¯èƒ½éŒ¯èª¤å ±å‘Š full/empty

Gray code counterï¼ˆCDC å®‰å…¨åšæ³•ï¼‰ï¼š
  3 â†’ 4: 010 â†’ 110ï¼ˆåªæœ‰ 1 å€‹ä½å…ƒæ”¹è®Šï¼‰
  è‹¥åœ¨è½‰æ›ä¸­å–æ¨£ï¼šä¸æ˜¯ 010 å°±æ˜¯ 110
  â†’ æœ€å·®æƒ…æ³ï¼Œpointer åç§» 1ï¼ˆä¿å®ˆçš„ full/emptyï¼‰
```

#### Gray code ç·¨ç¢¼æ–¹æ³•
1. ç›¸é„°çš„å…©å€‹ gray code ä¹‹é–“åªæœ‰ä¸€å€‹ä½å…ƒä¸åŒ
2. ç•¶ binary code çš„ç¬¬ N å€‹ä½å…ƒå¾ 0 è®Šç‚º 1 æ™‚ï¼Œgray code çš„å¾ŒçºŒ N-1 å€‹ä½å…ƒæœƒèˆ‡å‰åŠéƒ¨åˆ†å°ç¨±ï¼Œè€Œç¬¬ N å€‹ä½å…ƒä¹‹å‰çš„ä½å…ƒä¿æŒä¸è®Š

**Binary to Gray Code Conversion:**
```verilog
// Method 1: Compact one-liner
assign gray = bin ^ (bin >> 1);

// Method 2: Explicit (4-bit)
assign G[3] = bin[3];
assign G[2] = bin[3] ^ bin[2];
assign G[1] = bin[2] ^ bin[1];
assign G[0] = bin[1] ^ bin[0];
```

**Gray to Binary Code Conversion:**
```verilog
// Method 1: Cascading XOR from MSB
assign bin[3] = gray[3];
assign bin[2] = gray[3] ^ gray[2];
assign bin[1] = gray[3] ^ gray[2] ^ gray[1];
assign bin[0] = gray[3] ^ gray[2] ^ gray[1] ^ gray[0];

// Method 2: Using loop
integer i;
always @(*) begin
    bin[WIDTH-1] = gray[WIDTH-1];
    for (i = WIDTH-2; i >= 0; i = i - 1)
        bin[i] = bin[i+1] ^ gray[i];
end
```

![Gray code 1](https://i.imgur.com/Mfsh1nk.png)
![Gray code 2](https://i.imgur.com/CVVPyQy.png)

è‹¥ Asynchronous FIFO æ·±åº¦ä¸æ˜¯ 2 çš„å†ªæ¬¡ï¼Œå¯åˆ©ç”¨ gray code çš„å°ç¨±æ€§æ”¹è®Šèµ·å§‹é»ï¼Œç¢ºä¿æ¯å€‹ç›¸é„° gray code åƒ…æœ‰ä¸€å€‹ bit è®ŠåŒ–ã€‚
![Gray code 3](https://i.imgur.com/yBLXnAv.png)

### **FIFO Depth Calculation**

è¨ˆç®—æœ€å° FIFO æ·±åº¦å°æ–¼ asynchronous FIFO è‡³é—œé‡è¦ï¼Œå¯é˜²æ­¢ç•¶ write rate æš«æ™‚è¶…é read rate æ™‚ç™¼ç”Ÿè³‡æ–™éºå¤±ã€‚ã€ŒLeaky Bucketã€æ¨¡å‹æä¾›äº†ç³»çµ±æ€§çš„æ–¹æ³•ä¾†æ±ºå®šæ‰€éœ€æ·±åº¦ã€‚

**Leaky Bucket Model:**

å°‡ FIFO æƒ³åƒæˆä¸€å€‹æ°´æ¡¶ï¼š
- æ°´ä»¥ write rate (f_wr) æµå…¥
- æ°´ä»¥ read rate (f_rd) æµå‡º
- æ°´æ¡¶å¿…é ˆè¶³å¤ å¤§ï¼Œä»¥å®¹ç´ burst æœŸé–“ç´¯ç©çš„æ°´é‡

**Basic Formula (Continuous Burst):**

åœ¨é€£çºŒå¯«å…¥ B å€‹ data items ä¸”ç„¡ idle cycles æ™‚ï¼š

```
FIFO_Depth â‰¥ B - B Ã— (f_rd / f_wr)
           = B Ã— (1 - f_rd / f_wr)
           = B Ã— (f_wr - f_rd) / f_wr
```

å…¶ä¸­ï¼š
- B = Burst é•·åº¦ï¼ˆé€£çºŒå¯«å…¥çš„ data items æ•¸é‡ï¼‰
- f_wr = Write clock é »ç‡
- f_rd = Read clock é »ç‡

**ç¯„ä¾‹ 1: Simple Burst**
- Write clock: 80 MHz, Read clock: 50 MHz
- Burst é•·åº¦: 120 data itemsï¼ˆç„¡ idleï¼‰

```
Depth â‰¥ 120 Ã— (1 - 50/80)
      = 120 Ã— (1 - 0.625)
      = 120 Ã— 0.375
      = 45
```

æœ€å° FIFO æ·±åº¦ = 45 entries

**Idle Cycle èª¿æ•´:**

è‹¥å¯«å…¥ä¹‹é–“æœ‰ idle cyclesï¼Œæœ‰æ•ˆ write rate æœƒé™ä½ï¼š

```
Effective_f_wr = f_wr Ã— (Data_cycles / Total_cycles)

FIFO_Depth â‰¥ B Ã— (1 - f_rd / Effective_f_wr)
```

**ç¯„ä¾‹ 2: å« Idle Cycles**
- Write: 80 MHzï¼Œæ¯ 4 å€‹ data cycles æœ‰ 1 å€‹ idle cycleï¼ˆ3 data + 1 idleï¼‰
- Read: 50 MHz é€£çºŒ
- Burst: 120 data items

```
Effective_f_wr = 80 Ã— (3/4) = 60 MHz

Depth â‰¥ 120 Ã— (1 - 50/60)
      = 120 Ã— (1/6)
      = 20
```

**å¯¦éš›è€ƒé‡:**

| å› ç´  | å°æ·±åº¦çš„å½±éŸ¿ |
|--------|----------------|
| Synchronization latency | å¢åŠ  2-4 cycles margin |
| Full/Empty detection delay | å¢åŠ é¡å¤– entries |
| 2 çš„å†ªæ¬¡é™åˆ¶ | å‘ä¸Šå–æ•´è‡³æœ€è¿‘çš„ 2^n |
| å®‰å…¨é¤˜é‡ | é€šå¸¸å¢åŠ  10-20% |

**Gray Code Full/Empty Detection:**

```verilog
// Full: MSB different, other bits same (after sync)
assign full = (wr_ptr_gray[N:N-1] == ~rd_ptr_sync[N:N-1]) &&
              (wr_ptr_gray[N-2:0] == rd_ptr_sync[N-2:0]);

// Empty: pointers identical (after sync)
assign empty = (rd_ptr_gray == wr_ptr_sync);
```

æ³¨æ„ï¼špointer ä¸­é¡å¤–çš„ MSB bit å…è¨±åœ¨ä½¿ç”¨ Gray code æ™‚å€åˆ† fullï¼ˆpointers åƒ…åœ¨ MSB ä¸åŒï¼‰å’Œ emptyï¼ˆpointers ç›¸åŒï¼‰ç‹€æ…‹ã€‚

**ç‚ºä½• Gray Code åœ¨ CDC ä¸­æœ‰æ•ˆï¼ˆå³ä½¿ Fast-to-Slowï¼‰:**

ä¸€å€‹å¸¸è¦‹çš„èª¤è§£æ˜¯ Gray code åœ¨å¾ fast åˆ° slow clock domain è·¨è¶Šæ™‚æœƒå¤±æ•ˆï¼Œå› ç‚ºåœ¨ slow clock å–æ¨£ä¹‹é–“å¯èƒ½ç™¼ç”Ÿå¤šæ¬¡ incrementã€‚ç„¶è€Œï¼Œé—œéµçš„æ´è¦‹æ˜¯ï¼š

```
Fast-to-slow crossing è€ƒé‡:
  Fast domain increments: 5 â†’ 6 â†’ 7 â†’ 8 (Gray: 111 â†’ 101 â†’ 100 â†’ 110)
  Slow domain å–æ¨£: å¯èƒ½åªçœ‹åˆ° 5 å’Œ 8

ç‚ºä½•é€™æ˜¯å®‰å…¨çš„:
  - åœ¨ fast domain ä¸­ä»»ä¸€æ™‚åˆ»åªæœ‰ä¸€å€‹ bit åœ¨è®ŠåŒ–
  - Slow domain çœ‹åˆ°çš„æ˜¯å–®èª¿éå¢çš„åºåˆ—
  - æœ€å£æƒ…æ³ä¸‹ï¼Œslow domain å¯èƒ½è·³éæ•¸å€¼ï¼Œä½†æ°¸é ä¸æœƒçœ‹åˆ°ç„¡æ•ˆå€¼
  - é€™æ„å‘³è‘— FIFO å¯èƒ½å›å ±ã€Œæ¯”å¯¦éš›æ›´æ»¿ã€æˆ–ã€Œæ¯”å¯¦éš›æ›´ç©ºã€
  - ä¿å®ˆï¼ˆå®‰å…¨ï¼‰è¡Œç‚ºï¼šé˜²æ­¢ overflow/underflow
```

**å¯¦éš› FIFO è€ƒé‡:**
- å¯¦éš› FIFO çš„ CDC synchronizers æœƒæ¶ˆè€— 2-4 entries çš„å¯ç”¨æ·±åº¦
- å‹™å¿…é©—è­‰ç‰¹å®š FIFO IP åœ¨ corner cases çš„è¡Œç‚º
- ç‚º streaming æ‡‰ç”¨æ±ºå®šå¤§å°æ™‚ï¼Œéœ€è€ƒæ…® back-pressure latency

### **FIFO Almost Full/Empty**

é™¤äº†åŸºæœ¬çš„ full/empty flagsï¼ŒFIFO é€šå¸¸æœƒå¯¦ä½œå¯ç¨‹å¼åŒ–çš„ threshold flagsï¼ˆalmost_fullã€almost_emptyï¼‰ä¾†æ”¯æ´ burst å‚³è¼¸ä¸¦ç‚º flow control æä¾›æ—©æœŸè­¦å‘Šã€‚

**ç‚ºä½•éœ€è¦ Almost Full/Empty:**

```
å•é¡Œï¼šWriter ç„¡æ³•ç«‹å³åœæ­¢
  Writer çœ‹åˆ°ï¼šFULL flagï¼ˆå¤ªæ™šäº†ï¼ï¼‰
  Writer å·²æœ‰è³‡æ–™åœ¨å‚³è¼¸ä¸­
  çµæœï¼šFIFO overrunï¼

è§£æ±ºæ–¹æ¡ˆï¼šä½¿ç”¨ Almost Full æä¾›æ—©æœŸè­¦å‘Š
  Writer çœ‹åˆ°ï¼šALMOST_FULL flag
  Writer åœæ­¢ç™¼é€æ–°è³‡æ–™
  Writer å‚³è¼¸ä¸­çš„è³‡æ–™å¡«æ»¿å‰©é¤˜ç©ºé–“
  çµæœï¼šç„¡ overrunï¼Œå„ªé›…åœ°é”åˆ° FULL ç‹€æ…‹

ALMOST_FULL å’Œ FULL ä¹‹é–“çš„é–“éš™ç¨±ç‚ºã€Œskid bufferã€
```

**Flag Thresholds:**

```
FIFO Depth = 16
                                 Write
                                   â†“
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
â”‚ 0 â”‚ 1 â”‚ 2 â”‚ 3 â”‚ 4 â”‚ 5 â”‚ 6 â”‚ 7 â”‚ 8 â”‚ 9 â”‚10 â”‚11 â”‚12 â”‚13 â”‚14 â”‚15 â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
  â†‘                               â†‘                           â†‘
EMPTY                        ALMOST_FULL                    FULL
(count=0)                    (countâ‰¥12)                  (count=16)

  â†‘           â†‘
ALMOST_EMPTY  HALF_FULL
(countâ‰¤4)    (count=8)
```

**å¸¸è¦‹ Flag å®šç¾©:**

| Flag | æ¢ä»¶ | å…¸å‹ç”¨é€” |
|------|-----------|-------------|
| **EMPTY** | rd_ptr == wr_ptr | é˜»æ“‹ read æ“ä½œ |
| **FULL** | wr_ptr - rd_ptr == DEPTH | é˜»æ“‹ write æ“ä½œ |
| **ALMOST_EMPTY** | count â‰¤ AE_threshold | è§¸ç™¼ DMA refill |
| **ALMOST_FULL** | count â‰¥ AF_threshold | æ–½åŠ  back-pressure |
| **HALF_FULL** | count == DEPTH/2 | Flow control åˆ‡æ› |

**å¯¦ä½œæ–¹æ³•:**

```verilog
// Method 1: Direct threshold comparison
// (Requires Gray-to-binary conversion for async FIFO)
wire [PTR_WIDTH-1:0] fifo_count = wr_ptr_bin - rd_ptr_bin;
assign almost_full  = (fifo_count >= AF_THRESHOLD);
assign almost_empty = (fifo_count <= AE_THRESHOLD);

// Method 2: Separate counters per domain (more common)
// Write domain: decrement count when read acknowledged
// Read domain: increment count when write acknowledged
```

**å¯ç¨‹å¼åŒ– Thresholds:**

è¨±å¤š FIFO IP å…è¨±åœ¨åŸ·è¡Œæ™‚æœŸè¨­å®š thresholdsï¼š

```verilog
module async_fifo #(
    parameter DEPTH = 16,
    parameter WIDTH = 8,
    parameter AF_THRESH = 12,  // Static threshold
    parameter AE_THRESH = 4
)(
    input  [PTR_WIDTH-1:0] prog_af_thresh,  // Programmable
    input  [PTR_WIDTH-1:0] prog_ae_thresh,  // Programmable
    output almost_full,
    output almost_empty,
    ...
);
// Use prog_*_thresh for dynamic configuration
```

**Threshold é¸æ“‡æŒ‡å—:**

| åƒæ•¸ | è€ƒé‡ | å…¸å‹å€¼ |
|-----------|---------------|---------------|
| **AF_THRESH** | æœ€å¤§ burst size + CDC latency | DEPTH - 4 åˆ° DEPTH - 8 |
| **AE_THRESH** | underrun å‰çš„æœ€å° read burst | 2 åˆ° 4 |
| **CDC Latency** | æ¯å€‹ synchronizer 2-3 clock cycles | ç´å…¥ timing è€ƒé‡ |

**Burst å‚³è¼¸ç¯„ä¾‹:**

```
æƒ…å¢ƒï¼šUSB å°åŒ…æ¥æ”¶ï¼ˆæœ€å¤§ 64 bytesï¼‰
  - FIFO æ·±åº¦ï¼š128 bytes
  - Read clock æ¯” write clock æ…¢

AF_THRESHOLD è¨ˆç®—ï¼š
  æœ€å¤§ burstï¼š64 bytes
  CDC latencyï¼š3 write cycles
  å®‰å…¨é¤˜é‡ï¼š1 byte

  AF_THRESH = 128 - 64 - 3 - 1 = 60

ç•¶ count â‰¥ 60 æ™‚ï¼š
  - Assert almost_full
  - é€šçŸ¥ USB controller å°ä¸‹ä¸€å€‹å°åŒ…å›æ‡‰ NAK
  - å‰©é¤˜ 68 slots å¸æ”¶å‚³è¼¸ä¸­çš„è³‡æ–™
```

**Gray Code è€ƒé‡:**

åœ¨ async FIFO ä¸­ï¼Œfull/empty flags ä½¿ç”¨ synchronized Gray code pointersã€‚å°æ–¼ almost_full/emptyï¼Œéœ€è¦è¨ˆç®— pointers ä¹‹é–“çš„å¯¦éš›è·é›¢ï¼š

```verilog
// Option 1: Convert to binary after synchronization
wire [PTR_WIDTH-1:0] wr_ptr_bin_sync = gray_to_bin(wr_ptr_gray_sync);
wire [PTR_WIDTH-1:0] rd_ptr_bin_sync = gray_to_bin(rd_ptr_gray_sync);
wire [PTR_WIDTH-1:0] count = wr_ptr_bin_sync - rd_ptr_bin_sync;

// Option 2: Use conservative thresholds (account for sync uncertainty)
// Almost_full may assert slightly early (safe, but reduced effective depth)
```

**ğŸ¯ Async FIFO å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œç‚ºä½• Async FIFO è¦ç”¨ Gray Codeï¼Ÿã€** | å› ç‚º Gray code æ¯æ¬¡åªè®Š 1 bitï¼Œå³ä½¿è·¨æ™‚è„ˆåŸŸåŒæ­¥æ™‚æ¡æ¨£åˆ°è½‰æ›ä¸­çš„å€¼ï¼Œæœ€å¤šåªå·® 1ï¼Œä¸æœƒç”¢ç”ŸéŒ¯èª¤çš„ pointer å€¼ |
| **ã€ŒBinary to Gray è½‰æ›å…¬å¼ï¼Ÿã€** | `gray = bin ^ (bin >> 1)` â€” é¢è©¦å¸¸è¦æ±‚æ‰‹å¯« |
| **ã€Œå¦‚ä½•åˆ¤æ–· FIFO Full/Emptyï¼Ÿã€** | Empty: `rd_ptr_gray == wr_ptr_sync`ï¼›Full: MSB ç›¸åï¼Œå…¶ä»– bits ç›¸åŒ |
| **ã€ŒFIFO æ·±åº¦ä¸æ˜¯ 2 çš„å†ªæ¬¡æ€éº¼è¾¦ï¼Ÿã€** | åˆ©ç”¨ Gray code çš„å°ç¨±æ€§ï¼Œæ”¹è®Šèµ·å§‹é»ä½¿å…¶ä»åªæœ‰ 1 bit è®ŠåŒ– |
| **ã€ŒFast-to-slow CDCï¼ŒGray code é‚„æœ‰æ•ˆå—ï¼Ÿã€** | æœ‰æ•ˆï¼Slow domain å¯èƒ½è·³éä¸€äº›å€¼ï¼Œä½†ä¸æœƒçœ‹åˆ°ç„¡æ•ˆå€¼ï¼Œåªæœƒè®“ FIFO å ±å‘Šã€Œæ¯”å¯¦éš›æ›´æ»¿/ç©ºã€ï¼ˆä¿å®ˆè¡Œç‚ºï¼‰ |
| **ã€ŒFIFO Depth å¦‚ä½•è¨ˆç®—ï¼Ÿã€** | `Depth â‰¥ B Ã— (1 - f_rd/f_wr)`ï¼ŒB æ˜¯ burst é•·åº¦ï¼Œé‚„è¦åŠ ä¸Š sync latency çš„ margin |
| **ã€Œç‚ºä½•ä¸ç›´æ¥ç”¨ full flag åš flow controlï¼Ÿã€** | Writer å¯èƒ½å·²ç™¼å‡ºæ›´å¤šå¯«å…¥ï¼Œalmost_full æä¾›é å…ˆè­¦å‘Šï¼Œé¿å… overrun |
| **ã€ŒAlmost_full threshold å¦‚ä½•é¸æ“‡ï¼Ÿã€** | DEPTH æ¸›å»ï¼ˆmax_burst_size + synchronization_latency + safety_marginï¼‰ |

---

## CMOS èˆ‡æ•¸ä½åŸºç¤å…ƒä»¶

> **ç‚ºä½•éœ€è¦äº†è§£ CMOS åŸºç¤ï¼Ÿ** æ•¸ä½ IC è¨­è¨ˆæœ€çµ‚éƒ½æ˜¯ç”± NMOS å’Œ PMOS é›»æ™¶é«”å¯¦ç¾çš„ã€‚ç†è§£é€™äº›åŸºç¤å…ƒä»¶çš„ç‰¹æ€§ï¼Œæœ‰åŠ©æ–¼è§£é‡‹è¨±å¤šè¨­è¨ˆç¾è±¡ï¼šç‚ºä½• PMOS è¦æ¯” NMOS å¤§ï¼Ÿç‚ºä½• transmission gate éœ€è¦å…©å€‹é›»æ™¶é«”ï¼Ÿç‚ºä½• inverter æ¯” buffer æ•ˆç‡æ›´é«˜ï¼Ÿé€™äº›çŸ¥è­˜åœ¨é¢è©¦ä¸­ç¶“å¸¸è¢«ç”¨ä¾†æ¸¬è©¦æ‡‰è©¦è€…å°åº•å±¤åŸç†çš„ç†è§£ã€‚

### **Synchronous vs Asynchronous Reset**

Reset è¨Šè™Ÿåœ¨é–‹æ©Ÿæˆ–éŒ¯èª¤æ¢å¾©æ™‚å°‡ flip-flop åˆå§‹åŒ–è‡³å·²çŸ¥ç‹€æ…‹ã€‚é¸æ“‡ synchronous æˆ– asynchronous reset æœƒå½±éŸ¿ timing closureã€é¢ç©å’Œå¯é æ€§ã€‚Synchronous reset è¢«è¦–ç‚ºä¸€èˆ¬è³‡æ–™è¼¸å…¥ï¼Œåƒ…åœ¨ clock edge æ™‚ç”Ÿæ•ˆï¼›è€Œ asynchronous reset æœƒç«‹å³ä½œç”¨ï¼Œä¸å— clock å½±éŸ¿ï¼Œä½†è‹¥åœ¨ clock edge é™„è¿‘é‡‹æ”¾å¯èƒ½å°è‡´ metastabilityã€‚

| Aspect | Synchronous Reset | Asynchronous Reset |
|--------|-------------------|-------------------|
| **Activation** | At clock edge only | Immediate, clock-independent |
| **Timing** | Requires setup/hold relative to clock | No timing constraints |
| **Area** | Smaller (reset in data path) | Larger (extra reset pin on FF) |
| **Glitch Sensitivity** | Filtered by clock | Susceptible to glitches |
| **DFT** | Easier to test | May need special handling |

```verilog
// Synchronous Reset
always @(posedge clk) begin
    if (rst)
        q <= 1'b0;
    else
        q <= d;
end

// Asynchronous Reset
always @(posedge clk or posedge rst) begin
    if (rst)
        q <= 1'b0;
    else
        q <= d;
end
```

**Asynchronous Reset with Synchronous Release:**

çµåˆå…©ç¨®æ–¹æ³•çš„æœ€ä½³å¯¦è¸ - reset ç«‹å³ç”Ÿæ•ˆï¼Œä½†é‡‹æ”¾æ™‚èˆ‡ clock åŒæ­¥ä»¥é¿å… metastabilityã€‚

```verilog
// Reset synchronizer (async assert, sync deassert)
reg rst_n_meta, rst_n_sync;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rst_n_meta <= 1'b0;
        rst_n_sync <= 1'b0;
    end else begin
        rst_n_meta <= 1'b1;
        rst_n_sync <= rst_n_meta;
    end
end
```

### **Race and Hazard**

| è¡“èª | å®šç¾© |
|------|------------|
| **Race** | ä¸åŒçš„å‚³æ’­å»¶é²å°è‡´è¨Šè™Ÿåœ¨ä¸åŒæ™‚é–“åˆ°é”ï¼Œé€ æˆä¸å¯é æ¸¬çš„çµæœ |
| **Hazard** | ç”±æ–¼è·¯å¾‘å»¶é²ä¸ç­‰ï¼Œçµ„åˆé‚è¼¯è¼¸å‡ºç”¢ç”Ÿæš«æ™‚æ€§ glitchesï¼ˆä¸æœŸæœ›çš„è„ˆè¡ï¼‰|

**Hazard é¡å‹:**

| é¡å‹ | æè¿° | ç¯„ä¾‹ |
|------|-------------|---------|
| **Static-1** | è¼¸å‡ºæ‡‰ä¿æŒ 1ï¼Œä½† glitch åˆ° 0 | Y = A + A'ï¼ˆç¬é–“ç‚º 0ï¼‰|
| **Static-0** | è¼¸å‡ºæ‡‰ä¿æŒ 0ï¼Œä½† glitch åˆ° 1 | Y = A Â· A'ï¼ˆç¬é–“ç‚º 1ï¼‰|
| **Dynamic** | è¼¸å‡ºæ‡‰è®ŠåŒ–ä¸€æ¬¡ï¼Œä½†è®ŠåŒ–å¤šæ¬¡ | å¤šæ¬¡ transitions |

**è§£æ±ºæ–¹æ¡ˆ:**

Hazards å¯åœ¨é‚è¼¯è¨­è¨ˆå±¤é¢æ¶ˆé™¤ï¼Œæˆ–é€é sequential elements é®è”½ã€‚é¸æ“‡å–æ±ºæ–¼æ˜¯å¦éœ€è¦ç„¡ glitch çš„çµ„åˆè¼¸å‡ºï¼Œé‚„æ˜¯å¯æ¥å— registered è¼¸å‡ºã€‚

- åœ¨å¸ƒæ—è¡¨é”å¼ä¸­åŠ å…¥å†—é¤˜é …ï¼ˆconsensus termï¼‰
- æ’å…¥ output register ä»¥éæ¿¾ glitches
- ä½¿ç”¨ Gray code encoding
- åŠ å…¥ delay elements ä»¥å¹³è¡¡è·¯å¾‘

```
ç¯„ä¾‹ï¼šY = AB + A'C ç•¶ B=C=1ã€A è®ŠåŒ–æ™‚æœ‰ hazard
ä¿®æ­£ï¼šY = AB + A'C + BCï¼ˆåŠ å…¥ consensus term BCï¼‰
```

### **High-Impedance State (Tri-state)**

é«˜é˜»æŠ—ï¼ˆHi-Zï¼‰ç‹€æ…‹æ—¢éé‚è¼¯ 0 ä¹Ÿéé‚è¼¯ 1ã€‚è¼¸å‡ºè¡¨ç¾ç‚ºå…·æœ‰æ¥µé«˜é›»é˜»çš„é–‹è·¯ã€‚

**ç‰¹æ€§:**
- è¼¸å‡ºèˆ‡é›»è·¯é›»æ€§éš”é›¢
- å…è¨±å¤šå€‹é©…å‹•å™¨å…±ç”¨ä¸€æ¢ bus
- ç”± output enable (OE) è¨Šè™Ÿæ§åˆ¶

```verilog
// Tri-state buffer
module tristate_buffer (
    input  data_in,
    input  oe,        // output enable
    output data_out
);
    assign data_out = oe ? data_in : 1'bz;
endmodule

// Bidirectional I/O
module bidir_io (
    inout  data,
    input  data_out,
    input  oe,
    output data_in
);
    assign data = oe ? data_out : 1'bz;
    assign data_in = data;
endmodule
```

**ä½¿ç”¨å ´æ™¯:**

ç•¶å¤šå€‹è£ç½®éœ€è¦é©…å‹•åŒä¸€è¨Šè™Ÿç·šæ™‚ï¼Œtri-state è¼¸å‡ºè‡³é—œé‡è¦ã€‚è‹¥ç„¡ tri-state åŠŸèƒ½ï¼Œé€£æ¥å¤šå€‹è¼¸å‡ºæœƒé€ æˆç«¶çˆ­ä¸¦å¯èƒ½æå£é›»è·¯ã€‚é«˜é˜»æŠ—ç‹€æ…‹å…è¨±éæ´»å‹•çš„é©…å‹•å™¨é›»æ€§éš”é›¢ã€‚

- å…±äº« bus æ¶æ§‹ï¼ˆå¦‚ CPU data busï¼‰
- é›™å‘ I/O pinsï¼ˆGPIOã€memory interfacesï¼‰
- Memory data busesï¼ˆSRAMã€DRAM data linesï¼‰

### **ç·šèˆ‡é‚è¼¯èˆ‡ OC/OD é–€**

> **ç¶“å…¸é¢è©¦é¡Œï¼šä»€éº¼æ˜¯ã€Œç·šèˆ‡ã€é‚è¼¯ï¼Ÿè¦å¯¦ç¾å®ƒï¼Œåœ¨ç¡¬é«”ç‰¹æ€§ä¸Šæœ‰ä»€éº¼å…·é«”è¦æ±‚ï¼Ÿ**

**ç·šèˆ‡ (Wired-AND)** æ˜¯æŒ‡å°‡å¤šå€‹è¼¸å‡ºç«¯ç›´æ¥é€£æ¥åœ¨ä¸€èµ·ï¼Œå¯¦ç¾ã€ŒANDã€é‚è¼¯åŠŸèƒ½ï¼šåªè¦æœ‰ä¸€å€‹è¼¸å‡ºç‚ºä½é›»ä½ï¼Œæ•´é«”è¼¸å‡ºå°±ç‚ºä½é›»ä½ã€‚

**ç‚ºä½•æ™®é€š CMOS é–€ä¸èƒ½ç›´æ¥ç·šèˆ‡ï¼Ÿ**

```
æ™®é€š CMOS è¼¸å‡ºï¼š
  VDD â”€â”¬â”€ PMOS â”€â”¬â”€ è¼¸å‡º
       â””â”€ NMOS â”€â”˜
              â”‚
             GND

å•é¡Œï¼šè‹¥å…©å€‹æ™®é€š CMOS é–€è¼¸å‡ºç›¸é€£ï¼Œ
ä¸€å€‹è¼¸å‡º High (PMOS å°é€š)ï¼Œä¸€å€‹è¼¸å‡º Low (NMOS å°é€š)
â†’ VDD åˆ° GND å½¢æˆçŸ­è·¯ â†’ å¤§é›»æµ â†’ ç‡’æ¯€é›»è·¯ï¼
```

**OC é–€ (Open Collector) / OD é–€ (Open Drain)ï¼š**

| é¡å‹ | å…¨å | æŠ€è¡“ | è¼¸å‡ºçµæ§‹ |
|------|------|------|----------|
| **OC é–€** | Open Collector | BJT (é›™æ¥µæ€§é›»æ™¶é«”) | åƒ…æœ‰ NPNï¼Œé›†é›»æ¥µé–‹è·¯ |
| **OD é–€** | Open Drain | MOSFET | åƒ…æœ‰ NMOSï¼Œæ±²æ¥µé–‹è·¯ |

```
OD é–€çµæ§‹ï¼š                   ä½¿ç”¨æ–¹å¼ï¼š
                                  VDD
                                   â”‚
  è¼¸å…¥ â”€â”€â”¬â”€â”€ NMOS â”€â”¬â”€ è¼¸å‡º         Rp (ä¸Šæ‹‰é›»é˜»)
         â”‚        â”‚                â”‚
        GND      é–‹è·¯        å¤šå€‹ OD é–€ â”€â”€â”´â”€â”€ ç·šèˆ‡è¼¸å‡º
                                   â”‚
                              è®€å–é»ï¼ˆWired-ANDï¼‰
```

**ç·šèˆ‡é‚è¼¯çš„å¯¦ç¾ï¼š**

```
OD é–€ A â”€â”€â”¬â”€â”€ ä¸Šæ‹‰é›»é˜» Rp â”€â”€ VDD
OD é–€ B â”€â”€â”˜
          â”‚
       è¼¸å‡º Y = A Â· Bï¼ˆç·šèˆ‡ï¼‰

ç•¶ A=0 æˆ– B=0 æ™‚ï¼Œå°æ‡‰ NMOS å°é€šï¼ŒY è¢«æ‹‰ä½ â†’ Y=0
ç•¶ A=1 ä¸” B=1 æ™‚ï¼Œå…©å€‹ NMOS éƒ½æˆªæ­¢ï¼ŒY è¢«ä¸Šæ‹‰ â†’ Y=1
```

**OC/OD é–€çš„ä¸‰å¤§æ‡‰ç”¨ï¼š**

| æ‡‰ç”¨ | èªªæ˜ |
|------|------|
| **ç·šèˆ‡é‚è¼¯** | å¤šå€‹è¼¸å‡ºå…±ç”¨ä¸€æ¢ç·šï¼Œå¯¦ç¾ AND åŠŸèƒ½ |
| **é›»å¹³è½‰æ›** | æ”¹è®Šä¸Šæ‹‰é›»é˜»æ¥çš„é›»å£“å³å¯æ”¹è®Šè¼¸å‡ºé›»å¹³ï¼ˆå¦‚ 3.3V â†’ 5Vï¼‰|
| **é©…å‹•èƒ½åŠ›** | é€éå¤–éƒ¨ä¸Šæ‹‰é›»é˜»èª¿æ•´é©…å‹•èƒ½åŠ› |

**é¢è©¦å¸¸è¦‹è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€ŒOC/OD é–€è¼¸å‡º High æ™‚é›»æµå¾å“ªä¾†ï¼Ÿã€** | å¾å¤–éƒ¨ä¸Šæ‹‰é›»é˜»æä¾›ï¼Œä¸æ˜¯å¾é–€å…§éƒ¨ |
| **ã€ŒIÂ²C ç‚ºä½•ç”¨ OD çµæ§‹ï¼Ÿã€** | å…è¨±å¤šå€‹è£ç½®å…±ç”¨ SDA/SCL ç·šï¼Œå¯¦ç¾ç·šèˆ‡é‚è¼¯å’Œé›™å‘é€šè¨Š |
| **ã€Œä¸Šæ‹‰é›»é˜»å¦‚ä½•é¸æ“‡ï¼Ÿã€** | å¤ªå¤§â†’ä¸Šå‡æ™‚é–“æ…¢ï¼›å¤ªå°â†’ä½é›»ä½æ™‚åŠŸè€—å¤§ã€‚éœ€å¹³è¡¡é€Ÿåº¦èˆ‡åŠŸè€— |

### **NMOS vs PMOS**

NMOS å’Œ PMOS æ˜¯ CMOS æŠ€è¡“ä¸­å…©ç¨®äº’è£œçš„é›»æ™¶é«”é¡å‹ã€‚å®ƒå€‘çš„æ ¹æœ¬å·®ç•°åœ¨æ–¼è¼‰æµå­ï¼šNMOS ä½¿ç”¨é›»å­ï¼Œè€Œ PMOS ä½¿ç”¨é›»æ´ã€‚ç”±æ–¼çŸ½ä¸­é›»å­é·ç§»ç‡ï¼ˆ~1350 cmÂ²/VÂ·sï¼‰ç´„ç‚ºé›»æ´é·ç§»ç‡ï¼ˆ~480 cmÂ²/VÂ·sï¼‰çš„ 2-3 å€ï¼ŒNMOS é›»æ™¶é«”åˆ‡æ›é€Ÿåº¦æ›´å¿«ï¼Œåœ¨ç›¸åŒé©…å‹•å¼·åº¦ä¸‹å¯ä»¥æ›´å°ã€‚é€™å°±æ˜¯ç‚ºä½•å¹³è¡¡ CMOS inverter ä¸­çš„ PMOS é›»æ™¶é«”é€šå¸¸æ¯” NMOS å¯¬ 2-3 å€ã€‚

| ç‰¹æ€§ | NMOS | PMOS |
|----------|------|------|
| **è¼‰æµå­** | é›»å­ | é›»æ´ |
| **é·ç§»ç‡** | è¼ƒé«˜ï¼ˆç´„å¿« 2-3 å€ï¼‰| è¼ƒä½ |
| **å°é€šæ¢ä»¶** | Gate = High (VGS > Vth) | Gate = Low (VGS < Vth) |
| **å‚³éç‰¹æ€§** | Strong 0, weak 1 | Strong 1, weak 0 |
| **Pull ç¶²è·¯** | Pull-downï¼ˆè‡³ GNDï¼‰| Pull-upï¼ˆè‡³ VDDï¼‰|
| **ç›¸åŒé©…å‹•åŠ›çš„å°ºå¯¸** | è¼ƒå° | è¼ƒå¤§ï¼ˆç´„ 2-3 å€ï¼‰|

**ç‚ºä½• NMOS è¼ƒå¿«:**
- é›»å­é·ç§»ç‡ï¼ˆ~1350 cmÂ²/VÂ·sï¼‰> é›»æ´é·ç§»ç‡ï¼ˆ~480 cmÂ²/VÂ·sï¼‰
- åœ¨ç›¸åŒé›»æµé©…å‹•ä¸‹ï¼ŒNMOS å¯æ¯” PMOS æ›´å°

**CMOS Inverter:**
```
        VDD
         â”‚
      â”Œâ”€â”€â”´â”€â”€â”
      â”‚PMOS â”‚â†â”€â”€ A (input)
      â””â”€â”€â”¬â”€â”€â”˜
         â”œâ”€â”€â”€â”€â”€â”€ Y (output) = A'
      â”Œâ”€â”€â”´â”€â”€â”
      â”‚NMOS â”‚â†â”€â”€ A (input)
      â””â”€â”€â”¬â”€â”€â”˜
         â”‚
        GND
```

### **CMOS Inverter VTC (Voltage Transfer Characteristic)**

é›»å£“è½‰ç§»ç‰¹æ€§ï¼ˆVTCï¼‰æ›²ç·šç¹ªè£½è¼¸å…¥é›»å£“å°è¼¸å‡ºé›»å£“çš„é—œä¿‚ï¼Œæ˜¯è¡¨å¾µæ•¸ä½ inverter å“è³ªçš„é—œéµæŒ‡æ¨™ã€‚å¾æ­¤æ›²ç·šå¯ä»¥æå– noise marginsã€å¢ç›Šå’Œæ“ä½œé‚è¼¯ä½æº–ã€‚

**äº”å€‹æ“ä½œå€åŸŸ:**

| å€åŸŸ | Vin ç¯„åœ | NMOS ç‹€æ…‹ | PMOS ç‹€æ…‹ | Vout |
|--------|-----------|------------|------------|------|
| **A** | 0 â‰¤ Vin â‰¤ VTHn | Cut-off | Linear | VDD |
| **B** | VTHn < Vin < VM | Saturation | Linear | High |
| **C** | Vin â‰ˆ VM | Saturation | Saturation | VM |
| **D** | VM < Vin < VDD-VTHp | Linear | Saturation | Low |
| **E** | Vin â‰¥ VDD-VTHp | Linear | Cut-off | 0 |

**åˆ‡æ›é–¾å€¼ï¼ˆVMï¼‰:** åœ¨ VM æ™‚ï¼ŒNMOS å’Œ PMOS éƒ½è™•æ–¼é£½å’Œç‹€æ…‹ä¸¦åŒæ™‚å°é€šï¼Œç”¢ç”Ÿ **short-circuit current** - é€™æ˜¯å‹•æ…‹åŠŸè€—çš„é‡è¦çµ„æˆéƒ¨åˆ†ã€‚

**Noise Margins:**

Noise margin é‡åŒ–è¼¸å…¥èƒ½å®¹å¿å¤šå°‘é›œè¨Šè€Œä¸å½±éŸ¿è¼¸å‡ºï¼š

```
NML = VIL - VOL  (Low Noise Margin)
NMH = VOH - VIH  (High Noise Margin)

å…¶ä¸­ï¼š
  VIL = è¢«èªå®šç‚º LOW çš„æœ€å¤§è¼¸å…¥é›»å£“
  VIH = è¢«èªå®šç‚º HIGH çš„æœ€å°è¼¸å…¥é›»å£“
  VOL = LOW çš„æœ€å¤§è¼¸å‡ºé›»å£“
  VOH = HIGH çš„æœ€å°è¼¸å‡ºé›»å£“
```

**èª¿æ•´ VM:** å¯é€éæ”¹è®Š Î² ratioï¼ˆPMOS å° NMOS çš„ W/L æ¯”ï¼‰ä¾†ç§»å‹•åˆ‡æ›é–¾å€¼ã€‚å¢åŠ  PMOS å¯¬åº¦æœƒä½¿ VM å‡é«˜ï¼›å¢åŠ  NMOS å¯¬åº¦æœƒä½¿ VM é™ä½ã€‚

### **Transmission Gate**

å‚³è¼¸é–˜ç”±ä¸¦è¯çš„ NMOS å’Œ PMOS çµ„æˆï¼Œå¯¦ç¾ **full-swing** è¨Šè™Ÿå‚³éï¼ˆåŒæ™‚å‚³é strong 0 å’Œ strong 1ï¼‰ã€‚

```
           â”Œâ”€â”€â”€â”€â”€â”
    In â”€â”€â”€â”€â”¤NMOS â”œâ”€â”€â”€â”€ Out
           â””â”€â”€â”¬â”€â”€â”˜
              â”‚ (parallel)
           â”Œâ”€â”€â”´â”€â”€â”
    In â”€â”€â”€â”€â”¤PMOS â”œâ”€â”€â”€â”€ Out
           â””â”€â”€â”€â”€â”€â”˜

    Control: EN (to NMOS gate), EN' (to PMOS gate)
```

**ç‚ºä½•éœ€è¦å…©å€‹é›»æ™¶é«”ï¼Ÿ**
- NMOS å‚³é strong 0 ä½† weak 1ï¼ˆæå¤± VTHnï¼‰
- PMOS å‚³é strong 1 ä½† weak 0ï¼ˆæå¤± |VTHp|ï¼‰
- çµåˆä½¿ç”¨ï¼šå®Œæ•´çš„ rail-to-rail è¨Šè™Ÿå‚³é

**ä½¿ç”¨ Transmission Gates çš„ D-Latch:**

```
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚    EN        EN'            â”‚
        â”‚     â”‚         â”‚             â”‚
    D â”€â”€â”¼â”€â”€â–º[TG1]â”€â”€â”¬â”€â”€â–º[TG2]â”€â”€â”       â”‚
        â”‚         â”‚          â”‚       â”‚
        â”‚      â”Œâ”€â”€â”´â”€â”€â”    â”Œâ”€â”€â”´â”€â”€â”    â”‚
        â”‚      â”‚ INV â”‚â—„â”€â”€â”€â”‚WEAK â”‚â—„â”€â”€â”€â”¤â”€â”€â–º Q
        â”‚      â”‚  1  â”‚    â”‚ INV â”‚    â”‚
        â”‚      â””â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”˜    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

    EN=1: TG1 é–‹å•Ÿ, TG2 é—œé–‰ â†’ Transparentï¼ˆQ è·Ÿéš¨ Dï¼‰
    EN=0: TG1 é—œé–‰, TG2 é–‹å•Ÿ â†’ Latchedï¼ˆQ ä¿æŒï¼‰
```

**ç‚ºä½•åœ¨å›æˆä¸­ä½¿ç”¨ Weak Inverterï¼Ÿ** ç‚ºé¿å… **contention** - ç•¶å¯«å…¥æ–°è³‡æ–™æ™‚ï¼Œweak inverter çš„è¼¸å‡ºå¯è¢«è¼ƒå¼·çš„è¼¸å…¥è¨Šè™Ÿè¼•æ˜“è¦†è“‹ã€‚

**ä½¿ç”¨ NMOS/PMOS å»ºæ§‹é–˜:**

```
NAND using CMOS:           NOR using CMOS:
    VDD                        VDD
     â”‚                          â”‚
  â”Œâ”€â”€â”´â”€â”€â”                   â”Œâ”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”
  â”‚PMOS â”‚ â”Œâ”€â”€â”              â”‚PMOSâ”‚PMOS â”‚
  â””â”€â”€â”¬â”€â”€â”˜ â”‚P â”‚              â””â”€â”€â”¬â”€â”´â”€â”€â”¬â”€â”€â”˜
     â”œâ”€â”€â”€â”€â”¤  â”‚                 â”‚    â”‚
     â”‚    â””â”€â”€â”˜              â”Œâ”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”
  â”Œâ”€â”€â”´â”€â”€â”                   â”‚   NMOS   â”‚
  â”‚NMOS â”‚                   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
  â””â”€â”€â”¬â”€â”€â”˜                   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”
  â”Œâ”€â”€â”´â”€â”€â”                   â”‚   NMOS   â”‚
  â”‚NMOS â”‚                   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
  â””â”€â”€â”¬â”€â”€â”˜                        â”‚
     â”‚                          GND
    GND
(Series NMOS, Parallel PMOS)  (Parallel NMOS, Series PMOS)
```

---

## Verilog èˆ‡ RTL è¨­è¨ˆ

> **Verilog é¢è©¦çš„é‡é»æ˜¯ä»€éº¼ï¼Ÿ** é¢è©¦å®˜é€šå¸¸ä¸æœƒåªå•ã€ŒVerilog çš„èªæ³•æ˜¯ä»€éº¼ã€ï¼Œè€Œæ˜¯æ¸¬è©¦ä½ å° Verilog èƒŒå¾Œç¡¬é«”æ¦‚å¿µçš„ç†è§£ã€‚æœ€ç¶“å…¸çš„å•é¡Œæ˜¯ blocking vs non-blocking assignmentsâ€”â€”é€™ä¸åªæ˜¯èªæ³•å•é¡Œï¼Œè€Œæ˜¯é—œæ–¼ä½ æ˜¯å¦ç†è§£ simulation semantics èˆ‡ synthesis çµæœçš„å°æ‡‰é—œä¿‚ã€‚å¦ä¸€å€‹å¸¸è¦‹ä¸»é¡Œæ˜¯ã€Œä»€éº¼å¯«æ³•æœƒç”¢ç”Ÿ Latchã€ï¼Œé€™æ¸¬è©¦ä½ æ˜¯å¦çŸ¥é“ç¶œåˆå·¥å…·å¦‚ä½•å°‡ RTL æ˜ å°„åˆ°ç¡¬é«”ã€‚

### **Blocking vs Non-blocking Assignments**

| Assignment | ç¬¦è™Ÿ | è¡Œç‚º | ä½¿ç”¨å ´æ™¯ |
|------------|--------|----------|----------|
| **Blocking** | `=` | ä¾åºåŸ·è¡Œï¼Œé˜»æ“‹ä¸‹ä¸€æ¢é™³è¿°å¼ | Combinational logic |
| **Non-blocking** | `<=` | åŒæ™‚åŸ·è¡Œï¼Œåœ¨ time step çµæŸæ™‚æ›´æ–° | Sequential logic |

**é—œéµè¦å‰‡:**
- å° sequential logicï¼ˆflip-flopsã€registersï¼‰ä½¿ç”¨ **non-blocking (`<=`)**
- å° combinational logic ä½¿ç”¨ **blocking (`=`)**
- æ°¸é ä¸è¦åœ¨åŒä¸€å€‹ always block ä¸­æ··ç”¨ blocking å’Œ non-blocking

```verilog
// WRONG - causes race condition
always @(posedge clk) begin
    b = a;      // blocking
    c = b;      // c gets value of a (immediate)
end

// CORRECT - proper sequential behavior
always @(posedge clk) begin
    b <= a;     // non-blocking
    c <= b;     // c gets OLD value of b
end
```

**ç‚ºä½•é‡è¦:** Sequential logic ä¸­çš„ blocking assignments å¯èƒ½åœ¨åˆæˆæ™‚ç”¢ç”Ÿéé æœŸçš„çµ„åˆè·¯å¾‘ï¼Œå°è‡´ simulation/synthesis ä¸ä¸€è‡´ã€‚

**Cliff Cummings çš„é»ƒé‡‘æº–å‰‡**ï¼ˆå‡ºè‡ª "Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!"ï¼‰:

1. **æº–å‰‡ #1:** å»ºæ¨¡ sequential logic æ™‚ï¼Œä½¿ç”¨ **non-blocking** assignments
2. **æº–å‰‡ #2:** å»ºæ¨¡ latches æ™‚ï¼Œä½¿ç”¨ **non-blocking** assignments
3. **æº–å‰‡ #3:** ä½¿ç”¨ always block å»ºæ¨¡ combinational logic æ™‚ï¼Œä½¿ç”¨ **blocking** assignments
4. **æº–å‰‡ #4:** åœ¨åŒä¸€å€‹ always block ä¸­åŒæ™‚å»ºæ¨¡ sequential å’Œ combinational logic æ™‚ï¼Œä½¿ç”¨ **non-blocking** assignments
5. **æº–å‰‡ #5:** **ä¸è¦æ··ç”¨** blocking å’Œ non-blocking åœ¨åŒä¸€å€‹ always block ä¸­
6. **æº–å‰‡ #6:** ä¸è¦å¾å¤šå€‹ always block å°åŒä¸€è®Šæ•¸é€²è¡Œ assignments

éµå¾ªé€™äº›æº–å‰‡å¯æ¶ˆé™¤ 90-100% æœ€å¸¸è¦‹çš„ Verilog race conditionsã€‚

**Verilog Stratified Event Queue:**

ç†è§£ blocking å’Œ non-blocking *ç‚ºä½•*è¡Œç‚ºä¸åŒï¼Œéœ€è¦äº†è§£ Verilog çš„ simulation event queueï¼š

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Stratified Event Queue                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 1. Active Events (current time)                          â”‚
â”‚    - Blocking assignments (=)                            â”‚
â”‚    - Continuous assignments                              â”‚
â”‚    - RHS evaluation of non-blocking                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 2. Inactive Events                                       â”‚
â”‚    - #0 blocking assignments                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 3. NBA (Non-Blocking Assignment) Events                  â”‚
â”‚    - LHS updates of non-blocking (<=)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 4. Monitor Events                                        â”‚
â”‚    - $monitor, $strobe                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 5. Future Events                                         â”‚
â”‚    - Events scheduled for later time                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**é—œéµæ´è¦‹:** Non-blocking assignments åœ¨ Active region è©•ä¼° RHSï¼Œä½†åœ¨ NBA region æ›´æ–° LHSã€‚é€™ç¨®åˆ†é›¢é˜²æ­¢äº† sequential logic ä¸­çš„ race conditionsã€‚

**é¢è©¦é™·é˜± - ä½¿ç”¨ Blocking çš„ Shift Register:**
```verilog
// WRONG: Using blocking in sequential logic
always @(posedge clk) begin
    a = b;  // a updated immediately
    b = c;  // b updated immediately
    c = d;  // All shift in ONE cycle!
end

// CORRECT: Using non-blocking
always @(posedge clk) begin
    a <= b;  // All RHS evaluated first
    b <= c;  // Then all LHS updated
    c <= d;  // Proper shift register behavior
end
```

**ğŸ¯ å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€ŒBlocking å’Œ Non-blocking å¯ä»¥æ··ç”¨å—ï¼Ÿã€** | çµ•å°ä¸è¡Œï¼æ··ç”¨æœƒå°è‡´ simulation/synthesis çµæœä¸ä¸€è‡´ï¼Œæ˜¯æœ€å¸¸è¦‹çš„ RTL bug ä¾†æº |
| **ã€Œç‚ºä½• sequential logic è¦ç”¨ Non-blockingï¼Ÿã€** | å› ç‚º Non-blocking åœ¨ NBA region æ‰æ›´æ–° LHSï¼Œç¢ºä¿æ‰€æœ‰ RHS åœ¨åŒä¸€æ™‚é–“é»è¢«è©•ä¼°ï¼Œæ¨¡æ“¬çœŸå¯¦ FF çš„ä¸¦è¡Œè¡Œç‚º |
| **ã€ŒBlocking åœ¨ sequential logic ä¸­æœƒç”¢ç”Ÿä»€éº¼å•é¡Œï¼Ÿã€** | æœƒç”¢ç”Ÿ race conditionï¼Œå› ç‚º assignments ç«‹å³ç”Ÿæ•ˆï¼Œå¾Œé¢çš„èªå¥æœƒè®€åˆ°å·²æ›´æ–°çš„å€¼ï¼Œè€ŒéåŸå§‹å€¼ |
| **ã€Œå¦‚ä½•å¿«é€Ÿåˆ¤æ–·ç”¨å“ªç¨®ï¼Ÿã€** | è¨˜ä½ï¼š`always @(posedge clk)` â†’ `<=`ï¼›`always @(*)` â†’ `=` |
| **ã€ŒVerilog Event Queue æœ‰å¹¾å€‹ regionï¼Ÿã€** | 5 å€‹ï¼šActive â†’ Inactive â†’ NBA â†’ Monitor â†’ Futureã€‚Blocking åœ¨ Active åŸ·è¡Œï¼ŒNon-blocking åœ¨ NBA æ›´æ–° |

### **FSM (Finite State Machine) - ä¸‰æ®µå¼å¯«æ³•**

æ¨è–¦çš„å¯«æ³•é¢¨æ ¼ï¼Œå°‡ sequential å’Œ combinational logic åˆ†é–‹ï¼š

```verilog
// Stage 1: State register (sequential)
always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        current_state <= IDLE;
    else
        current_state <= next_state;
end

// Stage 2: Next state logic (combinational)
always @(*) begin
    case (current_state)
        IDLE:    next_state = start ? RUN : IDLE;
        RUN:     next_state = done  ? IDLE : RUN;
        default: next_state = IDLE;
    endcase
end

// Stage 3: Output logic (can be sequential or combinational)
always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        output_reg <= 1'b0;
    else
        output_reg <= (next_state == RUN);  // Moore: based on state
end
```

**FSM é¡å‹:**

æœ‰é™ç‹€æ…‹æ©Ÿä¾æ“šå…¶è¼¸å‡ºç”¢ç”Ÿæ–¹å¼åˆ†é¡ã€‚Moore machine çš„è¼¸å‡ºåƒ…åŸºæ–¼ç•¶å‰ç‹€æ…‹ï¼Œç”¢ç”Ÿç„¡ glitch çš„ registered è¼¸å‡ºï¼Œä½†å¯èƒ½éœ€è¦æ›´å¤šç‹€æ…‹ã€‚Mealy machine çš„è¼¸å‡ºåŸºæ–¼ç•¶å‰ç‹€æ…‹å’Œè¼¸å…¥ï¼Œèƒ½ä»¥æ›´å°‘ç‹€æ…‹å¯¦ç¾æ›´å¿«éŸ¿æ‡‰ï¼Œä½†å¯èƒ½åœ¨è¼¸å‡ºè½‰æ›æ™‚ç”¢ç”Ÿ glitchesã€‚

| é¢å‘ | Moore Machine | Mealy Machine |
|--------|---------------|---------------|
| **è¼¸å‡ºå–æ±ºæ–¼** | åƒ…ç•¶å‰ç‹€æ…‹ | ç•¶å‰ç‹€æ…‹ + è¼¸å…¥ |
| **è¼¸å‡ºæ™‚åº** | åœ¨ç‹€æ…‹è½‰æ›å¾Œè®ŠåŒ– | éš¨è¼¸å…¥ç«‹å³è®ŠåŒ– |
| **å»¶é²** | 1 cycle delay | ç„¡å»¶é²ï¼ˆcombinationalï¼‰|
| **Glitches** | ç„¡ glitch è¼¸å‡º | æ˜“ç”¢ç”Ÿ glitches |
| **æ‰€éœ€ç‹€æ…‹æ•¸** | è¼ƒå¤šç‹€æ…‹ | è¼ƒå°‘ç‹€æ…‹ |
| **ä½¿ç”¨å ´æ™¯** | ä¹¾æ·¨è¼¸å‡ºã€å®‰å…¨é—œéµ | å¿«é€ŸéŸ¿æ‡‰ã€é¢ç©å—é™ |

```verilog
// Moore: output registered, depends on state only
always @(posedge clk) begin
    case (state)
        IDLE: out <= 1'b0;
        RUN:  out <= 1'b1;
    endcase
end

// Mealy: output combinational, depends on state + input
always @(*) begin
    case (state)
        IDLE: out = start ? 1'b1 : 1'b0;
        RUN:  out = done ? 1'b0 : 1'b1;
    endcase
end
```

**å¯«æ³•æç¤º:**
- ä½¿ç”¨ `localparam` æˆ– `parameter` é€²è¡Œ state encoding
- é«˜é€Ÿè¨­è¨ˆå„ªå…ˆä½¿ç”¨ **one-hot encoding**ï¼ˆè§£ç¢¼å¿«ã€è¼ƒå¤š FFsï¼‰
- é¢ç©å—é™è¨­è¨ˆå„ªå…ˆä½¿ç”¨ **binary encoding**ï¼ˆè¼ƒå°‘ FFsï¼‰
- å¾ªåºç‹€æ…‹æ©Ÿå„ªå…ˆä½¿ç”¨ **Gray code encoding**ï¼ˆæœ€å°åˆ‡æ›ï¼‰
- æ°¸é åŒ…å« `default` case ä»¥é¿å…ç”¢ç”Ÿ latches

**State Encoding æ¯”è¼ƒ:**

| Encoding | Flip-Flopsï¼ˆN å€‹ç‹€æ…‹ï¼‰| è§£ç¢¼é‚è¼¯ | æœ€é©ç”¨æ–¼ |
|----------|----------------------|--------------|----------|
| **Binary** | âŒˆlogâ‚‚NâŒ‰ | è¤‡é›œï¼ˆN-bit æ¯”è¼ƒï¼‰| ASICã€é¢ç©å—é™ |
| **One-Hot** | N | ç°¡å–®ï¼ˆå–® bit æª¢æŸ¥ï¼‰| FPGAã€é«˜é€Ÿ |
| **Gray** | âŒˆlogâ‚‚NâŒ‰ | ä¸­ç­‰ | å¾ªåºå¾ªç’°ã€ä½åŠŸè€— |

**FPGA vs ASIC æ¬Šè¡¡:**
- **FPGA**: Flip-flops è±å¯Œï¼ˆåœ¨ CLBs ä¸­ï¼‰ï¼›combinational logic æ˜‚è²´ï¼ˆæ¶ˆè€— LUTsï¼‰ã€‚One-hot é€šå¸¸è¼ƒå¿«ï¼Œä¸”æ•´é«”è³‡æºä½¿ç”¨å¸¸æ›´å°‘ã€‚
- **ASIC**: æ¯å€‹ flip-flop éœ€ç´„ 25 å€‹é›»æ™¶é«”åŠ ä¸Š clock distributionï¼›2-input gates åƒ…éœ€ç´„ 4 å€‹é›»æ™¶é«”ã€‚Binary encoding é€šå¸¸åœ¨é¢ç©ä¸Šå‹å‡ºã€‚

**åˆæˆå·¥å…·è¡Œç‚º:** ç¾ä»£å·¥å…·ï¼ˆVivadoã€DCï¼‰å¸¸è‡ªå‹•é‡æ–°ç·¨ç¢¼ FSMsã€‚Vivado å° â‰¤32 ç‹€æ…‹çš„ FSM é è¨­ä½¿ç”¨ one-hotã€‚è¦ä¿ç•™ä½ çš„ç·¨ç¢¼ï¼Œä½¿ç”¨åˆæˆå±¬æ€§å¦‚ `(* fsm_encoding = "one_hot" *)` æˆ– `(* fsm_encoding = "sequential" *)`ã€‚

### **SystemVerilog Assertions (SVA)**

SystemVerilog Assertionsï¼ˆSVAï¼‰æ˜¯å¼·å¤§çš„é©—è­‰åŠŸèƒ½ï¼Œå…è¨±è¨­è¨ˆå¸«ç›´æ¥åœ¨ RTL æˆ– testbench ä¸­åµŒå…¥æª¢æŸ¥ã€‚Assertion å¯é€é simulation å‹•æ…‹é©—è­‰ï¼Œæˆ–é€é formal verification å·¥å…·éœæ…‹é©—è­‰ã€‚

**å…©ç¨® Assertion é¡å‹:**

| é¡å‹ | èªæ³• | è©•ä¼°æ–¹å¼ | ä½¿ç”¨å ´æ™¯ |
|------|--------|------------|----------|
| **Immediate** | `assert (expression)` | Proceduralï¼Œå³æ™‚ | ç°¡å–®æª¢æŸ¥ã€procedural ç¨‹å¼ç¢¼ |
| **Concurrent** | `assert property (...)` | åŸºæ–¼ clockï¼Œtemporal | Protocol æª¢æŸ¥ã€å¤šé€±æœŸè¡Œç‚º |

**Immediate Assertions:**

Immediate assertions åƒ procedural é™³è¿°å¼ä¸€æ¨£åŸ·è¡Œï¼Œåœ¨ç•¶å‰ simulation æ™‚é–“æª¢æŸ¥æ¢ä»¶ã€‚

```systemverilog
// Immediate assertion in procedural block
always @(posedge clk) begin
    assert (data_valid |-> data != 0)
        else $error("Valid data cannot be zero!");
end

// Immediate assertion with action blocks
always_comb begin
    assert (state != ILLEGAL)
        else $fatal(1, "FSM entered illegal state!");
end

// Simple form (like if statement)
assert (fifo_count <= FIFO_DEPTH);
```

**Concurrent Assertions:**

Concurrent assertions åŸºæ–¼ clock ä¸”èƒ½è¡¨é”è·¨è¶Šå¤šå€‹é€±æœŸçš„æ™‚åºé—œä¿‚ã€‚

```systemverilog
// Basic concurrent assertion
property p_req_ack;
    @(posedge clk) disable iff (!rst_n)
    req |-> ##[1:3] ack;  // ack within 1-3 cycles after req
endproperty
assert property (p_req_ack);

// Assertion with implication
property p_valid_data;
    @(posedge clk)
    valid |-> !$isunknown(data);  // No X/Z when valid
endproperty
assert property (p_valid_data);
```

**è˜Šå«é‹ç®—å­:**

| é‹ç®—å­ | åç¨± | å«ç¾© |
|----------|------|---------|
| `\|->` | Overlapping | è‹¥å‰é …ç‚ºçœŸï¼ŒåŒä¸€é€±æœŸæª¢æŸ¥å¾Œé … |
| `\|=>` | Non-overlapping | è‹¥å‰é …ç‚ºçœŸï¼Œä¸‹ä¸€é€±æœŸæª¢æŸ¥å¾Œé … |

```systemverilog
// Overlapping: check starts same cycle
req |-> gnt;           // When req=1, gnt must be 1 (same cycle)

// Non-overlapping: check starts next cycle
req |=> gnt;           // When req=1, gnt must be 1 (next cycle)
// Equivalent to:
req |-> ##1 gnt;
```

**åºåˆ—é‹ç®—å­:**

```systemverilog
// ##N: delay by N cycles
a ##2 b;               // a, then 2 cycles later, b

// ##[min:max]: delay range
a ##[1:3] b;           // b occurs 1-3 cycles after a

// [*N]: repetition
a ##1 b[*3] ##1 c;     // a, then b for 3 consecutive cycles, then c

// [*min:max]: repetition range
a[*2:4];               // a repeats 2-4 times

// [->N]: goto repetition (non-consecutive)
start ##1 data[->3] ##1 done;  // 3 data cycles (not necessarily consecutive)
```

**å¸¸è¦‹ SVA æ¨¡å¼:**

```systemverilog
// Request-acknowledge handshake
property p_handshake;
    @(posedge clk) disable iff (!rst_n)
    req && !ack |-> ##[1:$] ack;  // Eventually get ack
endproperty

// FIFO never overflows
property p_no_overflow;
    @(posedge clk)
    (wr_en && full) |-> 0;  // Never write when full
endproperty

// Data stability during valid
property p_data_stable;
    @(posedge clk)
    (valid && !ready) |=> $stable(data);  // Hold data until accepted
endproperty

// One-hot encoding check
property p_onehot;
    @(posedge clk)
    $onehot(state);  // Exactly one bit set
endproperty
```

**å…§å»ºå‡½å¼:**

| å‡½å¼ | æè¿° |
|----------|-------------|
| `$rose(signal)` | è‹¥è¨Šè™Ÿå¾ 0â†’1 è½‰æ›å‰‡ç‚ºçœŸ |
| `$fell(signal)` | è‹¥è¨Šè™Ÿå¾ 1â†’0 è½‰æ›å‰‡ç‚ºçœŸ |
| `$stable(signal)` | è‹¥è¨Šè™Ÿæœªè®ŠåŒ–å‰‡ç‚ºçœŸ |
| `$past(signal, N)` | N å€‹é€±æœŸå‰çš„è¨Šè™Ÿå€¼ |
| `$onehot(vector)` | è‹¥æ°å¥½ä¸€å€‹ bit è¢«è¨­ç½®å‰‡ç‚ºçœŸ |
| `$onehot0(vector)` | è‹¥é›¶æˆ–ä¸€å€‹ bit è¢«è¨­ç½®å‰‡ç‚ºçœŸ |
| `$isunknown(signal)` | è‹¥è¨Šè™ŸåŒ…å« X æˆ– Z å‰‡ç‚ºçœŸ |

**Cover Property:**

é™¤äº†æª¢æŸ¥é•è¦ï¼Œassertions é‚„å¯æ¸¬é‡ coverageï¼š

```systemverilog
// Cover: check that scenario occurs
cover property (@(posedge clk)
    req ##[1:5] gnt ##1 done
);  // Verify this sequence happens in simulation

// Covergroup for functional coverage
covergroup cg_fifo @(posedge clk);
    cp_level: coverpoint fifo_count {
        bins empty = {0};
        bins low   = {[1:3]};
        bins mid   = {[4:12]};
        bins high  = {[13:15]};
        bins full  = {16};
    }
endgroup
```

**Assume Property (Formal Verification):**

```systemverilog
// Assume: constrain inputs (for formal tools)
assume property (@(posedge clk)
    $onehot0(sel)  // Assume select is one-hot or zero
);

// Difference from assert:
// assert: Check that design satisfies property
// assume: Tell formal tool to assume input satisfies property
```

**å°‡ Assertions ç¶å®šåˆ°è¨­è¨ˆ:**

```systemverilog
// Bind assertions to module without modifying RTL
module fifo_assertions (
    input clk, rst_n, wr_en, rd_en, full, empty
);
    property p_no_write_when_full;
        @(posedge clk) disable iff (!rst_n)
        full |-> !wr_en;
    endproperty
    assert property (p_no_write_when_full);
endmodule

// Bind to DUT
bind fifo fifo_assertions u_fifo_asserts (.*);
```

**Assertion åš´é‡ç¨‹åº¦ç­‰ç´š:**

```systemverilog
assert property (...) else $info("Info message");
assert property (...) else $warning("Warning message");
assert property (...) else $error("Error message");
assert property (...) else $fatal(1, "Fatal error!");
```

---

## çµ„åˆé‚è¼¯

### **å¡è«¾åœ–åŒ–ç°¡ (Karnaugh Map)**

å¡è«¾åœ–æ˜¯ç°¡åŒ–å¸ƒæ—å‡½å¼çš„åœ–å½¢åŒ–æ–¹æ³•ã€‚é›–ç„¶ç¾ä»£ EDA å·¥å…·æœƒè‡ªå‹•é€²è¡Œé‚è¼¯æœ€ä½³åŒ–ï¼Œä½†å¡è«¾åœ–ä»æ˜¯é¢è©¦ä¸­å¸¸è€ƒçš„åŸºç¤çŸ¥è­˜ï¼Œç”¨ä»¥æ¸¬è©¦æ‡‰è©¦è€…å°æ•¸ä½é‚è¼¯çš„åŸºæœ¬åŠŸã€‚

**å¡è«¾åœ–åŒ–ç°¡æ­¥é©Ÿï¼š**

1. å°‡é‚è¼¯å‡½å¼è½‰æ›ç‚ºæœ€å°é …è¡¨é”å¼
2. åœ¨å¡è«¾åœ–ä¸­å¡«å…¥å„æœ€å°é …çš„å€¼ï¼ˆ0 æˆ– 1ï¼‰
3. æ‰¾å‡ºç›¸é„°çš„ã€Œ1ã€ï¼Œç•«å‡ºæœ€å¤§çš„ 2^n çŸ©å½¢ï¼ˆåœˆï¼‰
4. å¾æ¯å€‹åœˆä¸­æå–ä¸è®Šçš„è®Šæ•¸ï¼Œçµ„æˆä¹˜ç©é …
5. å°‡æ‰€æœ‰ä¹˜ç©é …ç›¸åŠ ï¼Œå¾—åˆ°æœ€ç°¡è¡¨é”å¼

**2 è®Šæ•¸å¡è«¾åœ–ï¼š**

```
      B=0  B=1
A=0 â”‚ m0 â”‚ m1 â”‚   m0 = A'B'
A=1 â”‚ m2 â”‚ m3 â”‚   m3 = AB
```

**3 è®Šæ•¸å¡è«¾åœ–ï¼š**

```
        BC=00  BC=01  BC=11  BC=10
A=0  â”‚  m0  â”‚  m1  â”‚  m3  â”‚  m2  â”‚
A=1  â”‚  m4  â”‚  m5  â”‚  m7  â”‚  m6  â”‚

æ³¨æ„ï¼šBC é †åºç‚º 00, 01, 11, 10ï¼ˆGray code é †åºï¼‰
```

**4 è®Šæ•¸å¡è«¾åœ–ï¼š**

```
        CD=00  CD=01  CD=11  CD=10
AB=00 â”‚  m0  â”‚  m1  â”‚  m3  â”‚  m2  â”‚
AB=01 â”‚  m4  â”‚  m5  â”‚  m7  â”‚  m6  â”‚
AB=11 â”‚ m12  â”‚ m13  â”‚ m15  â”‚ m14  â”‚
AB=10 â”‚  m8  â”‚  m9  â”‚ m11  â”‚ m10  â”‚
```

**åœˆé¸è¦å‰‡ï¼š**

| è¦å‰‡ | èªªæ˜ |
|------|------|
| **å¤§å°** | åœˆå…§æ ¼æ•¸å¿…é ˆæ˜¯ 2^nï¼ˆ1, 2, 4, 8, 16...ï¼‰|
| **å½¢ç‹€** | å¿…é ˆæ˜¯çŸ©å½¢ï¼ˆå«æ­£æ–¹å½¢ï¼‰|
| **ç’°ç¹** | å¡è«¾åœ–ä¸Šä¸‹ã€å·¦å³ç›¸é€£ï¼ˆè¦–ç‚ºåœ“æŸ±é«”ï¼‰|
| **é‡ç–Š** | åŒä¸€æ ¼å¯è¢«å¤šå€‹åœˆåŒ…å« |
| **ç›®æ¨™** | ç”¨æœ€å°‘çš„æœ€å¤§åœˆè¦†è“‹æ‰€æœ‰ã€Œ1ã€|

**ç¯„ä¾‹ï¼šåŒ–ç°¡ F(A,B,C,D) = Î£m(0,1,2,5,8,9,10)**

```
        CD=00  CD=01  CD=11  CD=10
AB=00 â”‚  1   â”‚  1   â”‚  0   â”‚  1   â”‚  â† åœˆ m0,m1,m2 â†’ A'D'
AB=01 â”‚  0   â”‚  1   â”‚  0   â”‚  0   â”‚  â† m5 éœ€å–®ç¨è€ƒæ…®
AB=11 â”‚  0   â”‚  0   â”‚  0   â”‚  0   â”‚
AB=10 â”‚  1   â”‚  1   â”‚  0   â”‚  1   â”‚  â† åœˆ m8,m9,m10 â†’ AD'

åœˆ m0,m8 (column CD=00): B'C'D'
åœˆ m1,m5,m9 ç„¡æ³•å½¢æˆ 2^n çŸ©å½¢ï¼Œéœ€åˆ†åˆ¥è™•ç†

æœ€ç°¡çµæœ: F = A'D' + AD' + B'C'D' + A'BC'D
        = D'(A' + A + B'C') + A'BC'D
        = D' + A'BC'D  (é€²ä¸€æ­¥åŒ–ç°¡)
```

**æ¶ˆé™¤ç«¶çˆ­å†’éšªçš„æ‡‰ç”¨ï¼š**

å¡è«¾åœ–ä¹Ÿå¯ç”¨æ–¼è­˜åˆ¥å’Œæ¶ˆé™¤çµ„åˆé‚è¼¯ä¸­çš„ç«¶çˆ­å†’éšªï¼ˆglitchï¼‰ã€‚ç•¶å…©å€‹ç›¸é„°çš„ã€Œ1ã€åœˆåªæœ‰é‚Šç•Œæ¥è§¸è€Œæ²’æœ‰é‡ç–Šæ™‚ï¼Œåœ¨è¼¸å…¥è®ŠåŒ–çš„ç¬é–“å¯èƒ½ç”¢ç”Ÿ glitchã€‚è§£æ±ºæ–¹æ³•æ˜¯å¢åŠ ä¸€å€‹å†—é¤˜åœˆè¦†è“‹æ¥è§¸é‚Šç•Œã€‚

**é¢è©¦å¸¸è¦‹è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œç‚ºä½•å¡è«¾åœ–æ’åˆ—ç”¨ Gray code é †åºï¼Ÿã€** | ç¢ºä¿ç›¸é„°æ ¼åªæœ‰ 1 å€‹è®Šæ•¸ä¸åŒï¼Œæ‰èƒ½é€²è¡Œé‚è¼¯åŒ–ç°¡ |
| **ã€Œå¡è«¾åœ–æœ€å¤šè™•ç†å¹¾å€‹è®Šæ•¸ï¼Ÿã€** | å¯¦ç”¨ä¸Šé™ 4-6 å€‹è®Šæ•¸ï¼›è¶…é 6 è®Šæ•¸æ‡‰ä½¿ç”¨ Quine-McCluskey æ¼”ç®—æ³• |
| **ã€ŒDon't careï¼ˆXï¼‰å¦‚ä½•è™•ç†ï¼Ÿã€** | å¯è¦–éœ€è¦ç•¶ä½œ 0 æˆ– 1ï¼Œé¸æ“‡èƒ½ç”¢ç”Ÿæ›´å¤§åœˆçš„æ–¹å¼ |

### **Full adder**

Full adder æ˜¯ç®—è¡“é›»è·¯çš„åŸºæœ¬å»ºæ§‹æ¨¡çµ„ï¼Œå°‡ä¸‰å€‹å–® bit è¼¸å…¥ï¼ˆå…©å€‹é‹ç®—å…ƒå’Œä¸€å€‹ carry-inï¼‰ç›¸åŠ ï¼Œç”¢ç”Ÿ sum å’Œ carry-outã€‚å¤šå€‹ full adders å¯ä¸²æ¥æˆ ripple-carry adders é€²è¡Œå¤šä½å…ƒåŠ æ³•ï¼Œä½†æ›´é«˜æ•ˆèƒ½çš„æ¶æ§‹å¦‚ carry-lookahead æˆ– carry-select adders ç”¨æ–¼æ›´é«˜æ•ˆèƒ½éœ€æ±‚ã€‚

| a | b | Cin | Sum | Cout |
|:---:|:---:|:---:|:---:|:----:|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

```
Sum = a XOR b XOR Cin
Cout = ab + aCin + bCin
     = (aÂ·b) + CinÂ·(a XOR b)
```

![Full adder](https://i.imgur.com/k9lPhQQ.png)

### **Ripple Carry Adder (RCA) vs Carry Look-ahead Adder (CLA)**

å»ºæ§‹å¤šä½å…ƒåŠ æ³•å™¨æ™‚ï¼ŒRCA å’Œ CLA ä¹‹é–“çš„é¸æ“‡ä»£è¡¨åŸºæœ¬çš„é¢ç©-é€Ÿåº¦æ¬Šè¡¡ã€‚

| é¢å‘ | Ripple Carry Adder (RCA) | Carry Look-ahead Adder (CLA) |
|--------|--------------------------|------------------------------|
| **å»¶é²** | O(N) - èˆ‡ bit å¯¬åº¦ç·šæ€§é—œä¿‚ | O(log N) - å°æ•¸é—œä¿‚ |
| **é¢ç©** | è¼ƒå°ï¼ŒN å€‹ full adders | è¼ƒå¤§ï¼Œé¡å¤–çš„ G/P é‚è¼¯ |
| **è¤‡é›œåº¦** | ç°¡å–®ä¸²æ¥ | è¤‡é›œçš„ carry è¨ˆç®— |
| **ä½¿ç”¨å ´æ™¯** | ä½é€Ÿã€é¢ç©é—œéµ | é«˜é€Ÿç®—è¡“é‹ç®— |

**RCA å•é¡Œ:** Carry å¿…é ˆä¾åºé€šéæ‰€æœ‰éšæ®µã€‚å°æ–¼ N-bit åŠ æ³•å™¨ï¼Œæœ€å£æƒ…æ³å»¶é² = N Ã— (carry propagation delay)ã€‚

**CLA è§£æ±ºæ–¹æ¡ˆ:** ä½¿ç”¨ Generate (G) å’Œ Propagate (P) å‡½å¼å¹³è¡Œé å…ˆè¨ˆç®— carriesï¼š

```
Generate: Gi = Ai Â· Bi      (bit position i generates carry)
Propagate: Pi = Ai âŠ• Bi     (bit position i propagates carry)

Carry equations:
C1 = G0 + P0Â·C0
C2 = G1 + P1Â·G0 + P1Â·P0Â·C0
C3 = G2 + P2Â·G1 + P2Â·P1Â·G0 + P2Â·P1Â·P0Â·C0
...
```

**æ··åˆæ¶æ§‹:** å°æ–¼ 64-bit åŠ æ³•å™¨ï¼Œç´” CLA è®Šå¾—ä¸å¯¦éš›ã€‚å¸¸è¦‹è§£æ±ºæ–¹æ¡ˆï¼š
- **Carry-Select Adder**: å¹³è¡Œè¨ˆç®—å…©ç¨®æƒ…æ³ï¼ˆCin=0ã€Cin=1ï¼‰ï¼Œé¸æ“‡çµæœ
- **Carry-Skip Adder**: ç•¶æ‰€æœ‰ Pi=1 æ™‚è·³é carry
- **Kogge-Stone Adder**: Parallel-prefix ç¶²è·¯ï¼ŒO(log N) å»¶é²ï¼Œé«˜é¢ç©
- **Brent-Kung Adder**: Kogge-Stone çš„é¢ç©ç¸®æ¸›è®Šé«”

**é¢è©¦å•é¡Œ:** ã€Œå°æ–¼ 64-bit åŠ æ³•å™¨ï¼Œä½ æœƒé¸æ“‡å“ªç¨®æ¶æ§‹ï¼Ÿã€
**å›ç­”:** æ··åˆæ–¹æ³• - éšå±¤å¼ CLAï¼ˆ4-bit CLA blocks é…åˆç¬¬äºŒå±¤ lookaheadï¼‰æˆ– Kogge-Stone ä»¥åœ¨å¯æ¥å—çš„é¢ç©é–‹éŠ·ä¸‹é”åˆ°æœ€é«˜é€Ÿåº¦ã€‚

## è¨­è¨ˆæµç¨‹

> **ç‚ºä½•éœ€è¦äº†è§£è¨­è¨ˆæµç¨‹ï¼Ÿ** é¢è©¦å®˜ç¶“å¸¸æœƒå•ã€Œå¾ RTL åˆ° GDSII çš„æµç¨‹æ˜¯ä»€éº¼ã€æˆ–ã€Œè§£é‡‹ synthesis åˆ° tapeout ä¹‹é–“çš„æ­¥é©Ÿã€ã€‚é€™ä¸æ˜¯è¦ä½ èƒŒèª¦æ­¥é©Ÿæ¸…å–®ï¼Œè€Œæ˜¯æ¸¬è©¦ä½ æ˜¯å¦ç†è§£æ¯å€‹æ­¥é©Ÿçš„ç›®çš„ã€è¼¸å…¥è¼¸å‡ºï¼Œä»¥åŠæ­¥é©Ÿä¹‹é–“çš„ä¾è³´é—œä¿‚ã€‚ä¾‹å¦‚ï¼šç‚ºä½• CTS è¦åœ¨ placement ä¹‹å¾Œï¼Ÿå› ç‚ºéœ€è¦çŸ¥é“ flip-flops çš„ä½ç½®æ‰èƒ½å»ºç«‹ clock treeã€‚ç‚ºä½• timing signoff è¦åœ¨ routing ä¹‹å¾Œï¼Ÿå› ç‚º routing ä¹‹å¾Œæ‰æœ‰ç²¾ç¢ºçš„ RC parasiticsã€‚

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                           FRONT-END DESIGN                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Specification â†’ Detailed Design â†’ HDL Coding â†’ Pre-Simulation â†’         â”‚
â”‚ Logic Synthesis â†’ STA â†’ Formal Verification                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                           BACK-END DESIGN                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ DFT â†’ Floorplanning â†’ Placement â†’ CTS â†’ Routing â†’ Physical Verification â”‚
â”‚ â†’ Tape-out                                                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### **Front-End Design**

| éšæ®µ | æè¿° | ä¸»è¦å·¥å…· |
|-------|-------------|-----------|
| **Specification** | å®šç¾©å®¢æˆ¶éœ€æ±‚å’Œæ¶æ§‹ | Documentation |
| **Detailed Design** | æ¨¡çµ„è¦åŠƒã€ä»‹é¢å®šç¾© | Documentation |
| **HDL Coding** | æ’°å¯« RTL-level Verilog/VHDL | VS Code, Vim, Quartus, Vivado |
| **Pre-Simulation** | ä¾è¦æ ¼é€²è¡ŒåŠŸèƒ½é©—è­‰ | VCS, ModelSim, NC-Verilog, Xcelium |
| **Logic Synthesis** | å°‡ RTL è½‰æ›ç‚º gate-level netlist | Design Compiler, Synplify, Genus |
| **STA** | é©—è­‰ timing constraints | PrimeTime, Tempus |
| **Formal Verification** | è­‰æ˜ RTL â‰¡ Netlist ç­‰åƒ¹æ€§ | Formality, Conformal |

**Logic Synthesis**: å°‡ HDL code è½‰è­¯ç‚º gate-level netlistã€‚åˆæˆå™¨å°‡ RTL constructs æ˜ å°„åˆ°æŠ€è¡“åº«ä¸­çš„ standard cellsã€‚

### **Back-End Design**

| éšæ®µ | æè¿° | ä¸»è¦å·¥å…· |
|-------|-------------|-----------|
| **DFT (Design For Test)** | æ’å…¥ scan chains ä»¥æé«˜å¯æ¸¬è©¦æ€§ | DFT Compiler, Tessent |
| **Floorplanning** | å®šç¾©å€å¡Šæ”¾ç½®ã€é›»æºç¶²æ ¼ã€I/O | ICC2, Innovus |
| **Placement** | æœ€ä½³åŒ–æ”¾ç½® standard cells | ICC2, Innovus |
| **CTS (Clock Tree Synthesis)** | å»ºç«‹å°ç¨±çš„ clock distribution | ICC2, Innovus |
| **Routing** | ä½¿ç”¨é‡‘å±¬å±¤é€£æ¥æ‰€æœ‰è¨Šè™Ÿ | ICC2, Innovus |
| **Physical Verification** | DRCã€LVSã€ERC æª¢æŸ¥ | Calibre, ICV |
| **Tape-out** | ç”¢ç”Ÿ GDSII ä¾›è£½é€  | â€” |

**CTS ç›®çš„**: å»ºç«‹å¹³è¡¡çš„ clock distribution ç¶²è·¯ï¼Œä»¥æœ€å°åŒ–æ‰€æœ‰ flip-flops ä¹‹é–“çš„ clock skewã€‚

**DFT ç›®çš„**: é€éæ’å…¥ scan chainsã€BIST å’Œ boundary scan logicï¼Œä½¿è¨­è¨ˆåœ¨è£½é€ å¾Œå¯æ¸¬è©¦ã€‚

### **ASIC vs FPGA æ¯”è¼ƒ**

ASICsï¼ˆApplication-Specific Integrated Circuitsï¼‰å’Œ FPGAsï¼ˆField-Programmable Gate Arraysï¼‰ä»£è¡¨æ•¸ä½è¨­è¨ˆä¸­ä¸åŒçš„æ¬Šè¡¡ã€‚ASICs æä¾›æœ€é«˜æ•ˆèƒ½å’Œå¤§é‡ç”Ÿç”¢æ™‚çš„æœ€ä½å–®ä½æˆæœ¬ï¼Œä½†éœ€è¦æ˜‚è²´çš„å…‰ç½©è£½é€ ä¸”è£½é€ å¾Œç„¡æ³•ä¿®æ”¹ã€‚FPGAs æä¾›å½ˆæ€§å’Œå¿«é€ŸåŸå‹è¨­è¨ˆï¼Œä½†å› å¯ç¨‹å¼åŒ– routing çš„é–‹éŠ·è€ŒçŠ§ç‰²æ•ˆèƒ½å’ŒåŠŸè€—æ•ˆç‡ã€‚é¸æ“‡å–æ±ºæ–¼ç”¢é‡ã€ä¸Šå¸‚æ™‚é–“ï¼Œä»¥åŠè¨­è¨ˆæ˜¯å¦å¯èƒ½éœ€è¦æœªä¾†æ›´æ–°ã€‚

| é¢å‘ | ASIC | FPGA |
|--------|------|------|
| **å¯é‡æ–°é…ç½®æ€§** | è£½é€ å¾Œå›ºå®š | å¯é‡æ–°ç¨‹å¼åŒ– |
| **NRE æˆæœ¬** | é«˜ï¼ˆå…‰ç½©æ•¸ç™¾è¬ç¾å…ƒï¼‰| ä½ï¼ˆé–‹ç™¼å·¥å…·ï¼‰|
| **å–®ä½æˆæœ¬** | å¤§é‡ç”Ÿç”¢æ™‚ä½ | å–®ä½æˆæœ¬è¼ƒé«˜ |
| **ä¸Šå¸‚æ™‚é–“** | æ•¸æœˆï¼ˆè£½é€ ï¼‰| æ•¸å¤©/æ•¸é€± |
| **æ•ˆèƒ½** | æœ€é«˜ï¼ˆå®¢è£½æœ€ä½³åŒ–ï¼‰| è¼ƒä½ï¼ˆrouting é–‹éŠ·ï¼‰|
| **åŠŸè€—æ•ˆç‡** | æœ€ä½³ | åŠŸè€—è¼ƒé«˜ |
| **æ‡‰ç”¨** | é‡ç”¢ã€é«˜æ•ˆèƒ½ | åŸå‹è¨­è¨ˆã€ä½é‡ã€å½ˆæ€§ |

---

## FPGA

> **FPGA é¢è©¦çš„é‡é»** é›–ç„¶è¨±å¤šæ•¸ä½ IC è¨­è¨ˆè·ä½ä»¥ ASIC ç‚ºä¸»ï¼Œä½† FPGA çŸ¥è­˜åœ¨é¢è©¦ä¸­åŒæ¨£é‡è¦ã€‚åŸå› æ˜¯ï¼š(1) è¨±å¤šå…¬å¸ä½¿ç”¨ FPGA é€²è¡Œ ASIC åŸå‹é©—è­‰ï¼›(2) ç†è§£ FPGA æ¶æ§‹ï¼ˆLUTã€Block RAMã€DSP slicesï¼‰æœ‰åŠ©æ–¼å¯«å‡ºæ›´å¯ç¶œåˆçš„ RTL codeï¼›(3) FPGA æ™‚åºç´„æŸï¼ˆèˆ‡ SDC é¡ä¼¼ï¼‰æ˜¯å¯¦å‹™æŠ€èƒ½ã€‚å¸¸è¦‹çš„é¢è©¦å•é¡ŒåŒ…æ‹¬ï¼šFPGA èˆ‡ CPLD çš„å·®ç•°ã€LUT å¦‚ä½•å¯¦ç¾çµ„åˆé‚è¼¯ã€ç‚ºä½• FPGA éœ€è¦é…ç½®è¼‰å…¥ã€‚

### **FPGA vs CPLD**

| é¢å‘ | FPGA | CPLD |
|--------|------|------|
| **æ¶æ§‹** | LUT-basedï¼ˆLook-Up Tablesï¼‰| Product-term basedï¼ˆAND-OR arraysï¼‰|
| **ç²’åº¦** | Fine-grainedï¼ˆè¨±å¤šå°é‚è¼¯å€å¡Šï¼‰| Coarse-grainedï¼ˆè¼ƒå°‘å¤§å€å¡Šï¼‰|
| **å¯†åº¦** | é«˜ï¼ˆ100K+ logic elementsï¼‰| ä½ï¼ˆç´„è‡³ 10K gatesï¼‰|
| **å„²å­˜** | SRAM-basedï¼ˆvolatileï¼‰| EEPROM/Flashï¼ˆnon-volatileï¼‰|
| **é–‹æ©Ÿ** | éœ€è¦è¼‰å…¥é…ç½® | å³æ™‚é–‹æ©Ÿæ“ä½œ |
| **æ™‚åº** | å¯è®Šï¼ˆå–æ±ºæ–¼ routingï¼‰| å¯é æ¸¬ï¼ˆå›ºå®š interconnectï¼‰|
| **æœ€é©ç”¨æ–¼** | è¤‡é›œæ¼”ç®—æ³•ã€DSPã€é«˜é€Ÿ | Control logicã€glue logicã€state machines |
| **åŠŸè€—** | è¼ƒé«˜ï¼ˆSRAM leakageï¼‰| è¼ƒä½ |
| **æˆæœ¬** | è¼ƒé«˜ | è¼ƒä½ |

**ä½•æ™‚ä½¿ç”¨ FPGA:**

FPGA åœ¨éœ€è¦é«˜é‚è¼¯å¯†åº¦ã€è¤‡é›œæ¼”ç®—æ³•æˆ–é »ç¹è¨­è¨ˆæ›´æ–°çš„æ‡‰ç”¨ä¸­è¡¨ç¾å“è¶Šã€‚å…¶ LUT-based æ¶æ§‹èƒ½æœ‰æ•ˆå¯¦ç¾ä»»ä½•çµ„åˆå‡½å¼ï¼Œè€Œè±å¯Œçš„ registers å’ŒåµŒå…¥å¼å€å¡Šæ”¯æ´è¤‡é›œè¨­è¨ˆã€‚

- è¤‡é›œçš„æ•¸ä½è¨Šè™Ÿè™•ç†
- é«˜é€Ÿä»‹é¢ï¼ˆPCIeã€DDRï¼‰
- ASIC è¨­è¨ˆçš„åŸå‹é©—è­‰
- éœ€è¦åµŒå…¥å¼è™•ç†å™¨çš„æ‡‰ç”¨

**ä½•æ™‚ä½¿ç”¨ CPLD:**

CPLD é©åˆè¼ƒç°¡å–®çš„æ‡‰ç”¨ï¼Œå…¶ä¸­ç¢ºå®šæ€§æ™‚åºå’Œå³æ™‚é–‹æ©Ÿæ“ä½œè‡³é—œé‡è¦ã€‚å…¶ non-volatile å„²å­˜æ„å‘³è‘—è¨­è¨ˆåœ¨é–‹æ©Ÿå¾Œç«‹å³å¯ç”¨ï¼Œç„¡éœ€é…ç½®è¼‰å…¥ã€‚

- ç°¡å–®çš„ control logic
- Boot sequencing
- Level shifting / voltage translation
- éœ€è¦å³æ™‚é–‹æ©Ÿçš„æ‡‰ç”¨

### **FPGA æ¶æ§‹**

ç¾ä»£ FPGA ä»¥å¯é…ç½®é‚è¼¯å€å¡Šçš„é™£åˆ—çµ„ç¹”ï¼Œå‘¨åœç’°ç¹å¯ç¨‹å¼åŒ– I/Oï¼Œä¸¦é€ééšå±¤å¼ routing ç¶²è·¯äº’é€£ã€‚æ­¤æ¶æ§‹é€éç¨‹å¼åŒ–é‚è¼¯å‡½å¼ã€è¨˜æ†¶é«”å…§å®¹å’Œ routing é€£æ¥ï¼Œèƒ½å¯¦ç¾å¹¾ä¹ä»»ä½•æ•¸ä½é›»è·¯ã€‚ç†è§£ FPGA èƒ½åŠ›çš„é—œéµåœ¨æ–¼äº†è§£æ¯ç¨®å…ƒä»¶é¡å‹å¦‚ä½•è²¢ç»æ–¼æ•´é«”è¨­è¨ˆã€‚

| å…ƒä»¶ | æè¿° |
|-----------|-------------|
| **IOB (I/O Block)** | é©ç”¨å„ç¨®é›»æ°£æ¨™æº–çš„å¯ç¨‹å¼åŒ– I/O å–®å…ƒ |
| **CLB (Configurable Logic Block)** | åŸºæœ¬é‚è¼¯å–®å…ƒ = LUT + Register |
| **Clock Resources** | PLLsã€global/regional clock trees |
| **Routing Resources** | è¨Šè™Ÿ routing çš„ interconnect |
| **Block RAM** | åµŒå…¥å¼è¨˜æ†¶é«”å€å¡Š |
| **Hard IP** | DSP blocksã€SerDesã€åµŒå…¥å¼è™•ç†å™¨ |

#### **CLB (Configurable Logic Block)**

Configurable Logic Block æ˜¯ FPGA ä¸­çš„åŸºæœ¬é‹ç®—å…ƒä»¶ã€‚æ¯å€‹ CLB å¯é€éå…¶ Look-Up Tablesï¼ˆLUTsï¼‰å¯¦ç¾ä»»æ„çµ„åˆé‚è¼¯ï¼Œä¸¦é€éå…¶ flip-flops å¯¦ç¾å¾ªåºé‚è¼¯ã€‚åœ¨å–®ä¸€å€å¡Šä¸­çµåˆå¯ç¨‹å¼åŒ–é‚è¼¯å’Œå„²å­˜ï¼Œèƒ½æœ‰æ•ˆå¯¦ç¾ datapath å’Œ control logicã€‚

æ¯å€‹ CLB åŒ…å«ï¼š
- **LUT (Look-Up Table)**: å¯¦ç¾çµ„åˆé‚è¼¯ï¼ˆé€šå¸¸ 4-6 è¼¸å…¥ï¼‰
- **Flip-flops/Registers**: å¯é…ç½®ç‚º Dã€Tã€JK æˆ– SR é¡å‹
- **Carry chain**: å¿«é€Ÿç®—è¡“é‹ç®—
- **MUX**: è¼¸å‡ºé¸æ“‡

**LUT é‹ä½œåŸç†:**
- 4 è¼¸å…¥ LUT åœ¨ SRAM ä¸­å„²å­˜ 2â´ = 16 bits
- å¯å¯¦ç¾ä»»ä½• 4 è¼¸å…¥å¸ƒæ—å‡½å¼
- è¼ƒå¤§å‡½å¼ä½¿ç”¨å¤šå€‹ LUT é…åˆ routing

**LUT ç¯„ä¾‹ï¼ˆ2 è¼¸å…¥ AND é–˜ï¼šY = AÂ·Bï¼‰:**
```
è¼¸å…¥ä½œç‚º SRAM ä½ç½®çš„ä½å€ï¼›å„²å­˜çš„å€¼å³ç‚ºè¼¸å‡ºã€‚

ä½å€ (BA)    | SRAM å…§å®¹    | è¼¸å‡º Y
-------------|--------------|----------
    00       |      0       |    0
    01       |      0       |    0
    10       |      0       |    0
    11       |      1       |    1

LUT ç¨‹å¼åŒ–ç‚ºï¼š0001ï¼ˆbinaryï¼‰= AND çš„çœŸå€¼è¡¨
```

**ç‚ºä½• LUT å¼·å¤§:** ç›¸åŒç¡¬é«”é€éæ”¹è®Š SRAM å…§å®¹å¯å¯¦ç¾ä»»ä½• 4 è¼¸å…¥å‡½å¼ã€‚XORã€MUXã€comparator - å…¨éƒ½ä½¿ç”¨ç›¸åŒçš„ LUT çµæ§‹ã€‚

#### **I/O Block (IOB)**

I/O Blocks æä¾› FPGA å…§éƒ¨é‚è¼¯èˆ‡å¤–éƒ¨ä¸–ç•Œä¹‹é–“çš„ä»‹é¢ã€‚æ¯å€‹ IOB å¯é…ç½®æ”¯æ´å„ç¨®é›»å£“ä½æº–å’Œä¿¡è™Ÿæ¨™æº–ï¼Œèƒ½ç›´æ¥é€£æ¥å„ç¨®å¤–éƒ¨è£ç½®è€Œç„¡éœ€ä½æº–è½‰æ›é›»è·¯ã€‚Registered I/O è·¯å¾‘é€éåœ¨æ™¶ç‰‡é‚Šç•Œæ”¾ç½® flip-flops ä¾†æ”¹å–„æ™‚åºã€‚

æ¯å€‹ I/O element åŒ…å«ï¼š
- Input register
- Output register
- Output enable register
- å¯ç¨‹å¼åŒ– pull-up/pull-down
- å¯é…ç½®ç‚ºï¼šLVDSã€LVCMOSã€SSTLã€HSTL ç­‰

#### **Routing Resources**

å¯ç¨‹å¼åŒ– interconnect ä½”ç”¨ FPGA çŸ½é¢ç©çš„å¤§éƒ¨åˆ†ä¸¦é¡¯è‘—å½±éŸ¿æ™‚åºã€‚Routing ä»¥éšå±¤æ–¹å¼çµ„ç¹”ï¼šç›¸é„°å€å¡Šçš„å¿«é€Ÿæœ¬åœ°é€£æ¥ã€ä¸­è·é›¢çš„è¼ƒé•·åˆ†æ®µç·šè·¯ï¼Œä»¥åŠ clocks å’Œ resets çš„å°ˆç”¨å…¨åŸŸç¶²è·¯ã€‚Routing æ¶æ§‹æ±ºå®šé‚è¼¯äº’é€£çš„æ•ˆç‡ï¼Œä¸”å¸¸é™åˆ¶å¯é”æˆçš„ clock é »ç‡ã€‚

| é¡å‹ | æè¿° |
|------|-------------|
| **Global routing** | clock å’Œ reset è¨Šè™Ÿçš„å°ˆç”¨ç·šè·¯ |
| **Long lines** | Bank é–“è¨Šè™Ÿ routing |
| **Short lines** | ç›¸é„°é‚è¼¯å–®å…ƒé€£æ¥ |
| **Row connections (R4, R24)** | Row å…§æ°´å¹³ routing |
| **Column connections (C4, C16)** | Column å…§å‚ç›´ routing |

#### **Clock Resources**

Clock distribution å° FPGA æ•ˆèƒ½å’Œå¯é æ€§è‡³é—œé‡è¦ã€‚FPGA æä¾›èˆ‡ä¸€èˆ¬ routing åˆ†é–‹çš„å°ˆç”¨ä½ skew clock ç¶²è·¯ï¼Œä»¥ç¢ºä¿æ‰€æœ‰ flip-flops åœ¨åš´æ ¼çš„æ™‚åºç¯„åœå…§çœ‹åˆ° clock edgesã€‚å¤šå±¤ clock ç¶²è·¯å…è¨±è¨­è¨ˆå¸«åœ¨å…¨åŸŸè¦†è“‹ï¼ˆæ‰€æœ‰é‚è¼¯ï¼‰å’Œå€åŸŸæ•ˆèƒ½ï¼ˆç‰¹å®šå€åŸŸï¼‰ä¹‹é–“å–å¾—å¹³è¡¡ã€‚

| å±¤ç´š | æè¿° |
|-------|-------------|
| **Global clock** | å°ˆç”¨ CLK pins â†’ global clock tree â†’ æ‰€æœ‰ FFs |
| **Regional clock** | clock regions çš„ BUFR buffers |
| **I/O clock** | SerDes/DDR interfaces çš„æœ¬åœ° clocks |

**PLL (Phase-Locked Loop):**

PLL æ˜¯æ“æ§è¼¸å…¥ clock è¨Šè™Ÿä»¥ç”¢ç”Ÿç²¾ç¢ºæ§åˆ¶è¼¸å‡º clocks çš„é‡è¦ clock ç®¡ç†è³‡æºã€‚å®ƒå€‘ä½¿ç”¨å›æˆè¿´è·¯é–å®šè¼¸å…¥åƒè€ƒï¼Œä¸¦èƒ½å¾å–®ä¸€è¼¸å…¥åˆæˆå¤šå€‹è¡ç”Ÿ clocksã€‚

- é »ç‡å€å¢/é™¤é »
- Phase shifting
- Duty cycle æ ¡æ­£
- Clock deskewing

#### **Embedded Memory (Block RAM)**

Block RAMs æ˜¯åµŒå…¥åœ¨æ•´å€‹ FPGA fabric ä¸­çš„å°ˆç”¨è¨˜æ†¶é«”è³‡æºã€‚ä¸åŒæ–¼ distributed RAMï¼ˆåœ¨ LUTs ä¸­å¯¦ç¾ï¼‰ï¼ŒBlock RAMs æä¾›æ›´å¤§ã€æ›´çœé›»çš„å„²å­˜ï¼Œä¸¦å…·æœ‰å°ˆç”¨ read/write portsã€‚å®ƒå€‘å¯é…ç½®ç‚ºå„ç¨®å¯¬åº¦å’Œæ·±åº¦ä»¥ç¬¦åˆæ‡‰ç”¨éœ€æ±‚ï¼Œå¾çª„è€Œæ·±çš„ FIFOs åˆ°å¯¬è€Œæ·ºçš„ register filesã€‚

| æ¨¡å¼ | æè¿° |
|------|-------------|
| **Single-port RAM** | ä¸€å€‹ read/write port |
| **Simple dual-port** | ä¸€å€‹ read portï¼Œä¸€å€‹ write port |
| **True dual-port** | å…©å€‹ç¨ç«‹çš„ read/write ports |
| **ROM** | å…·æœ‰åˆå§‹åŒ–è³‡æ–™çš„å”¯è®€ |
| **FIFO** | First-in-first-out buffer |
| **Shift register** | ä¸²åˆ—è³‡æ–™å„²å­˜ |

### **FPGA é…ç½®æ¨¡å¼**

FPGA é…ç½®è³‡æ–™å¿…é ˆåœ¨æ¯æ¬¡é–‹æ©Ÿæ™‚è¼‰å…¥ï¼ˆvolatile SRAM-basedï¼‰ã€‚

#### **JTAG Configuration**

JTAGï¼ˆIEEE 1149.1ï¼‰æ˜¯åŸæœ¬è¨­è¨ˆç”¨æ–¼æ¿ç´šæ¸¬è©¦çš„æ¨™æº–ä»‹é¢ï¼Œä½†å»£æ³›ç”¨æ–¼ FPGA é…ç½®å’Œé™¤éŒ¯ã€‚å®ƒé€éç°¡å–®çš„ 4-wire ä»‹é¢ç›´æ¥å­˜å–é…ç½®è¨˜æ†¶é«”ï¼Œéå¸¸é©åˆå¿«é€Ÿè¿­ä»£æ¯”é…ç½®é€Ÿåº¦æ›´é‡è¦çš„é–‹ç™¼ç’°å¢ƒã€‚

| è¨Šè™Ÿ | æ–¹å‘ | æè¿° |
|--------|-----------|-------------|
| **TDI** | Input | Test Data In |
| **TDO** | Output | Test Data Out |
| **TMS** | Input | Test Mode Select |
| **TCK** | Input | Test Clock |
| **TRST** | Input | Test Resetï¼ˆå¯é¸ï¼Œè‹¥ä¸ä½¿ç”¨å‰‡æ¥ GNDï¼‰|

**ä½¿ç”¨å ´æ™¯:** é–‹ç™¼ã€é™¤éŒ¯ã€boundary scan testingã€‚

#### **Master Mode**

FPGA æ§åˆ¶é…ç½®æµç¨‹ä¸¦æä¾› clock çµ¦å¤–éƒ¨è¨˜æ†¶é«”ã€‚

| æ¨¡å¼ | æè¿° | é€Ÿåº¦ |
|------|-------------|-------|
| **Master Serial (AS)** | FPGA å¾ serial flash é€ bit è®€å– | è¼ƒæ…¢ |
| **Master Parallel** | FPGA æ¯ cycle å¾ parallel flash è®€å– 8+ bits | è¼ƒå¿« |

#### **Slave Mode**

å¤–éƒ¨è™•ç†å™¨/æ§åˆ¶å™¨ç®¡ç†é…ç½®ã€‚

| æ¨¡å¼ | æè¿° | ä½¿ç”¨å ´æ™¯ |
|------|-------------|----------|
| **Slave Parallel** | è™•ç†å™¨å¯«å…¥ 8-bit è³‡æ–™ | è™•ç†å™¨æ§åˆ¶çš„é–‹æ©Ÿ |
| **Slave Serial** | è™•ç†å™¨ç™¼é€ serial bitstream | Pin å—é™çš„è¨­è¨ˆ |

#### **Multi-Chip Cascade**

å¤šå€‹ FPGA å…±äº«å–®ä¸€é…ç½®è¨˜æ†¶é«”ï¼š
- ç¬¬ä¸€å€‹ FPGA ç‚º **Master** mode
- å¾ŒçºŒ FPGA ç‚º **Slave** mode
- é€éé…ç½® pins çš„ daisy-chain é€£æ¥
- æ¸›å°‘è¨˜æ†¶é«”æ™¶ç‰‡æ•¸é‡

**æ¨¡å¼é¸æ“‡:**
- é€šå¸¸ç”± 3 å€‹ MSEL pins æ±ºå®šé…ç½®æ¨¡å¼
- åœ¨é–‹æ©Ÿå‰æˆ– reset æœŸé–“è¨­å®š

---

## åˆæˆ

> **åˆæˆæ˜¯ RTL èˆ‡å¯¦é«”è¨­è¨ˆçš„æ©‹æ¨‘** åˆæˆï¼ˆSynthesisï¼‰å°‡ RTL æè¿°è½‰æ›ç‚º gate-level netlistï¼Œæ˜¯è¨­è¨ˆæµç¨‹ä¸­æ‰¿å…ˆå•Ÿå¾Œçš„é—œéµæ­¥é©Ÿã€‚åˆæˆå·¥å…·éœ€è¦ä¸‰é …ä¸»è¦è¼¸å…¥ï¼š(1) RTL codeï¼ˆè¨­è¨ˆåŠŸèƒ½ï¼‰ï¼›(2) Technology libraryï¼ˆ.lib/.dbï¼Œæè¿° standard cells çš„ç‰¹æ€§ï¼‰ï¼›(3) SDC constraintsï¼ˆæ™‚åºã€é¢ç©ã€åŠŸè€—ç›®æ¨™ï¼‰ã€‚è¼¸å‡ºæ˜¯ç¬¦åˆ constraints çš„ gate-level netlistï¼Œå¯äº¤çµ¦å¾Œç«¯å·¥å…·é€²è¡Œ place and routeã€‚

**æœ¬ç« èˆ‡å…¶ä»–æ¦‚å¿µçš„é—œè¯ï¼š**
- **Technology Library** å®šç¾©äº† PVT cornersï¼Œèˆ‡ STA ä¸­çš„ timing analysis ç›´æ¥ç›¸é—œ
- **SDC Constraints** åŒ…å« clock å®šç¾©ã€false pathsã€multicycle pathsâ€”â€”é€™äº›éƒ½æ˜¯å‰é¢ STA ç« ç¯€è¨è«–çš„æ¦‚å¿µ
- **Clock Gating** æ˜¯åˆæˆéšæ®µè‡ªå‹•æ’å…¥çš„ä½åŠŸè€—å„ªåŒ–ï¼Œèˆ‡ä½åŠŸè€—è¨­è¨ˆç« ç¯€å‘¼æ‡‰

### **Technology library**

Technology libraryï¼ˆ.lib/.db æª”æ¡ˆï¼‰åŒ…å« standard cell çš„ timingã€power å’Œé¢ç©ç‰¹æ€§è³‡æ–™ã€‚ç”±æ–¼ transistor è¡Œç‚ºæœƒéš¨è£½ç¨‹ã€ä¾›æ‡‰é›»å£“å’Œæ“ä½œæº«åº¦è€Œè®ŠåŒ–ï¼Œcell éœ€åœ¨å¤šå€‹ PVTï¼ˆProcessã€Voltageã€Temperatureï¼‰corner ä¸‹é€²è¡Œç‰¹æ€§åŒ–ã€‚é‡å°ä¸åŒåˆ†ææƒ…å¢ƒä½¿ç”¨é©ç•¶çš„ libraryï¼Œå¯ç¢ºä¿è¨­è¨ˆåœ¨æ‰€æœ‰æ“ä½œæ¢ä»¶ä¸‹æ­£å¸¸é‹ä½œã€‚

| Library | Process | Voltage | Temperature | Use Case |
|---------|---------|---------|-------------|----------|
| **fast.db** | Fast | High | Low | Hold time analysis (best case) |
| **slow.db** | Slow | Low | High | Setup time analysis (worst case) |
| **typical.db** | Typical | Nominal | Nominal | Functional verification |

### **Liberty File Format (.lib)**

Liberty format æ˜¯ç”± Synopsys é–‹ç™¼çš„æ¥­ç•Œæ¨™æº– ASCII æ ¼å¼ï¼Œæè¿° standard cell çš„ç‰¹æ€§åŒ– timingã€power å’Œ noise è³‡æ–™ã€‚å®ƒå° synthesis å’Œ place-and-route å·¥å…·éƒ½æ˜¯å¿…è¦çš„ã€‚

**Liberty æª”æ¡ˆåŒ…å«å…§å®¹:**

| é¡åˆ¥ | è³‡è¨Š |
|----------|-------------|
| **Cell Information** | Areaã€functionã€pin definitions |
| **Timing Data** | Delayã€transition timeã€setup/holdã€recovery/removal |
| **Power Data** | Dynamic powerã€leakage powerã€internal power |
| **Noise Data** | Output noiseã€noise immunity |
| **Operating Conditions** | Processã€voltageã€temperature (PVT) corners |

**æ¯å€‹ Library çš„å¤šå€‹ Liberty æª”æ¡ˆ:**

åŒä¸€ cell library å¸¸æœ‰å¤šå€‹ liberty files - æ¯å€‹ PVT corner å„ä¸€å€‹ï¼š

| Library | Process | Voltage | Temperature | Use Case |
|---------|---------|---------|-------------|----------|
| **ss_0p9v_125c.lib** | Slow | 0.9V | 125Â°C | Setup analysis (worst) |
| **ff_1p1v_m40c.lib** | Fast | 1.1V | -40Â°C | Hold analysis (best) |
| **tt_1p0v_25c.lib** | Typical | 1.0V | 25Â°C | Nominal analysis |

**Delay Models: NLDM vs CCS**

| Model | Description | Accuracy | Runtime |
|-------|-------------|----------|---------|
| **NLDM** | Non-Linear Delay Model (voltage source) | Good | Fast |
| **CCS** | Composite Current Source model | Higher | Slower |

CCS æ¯” NLDM voltage-based models æ›´æº–ç¢ºåœ°å»ºæ¨¡é›»æµæ³¢å½¢ï¼Œé€™å°å…ˆé€²è£½ç¨‹ç¯€é»è‡³é—œé‡è¦ï¼Œå› ç‚ºæ³¢å½¢æ•ˆæ‡‰é¡¯è‘—å½±éŸ¿ timingã€‚

**Liberty æª”æ¡ˆçµæ§‹:**

```
library (my_lib) {
  /* Library attributes */
  delay_model : table_lookup;
  time_unit : "1ns";
  voltage_unit : "1V";
  current_unit : "1mA";
  capacitive_load_unit (1, pf);

  /* Operating conditions */
  operating_conditions (slow) {
    process : 1.0;
    voltage : 0.9;
    temperature : 125;
  }

  /* Cell definition */
  cell (INV_X1) {
    area : 1.2;
    cell_leakage_power : 0.05;

    pin (A) {
      direction : input;
      capacitance : 0.002;
    }

    pin (Y) {
      direction : output;
      function : "!A";

      timing () {
        related_pin : "A";
        timing_sense : negative_unate;

        /* 2D lookup table: input_transition x output_load */
        cell_rise (delay_template_7x7) {
          index_1 ("0.01, 0.02, 0.05, 0.1, 0.2, 0.5, 1.0");  /* slew */
          index_2 ("0.001, 0.005, 0.01, 0.02, 0.05, 0.1, 0.2"); /* load */
          values ( \
            "0.02, 0.03, 0.04, ...", \
            "0.03, 0.04, 0.05, ...", \
            ...
          );
        }
      }
    }
  }
}
```

**é—œéµ Timing é‡æ¸¬:**

```
Delay é‡æ¸¬é»ï¼ˆé è¨­ï¼‰ï¼š
  - Input:  transition çš„ 50%
  - Output: transition çš„ 50%

Transitionï¼ˆslewï¼‰é‡æ¸¬ï¼š
  - Rise: VDD çš„ 10% è‡³ 90%
  - Fall: VDD çš„ 90% è‡³ 10%
  ï¼ˆå¯èƒ½æ˜¯ 20%-80% æˆ– 30%-70%ï¼Œå–æ±ºæ–¼ foundryï¼‰
```

**Look-Up Tableï¼ˆLUTï¼‰å…§æ’:**

Cell delay ä½œç‚ºè¼¸å…¥ transition timeï¼ˆslewï¼‰å’Œè¼¸å‡ºé›»å®¹è² è¼‰çš„å‡½å¼ä¾†ç‰¹æ€§åŒ–ï¼š

```
delay = f(input_slew, output_load)

LUT æä¾›é›¢æ•£å€¼ï¼›å·¥å…·å°å¯¦éš›æ¢ä»¶é€²è¡Œå…§æ’ï¼š
- è‹¥å¯¦éš›å€¼åœ¨è¡¨æ ¼ç¯„åœå…§ï¼šå…§æ’
- è‹¥å¯¦éš›å€¼è¶…å‡ºè¡¨æ ¼ç¯„åœï¼šå¤–æ’ï¼ˆè¼ƒä¸æº–ç¢ºï¼‰
```

**Timing Arcs:**

| Arc é¡å‹ | æè¿° |
|----------|-------------|
| **Combinational** | é€šé logic cell çš„ input-to-output delay |
| **Sequential Setup** | åœ¨ clock edge çš„ setup time æª¢æŸ¥ |
| **Sequential Hold** | åœ¨ clock edge çš„ hold time æª¢æŸ¥ |
| **Recovery** | Async è¨Šè™Ÿé‡‹æ”¾åˆ° clock edge |
| **Removal** | Clock edge åˆ° async è¨Šè™Ÿ assertion |

### **æœªå®šç¾©çš„ Interconnect**
å¯é€é wire load model è§£æ±º

### **Delay Models**

Delay models è¡¨ç¤ºåœ¨ timing analysis æœŸé–“å¦‚ä½•è¨ˆç®—è¨Šè™Ÿå‚³æ’­æ™‚é–“ã€‚æ¨¡å‹çš„é¸æ“‡å½±éŸ¿æº–ç¢ºæ€§å’ŒåŸ·è¡Œæ™‚é–“ã€‚åœ¨è¨­è¨ˆæµç¨‹æ—©æœŸï¼Œè¼ƒç°¡å–®çš„æ¨¡å‹æä¾›å¿«é€Ÿå›é¥‹ï¼›éš¨è‘—è¨­è¨ˆæˆç†Ÿå’Œ layout è³‡è¨Šå¯ç”¨ï¼Œæ›´æº–ç¢ºçš„æ¨¡å‹ç¢ºä¿å¯é çš„ timing closureã€‚

| æ¨¡å‹ | æè¿° | æº–ç¢ºæ€§ | ä½¿ç”¨å ´æ™¯ |
|-------|-------------|----------|----------|
| **Lumped** | æ¯å€‹ gate å–®ä¸€ delay å€¼ | ä½ | å¿«é€Ÿä¼°ç®— |
| **Distributed** | åŸºæ–¼ fanout/load çš„æ¯ gate delay | ä¸­ | æ—©æœŸåˆæˆ |
| **Module-path** | æŒ‡å®š block delaysï¼ˆSDFï¼‰| é«˜ | Timing-critical è¨­è¨ˆ |

### **SDF æª”æ¡ˆæ ¼å¼**

**SDFï¼ˆStandard Delay Formatï¼‰** åŒ…å« post-synthesis/post-layout simulation çš„ timing è³‡è¨Šã€‚

**Delay æ ¼å¼:** `(min:typ:max)`

| å€¼ | æè¿° | ä½¿ç”¨å ´æ™¯ |
|-------|-------------|----------|
| **min** | Best-case delayï¼ˆfast cornerï¼‰| Hold time analysis |
| **typ** | Typical delayï¼ˆnominal cornerï¼‰| Functional verification |
| **max** | Worst-case delayï¼ˆslow cornerï¼‰| Setup time analysis |

**SDF æª”æ¡ˆå…§å®¹:**

```
(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "my_design")
  (INSTANCE top)
  (CELL
    (CELLTYPE "AND2")
    (INSTANCE U1)
    (DELAY
      (ABSOLUTE
        (IOPATH A Y (0.1:0.2:0.3) (0.1:0.2:0.3))  // rise:fall
        (IOPATH B Y (0.1:0.2:0.3) (0.1:0.2:0.3))
      )
    )
  )
  (INTERCONNECT net1 net2 (0.05:0.1:0.15))  // wire delay
)
```

**é—œéµ SDF çµæ§‹:**

| çµæ§‹ | æè¿° |
|-----------|-------------|
| **IOPATH** | Cell input-to-output delay |
| **INTERCONNECT** | Cells ä¹‹é–“çš„ wire/net delay |
| **SETUPHOLD** | Setup å’Œ hold timing æª¢æŸ¥ |
| **PERIOD** | Clock period constraint |
| **WIDTH** | æœ€å° pulse width |

**åœ¨ Simulation ä¸­çš„ä½¿ç”¨:**
```tcl
# Verilog simulation with SDF back-annotation
vcs design.v -sdf max:top:timing.sdf
```

### **SDC Constraints**

**SDCï¼ˆSynopsys Design Constraintsï¼‰** æ˜¯æŒ‡å®š timingã€power å’Œ area constraints çš„æ¥­ç•Œæ¨™æº–æ ¼å¼ã€‚SDC æª”æ¡ˆå¼•å° synthesis å’Œ place-and-route å·¥å…·é”åˆ°è¨­è¨ˆè¦æ ¼ã€‚

**åŸºæœ¬ Clock å®šç¾©:**

```tcl
# Basic clock definition
create_clock -name sys_clk -period 10.0 [get_ports clk]

# Clock with specific waveform (rise at 0, fall at 4ns)
create_clock -name fast_clk -period 8.0 -waveform {0 4} [get_ports clk2]

# Virtual clock (for I/O constraints, no physical port)
create_clock -name virt_clk -period 10.0
```

**Clock Uncertainty:**

```tcl
# Setup and hold uncertainty
set_clock_uncertainty -setup 0.3 [get_clocks sys_clk]
set_clock_uncertainty -hold 0.1 [get_clocks sys_clk]

# Inter-clock uncertainty
set_clock_uncertainty -from [get_clocks clk_a] -to [get_clocks clk_b] 0.5
```

**å¸¸ç”¨ SDC æŒ‡ä»¤:**

| æŒ‡ä»¤ | ç›®çš„ | ç¯„ä¾‹ |
|---------|---------|---------|
| `create_clock` | å®šç¾© clock source å’Œ period | `create_clock -period 10 [get_ports clk]` |
| `create_generated_clock` | å®šç¾©è¡ç”Ÿ clocks | `create_generated_clock -divide_by 2 -source clk` |
| `set_input_delay` | ç´„æŸè¼¸å…¥åˆ°é”æ™‚é–“ | `set_input_delay -clock clk 3.0 [get_ports din]` |
| `set_output_delay` | ç´„æŸè¼¸å‡ºéœ€æ±‚æ™‚é–“ | `set_output_delay -clock clk 2.5 [get_ports dout]` |
| `set_false_path` | æ¨™è¨˜è·¯å¾‘ç‚ºä¸è¨ˆæ™‚ | `set_false_path -from clkA -to clkB` |
| `set_multicycle_path` | å…è¨±å¤šé€±æœŸ | `set_multicycle_path 2 -setup -from [get_pins */Q]` |
| `set_max_delay` | ç´„æŸçµ„åˆè·¯å¾‘ | `set_max_delay 5.0 -from A -to B` |

**Generated Clock ç¯„ä¾‹:**

```tcl
# Divide-by-2 clock
create_generated_clock -name clk_div2 \
    -source [get_ports clk] \
    -divide_by 2 \
    [get_pins div_reg/Q]

# PLL output clock
create_generated_clock -name pll_clk \
    -source [get_pins pll/CLKIN] \
    -multiply_by 3 -divide_by 2 \
    [get_pins pll/CLKOUT]
```

**CDC Constraints:**

```tcl
# Mark asynchronous clock domains as false paths
set_false_path -from [get_clocks clk_a] -to [get_clocks clk_b]
set_false_path -from [get_clocks clk_b] -to [get_clocks clk_a]

# Or use clock groups for bidirectional exclusion
set_clock_groups -asynchronous \
    -group [get_clocks clk_a] \
    -group [get_clocks clk_b]
```

### **Clock gating**
åƒ…åœ¨è³‡æ–™éœ€è¦åˆ‡æ›æ™‚ clock è¨Šè™Ÿæ‰åˆ°é”
â†’ é™ä½å‹•æ…‹åŠŸè€—ï¼ˆå¯ç¯€çœé«˜é” 30-50% åŠŸè€—ï¼‰

**åŠŸè€—æ–¹ç¨‹å¼:**
```
P_dynamic = Î± Ã— C_L Ã— V_DDÂ² Ã— f
```

Clock gating é€éåœç”¨éæ´»å‹• registers çš„ clock ä¾†é™ä½åˆ‡æ›æ´»å‹•ï¼ˆÎ±ï¼‰ã€‚

![Clock gated](https://i.imgur.com/oazpEi2.png)

**å¯¦ä½œæ–¹æ³•:**
1. **AND gate**: ç°¡å–®ä½†æ˜“ç”¢ç”Ÿ glitches
2. **Integrated Clock Gating (ICG) cell**: Latch-basedï¼Œç„¡ glitchï¼ˆè¼ƒä½³ï¼‰

ä½¿ç”¨ AND gate çš„ CG å¯èƒ½å›  enable è¨Šè™Ÿä¸ç©©å®šè€Œç”¢ç”Ÿ glitch
â†’ **Glitch é˜²æ­¢**: Enable ç”±<span style="color:red">è² ç·£ clk çš„ latch</span> ç”¢ç”Ÿ
![Glitch prevention](https://i.imgur.com/WfrnP41.png)

**Clock Gating é¡å‹:**

Clock gating å¯ç”±è¨­è¨ˆå¸«æ˜ç¢ºæ’å…¥æˆ–ç”±åˆæˆå·¥å…·è‡ªå‹•æ’å…¥ã€‚è‡ªå‹• clock gating é€šå¸¸èƒ½ä»¥æœ€å°é¢ç©é–‹éŠ·é”æˆ 20-40% åŠŸè€—ç¯€çœã€‚

- **RTL-basedï¼ˆIntent-basedï¼‰**: è¨­è¨ˆå¸«æ˜ç¢ºç·¨å¯« clock gating
- **Tool-generated**: åˆæˆå·¥å…·è­˜åˆ¥å…±äº«ç›¸åŒæ§åˆ¶é‚è¼¯çš„ flip-flops

**ğŸ¯ å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œç‚ºä½•ç”¨ latch-based ICG è€Œé AND gateï¼Ÿã€** | AND gate æœƒç”¢ç”Ÿ glitchï¼Enable åœ¨ clock high æ™‚è®ŠåŒ–æœƒç”¢ç”ŸçŸ­è„ˆè¡ã€‚Latch åœ¨ clock low æ™‚é€æ˜ï¼Œç¢ºä¿ enable åªåœ¨ clock low æ™‚æ”¹è®Š |
| **ã€ŒClock gating ç¯€çœä»€éº¼åŠŸè€—ï¼Ÿã€** | ä¸»è¦ç¯€çœ dynamic powerï¼ˆé™ä½ switching activity Î±ï¼‰ï¼Œå° static/leakage power ç„¡å½±éŸ¿ |
| **ã€ŒPower gating å’Œ clock gating å·®åœ¨å“ªï¼Ÿã€** | Clock gating åªé—œ clockï¼ˆçœ dynamic powerï¼‰ï¼Œpower gating é—œæ‰æ•´å€‹é›»æºï¼ˆçœ dynamic + staticï¼‰ï¼Œä½†éœ€è¦ isolation cells å’Œ retention |
| **ã€ŒICG cell ç‚ºä½•ç”¨ negative-edge latchï¼Ÿã€** | ç¢ºä¿ enable åœ¨ clock ç‚º low æ™‚è¢« sampleï¼Œä½¿ gated clock åªæœƒæœ‰å®Œæ•´çš„ high pulse æˆ–å®Œæ•´çš„ lowï¼Œä¸æœƒæœ‰ glitch |

### **Cross Boundary Optimization**

Cross boundary optimization å…è¨±åˆæˆå·¥å…·è·¨éšå±¤æ¨¡çµ„é‚Šç•Œæœ€ä½³åŒ–é‚è¼¯ã€‚

| é¢å‘ | å•Ÿç”¨ | åœç”¨ |
|--------|---------|----------|
| **æœ€ä½³åŒ–** | è¼ƒå¥½çš„ QoRï¼ˆtimingã€areaï¼‰| é™æ–¼æ¨¡çµ„ç¯„åœ |
| **éšå±¤** | æ”¤å¹³/ä¿®æ”¹ | å®Œå…¨ä¿ç•™ |
| **é™¤éŒ¯** | è¼ƒé›£ï¼ˆçµæ§‹å·²æ”¹è®Šï¼‰| è¼ƒæ˜“ï¼ˆçµæ§‹å®Œæ•´ï¼‰|
| **ECO** | è¼ƒå›°é›£ | è¼ƒå®¹æ˜“ |
| **åŸ·è¡Œæ™‚é–“** | è¼ƒé•· | è¼ƒçŸ­ |

**ä½•æ™‚å•Ÿç”¨:**
- æ•ˆèƒ½é—œéµè¨­è¨ˆ
- é¢ç©å—é™è¨­è¨ˆ
- æœ€çµ‚ tape-out åˆæˆ

**ä½•æ™‚åœç”¨:**
- æ—©æœŸè¨­è¨ˆæ¢ç´¢
- IP blocksï¼ˆä¿ç•™ä»‹é¢ï¼‰
- é©åˆé™¤éŒ¯çš„ netlists
- éšå±¤å¼ ECO éœ€æ±‚

```tcl
# Design Compiler commands
set_boundary_optimization [get_designs block_A] true   # enable
set_boundary_optimization [get_designs block_B] false  # disable
compile_ultra -no_boundary_optimization                 # global disable
```

**å¸¸è¦‹æœ€ä½³åŒ–:**
- è·¨é‚Šç•Œå¸¸æ•¸å‚³æ’­
- å†—é¤˜é‚è¼¯ç§»é™¤
- Buffer/inverter pushing
- ä»‹é¢è™•çš„é‚è¼¯é‡çµ„

## éœæ…‹æ™‚åºåˆ†æ (STA)

> **ç‚ºä½• STA æ˜¯ tapeout çš„é–€æª»ï¼Ÿ** ä¸€é¡†æ™¶ç‰‡èƒ½å¦æ­£å¸¸é‹ä½œï¼Œæœ€çµ‚å–æ±ºæ–¼è¨Šè™Ÿæ˜¯å¦èƒ½åœ¨æ­£ç¢ºçš„æ™‚é–“åˆ°é”æ­£ç¢ºçš„ä½ç½®ã€‚è‹¥è³‡æ–™åœ¨ flip-flop capture ä¹‹å‰æ²’æœ‰ç©©å®šï¼ˆsetup violationï¼‰ï¼Œæˆ–åœ¨ capture ä¹‹å¾Œå¤ªå¿«æ”¹è®Šï¼ˆhold violationï¼‰ï¼Œé›»è·¯å°±æœƒç”¢ç”ŸéŒ¯èª¤ç”šè‡³ metastabilityã€‚ç”±æ–¼è£½é€ æ™¶ç‰‡çš„æˆæœ¬æ¥µé«˜ï¼ˆå…ˆé€²è£½ç¨‹çš„ mask è²»ç”¨å¯é”æ•¸ç™¾è¬ç¾å…ƒï¼‰ï¼Œä»»ä½• timing å•é¡Œéƒ½å¯èƒ½å°è‡´æ•´æ‰¹æ™¶ç‰‡å ±å»¢ã€‚å› æ­¤ï¼Œ**timing closure**â€”â€”ç¢ºä¿è¨­è¨ˆåœ¨æ‰€æœ‰ PVT corners ä¸‹éƒ½ç¬¦åˆæ™‚åºè¦æ±‚â€”â€”æ˜¯ tapeout å‰çš„å¿…è¦æ¢ä»¶ã€‚STA æ˜¯é”æˆ timing closure çš„æ ¸å¿ƒå·¥å…·ã€‚

**æœ¬ç« æ¦‚è¦½ï¼š** æˆ‘å€‘å°‡å¾ STA çš„åŸºæœ¬åŸç†é–‹å§‹ï¼ˆèˆ‡ DTA çš„æ¯”è¼ƒï¼‰ï¼Œæ¥è‘—æ·±å…¥ setup/hold æª¢æŸ¥çš„æ©Ÿåˆ¶ï¼Œç„¶å¾Œè¨è«–å¯¦å‹™ä¸­çš„æŒ‘æˆ°ï¼ˆOCVã€jitterã€CPPRï¼‰ï¼Œæœ€å¾Œä»‹ç´¹å¦‚ä½•ä¿®å¾© timing violationsã€‚é€™äº›æ¦‚å¿µç’°ç’°ç›¸æ‰£ï¼šç†è§£ setup/hold æ‰èƒ½ç†è§£ç‚ºä½•éœ€è¦ OCV deratingï¼›ç†è§£ OCV æ‰èƒ½ç†è§£ç‚ºä½•éœ€è¦ CPPRã€‚

### **DTA v.s. STA**

| é¢å‘ | DTAï¼ˆDynamicï¼‰| STAï¼ˆStaticï¼‰|
|--------|---------------|--------------|
| **æ–¹æ³•** | ä½¿ç”¨ test vectors + SDF çš„ simulation | éæ­·æ‰€æœ‰ timing paths |
| **è¼¸å…¥éœ€æ±‚** | Test vectors/stimuli | åƒ… constraints |
| **æ¶µè“‹ç¯„åœ** | å–æ±ºæ–¼æ¸¬è©¦å“è³ª | æ‰€æœ‰è·¯å¾‘çš†åˆ†æ |
| **é€Ÿåº¦** | éå¸¸æ…¢ | å¿« |
| **è¨˜æ†¶é«”** | é«˜ | ä½ |
| **é›»è·¯é¡å‹** | ä»»ä½•ï¼ˆsync/asyncï¼‰| åƒ… synchronous |
| **å·¥å…·** | VCS, ModelSim, NC-Verilog | PrimeTime, Tempus |

**STA å„ªé»:**

éœæ…‹æ™‚åºåˆ†æä»¥æ•¸å­¸æ–¹å¼è¨ˆç®—æ‰€æœ‰å¯èƒ½çš„ timing pathsï¼Œç„¡éœ€ simulation vectorsã€‚é€™ä½¿å®ƒæ—¢å…¨é¢åˆé«˜æ•ˆï¼Œèƒ½æ•æ‰ simulation å¯èƒ½éºæ¼çš„ timing violationsã€‚

- ä¸éœ€è¼¸å…¥ stimuli
- æ‰¾åˆ°å¹¾ä¹æ‰€æœ‰ critical paths
- åŸ·è¡Œå¿«é€Ÿã€è¨˜æ†¶é«”ä½¿ç”¨ä½
- çª®èˆ‰å¼è·¯å¾‘åˆ†æ

**STA ç¼ºé»:**

STA çš„éœæ…‹ç‰¹æ€§æ„å‘³è‘—å®ƒç„¡æ³•è™•ç†éåŒæ­¥é‚è¼¯æˆ–é©—è­‰åŠŸèƒ½æ­£ç¢ºæ€§ã€‚è¨­è¨ˆå¸«å¿…é ˆä»”ç´°æŒ‡å®šä¸éµå¾ªæ­£å¸¸ timing è¦å‰‡çš„è·¯å¾‘ä¾‹å¤–ã€‚

- åƒ…é©ç”¨åŒæ­¥é›»è·¯
- ç„¡æ³•é©—è­‰åŠŸèƒ½æ€§
- ç‰¹æ®Šæƒ…æ³çš„ constraints è¼ƒè¤‡é›œï¼š
  - False paths
  - Multicycle paths
  - Multiple clock domains

**DTA å„ªé»:**

å‹•æ…‹æ™‚åºåˆ†æä»¥å¯¦éš›å»¶é²æ¨¡æ“¬å¯¦éš›é›»è·¯è¡Œç‚ºï¼Œé©åˆé©—è­‰éåŒæ­¥é‚è¼¯ä¸¦ç¢ºèªåŠŸèƒ½åœ¨ timing constraints ä¸‹ä¿æŒæ­£ç¢ºã€‚

- é©ç”¨æ–¼ä»»ä½•é›»è·¯é¡å‹ï¼ˆåŒ…æ‹¬éåŒæ­¥ï¼‰
- åŒæ™‚é©—è­‰ timing å’ŒåŠŸèƒ½æ€§

**DTA ç¼ºé»:**

åŸºæ–¼ simulation çš„æ–¹æ³•æ„å‘³è‘— DTA çš„å“è³ªå–æ±ºæ–¼ test vectorsã€‚é”æˆå®Œæ•´è·¯å¾‘æ¶µè“‹å¹¾ä¹ä¸å¯èƒ½ï¼Œä¸”åŸ·è¡Œæ™‚é–“éš¨è¨­è¨ˆè¤‡é›œåº¦é¡¯è‘—å¢åŠ ã€‚

- Critical paths å¯èƒ½éºæ¼ï¼ˆå–æ±ºæ–¼ vectorsï¼‰
- Simulation éå¸¸æ…¢
- è¨˜æ†¶é«”å’Œé‹ç®—éœ€æ±‚é«˜

### **Pre-simulation vs Post-simulation**

æ•¸ä½è¨­è¨ˆåœ¨å¤šå€‹éšæ®µé€²è¡Œ simulationï¼Œæ¯å€‹éšæ®µæ­ç¤ºä¸åŒé¡å‹çš„å•é¡Œã€‚Pre-simulationï¼ˆRTLï¼‰å¿«é€Ÿé©—è­‰é‚è¼¯æ­£ç¢ºæ€§ï¼Œè€Œ post-simulationï¼ˆgate-level with SDFï¼‰ç¢ºèªè¨­è¨ˆä»¥å¯¦éš›å»¶é²ç¬¦åˆ timing éœ€æ±‚ã€‚å…©è€…çš†å¿…è¦ï¼špre-simulation åŠæ—©æ•æ‰åŠŸèƒ½æ€§ bugsï¼Œpost-simulation æ•æ‰ timing ç›¸é—œçš„æ•…éšœã€‚

| é¢å‘ | Pre-simulation | Post-simulation |
|--------|----------------|-----------------|
| **éšæ®µ** | åˆæˆå‰ | åˆæˆ/P&R å¾Œ |
| **Netlist** | RTLï¼ˆbehavioralï¼‰| Gate-level |
| **Timing** | ç†æƒ³ï¼ˆunit delay æˆ–ç„¡å»¶é²ï¼‰| ä¾†è‡ª SDF çš„å¯¦éš›å»¶é² |
| **ç›®çš„** | åŠŸèƒ½é©—è­‰ | Timing é©—è­‰ |
| **é€Ÿåº¦** | å¿« | æ…¢ |
| **æº–ç¢ºæ€§** | åƒ…é‚è¼¯ | åŒ…å« timing æ•ˆæ‡‰ |

**Post-synthesis simulation:** ä½¿ç”¨ gate-level netlist + SDFï¼ˆStandard Delay Formatï¼‰é€²è¡Œ timing annotationã€‚

**Post-layout simulation:** æœ€æº–ç¢ºï¼ŒåŒ…å«å¯¦éš› routing delays å’Œ parasiticsã€‚

### **Timing è·¯å¾‘é¡å‹**

STA åˆ†æè¨­è¨ˆä¸­æ‰€æœ‰å¯èƒ½è¨Šè™Ÿè·¯å¾‘çš„ timingã€‚ç†è§£è·¯å¾‘é¡å‹æœ‰åŠ©æ–¼è¨­å®šé©ç•¶çš„ constraints å’Œè§£è®€ timing å ±å‘Šã€‚æ¯ç¨®è·¯å¾‘é¡å‹æœ‰ä¸åŒçš„ç‰¹æ€§å’Œ constraint éœ€æ±‚ã€‚

* reg (clk) â†’ reg (D)ï¼šRegister to Registerï¼ˆæœ€å¸¸è¦‹ï¼Œå— clock period ç´„æŸï¼‰
* reg (clk) â†’ OUTPUTï¼šRegister to Outputï¼ˆå— output delay ç´„æŸï¼‰
* INPUT â†’ reg (D)ï¼šInput to Registerï¼ˆå— input delay ç´„æŸï¼‰
* INPUT (clk) â†’ OUTPUTï¼šInput to Outputï¼ˆçµ„åˆè·¯å¾‘ï¼Œå— max delay ç´„æŸï¼‰

### **STA é¡å‹**

å‚³æ’­å»¶é²ç©¿éè¨­è¨ˆæœ‰å…©ç¨®åŸºæœ¬æ–¹æ³•ã€‚Path-based åˆ†æåˆ†åˆ¥è¿½è¹¤æ¯æ¢ç¨ç‰¹è·¯å¾‘ä»¥é”æœ€é«˜æº–ç¢ºæ€§ï¼Œè€Œ block-based åˆ†æåœ¨æ¯å€‹ç¯€é»ä½¿ç”¨ arrival time windows ä»¥æé«˜é‹ç®—æ•ˆç‡ã€‚å¤§å¤šæ•¸å•†æ¥­å·¥å…·ä½¿ç”¨ block-based STAï¼Œåƒ…å° critical paths é€²è¡Œè·¯å¾‘æšèˆ‰ã€‚

*  Path-based STA
    - å¯¦éš›æƒ…æ³ï¼Œè€ƒæ…®æ¯æ¢è·¯å¾‘çš„å¯¦éš›å»¶é²
    - è¤‡é›œçš„è¨ˆç®—
    - æ›´æº–ç¢º
*  Block-based STA
    - åƒ…è€ƒæ…®æ¯å€‹ç¯€é»çš„ best/worst case
    - è¼ƒæ‚²è§€
    - è¨ˆç®—è¼ƒå¿«

### **Setup & Hold æª¢æŸ¥**

**å›é¡§ï¼šç‚ºä½•éœ€è¦ setup/holdï¼Ÿ** é‚„è¨˜å¾—å‰é¢è¨è«–çš„ metastability å—ï¼ŸFlip-flop å…§éƒ¨æ˜¯ç”± feedback loop æ§‹æˆçš„ã€‚ç•¶ clock edge ä¾†è‡¨æ™‚ï¼Œé€™å€‹ loop éœ€è¦ã€Œåšå‡ºæ±ºå®šã€â€”â€”å°‡è¼¸å…¥çš„ 0 æˆ– 1 é–å­˜ä¸‹ä¾†ã€‚å¦‚æœæ­¤æ™‚è¼¸å…¥è¨Šè™Ÿæ­£åœ¨è®ŠåŒ–ï¼ˆå¾ 0 è®Š 1 æˆ–å¾ 1 è®Š 0ï¼‰ï¼Œflip-flop å°±ç„¡æ³•åšå‡ºæ˜ç¢ºçš„æ±ºå®šï¼Œé€²å…¥ metastable ç‹€æ…‹ã€‚

**Setup time** å®šç¾©äº†è³‡æ–™å¿…é ˆåœ¨ clock edge **ä¹‹å‰**å¤šæ—©ç©©å®šï¼Œè®“ flip-flop æœ‰è¶³å¤ æ™‚é–“ã€Œçœ‹æ¸…æ¥šã€è¼¸å…¥æ˜¯ 0 é‚„æ˜¯ 1ã€‚**Hold time** å‰‡å®šç¾©äº†è³‡æ–™å¿…é ˆåœ¨ clock edge **ä¹‹å¾Œ**ä¿æŒç©©å®šå¤šä¹…ï¼Œç¢ºä¿ flip-flop åœ¨åšæ±ºå®šçš„éç¨‹ä¸­è¼¸å…¥ä¸æœƒæ”¹è®Šã€‚

**é•åçš„å¾Œæœï¼š** é•å setup time æ„å‘³è‘—è³‡æ–™å¤ªæ™šåˆ°é”ï¼Œflip-flop ä¾†ä¸åŠçœ‹æ¸…æ¥šå°±è¢«è¿«åšæ±ºå®šï¼›é•å hold time æ„å‘³è‘—è³‡æ–™è®ŠåŒ–å¤ªå¿«ï¼Œflip-flop é‚„æ²’é–å­˜å®Œç•¢è¼¸å…¥å°±æ”¹è®Šäº†ã€‚å…©è€…éƒ½å¯èƒ½å°è‡´ metastabilityï¼Œç”¢ç”Ÿä¸å¯é æ¸¬çš„è¼¸å‡ºã€‚

* `Setup`ï¼ˆMax delayï¼‰- è³‡æ–™å¿…é ˆåœ¨ clock edge **ä¹‹å‰**ç©©å®š

```
Arrival Time (AT) = T0 + Tclk_latency + Tcq + Tpd
Required Time (RT) = T0 + Tclk_latency - Tskew + Tcycle - Tsetup
Slack = RT - AT  (positive = timing met)
```

![Setup](https://i.imgur.com/MNbkt4s.png)

* `Hold`ï¼ˆMin delayï¼‰- è³‡æ–™å¿…é ˆåœ¨ clock edge **ä¹‹å¾Œ**ä¿æŒç©©å®š

```
Arrival Time (AT) = T0 + Tclk_latency + Tcq + Tpd
Required Time (RT) = T0 + Tclk_latency + Tskew + Thold
Slack = AT - RT  (positive = timing met)
```

![Hold](https://i.imgur.com/ZJxtQoR.png)

**ç‚ºä½• Slack å…¬å¼ä¸åŒ:**
- **Setup**: è³‡æ–™å¿…é ˆåœ¨ required time ä¹‹å‰åˆ°é” â†’ Slack = RT - ATï¼ˆæ­£å€¼è¡¨ç¤ºè¶³å¤ æ—©ï¼‰
- **Hold**: è³‡æ–™å¿…é ˆåœ¨ required time ä¹‹å¾Œä¿æŒ â†’ Slack = AT - RTï¼ˆæ­£å€¼è¡¨ç¤ºä¿æŒå¤ ä¹…ï¼‰

**å¯¦éš› Timing ç¯„ä¾‹:**
```
Given: Tcycle = 10 ns, Tsetup = 0.5 ns, Thold = 0.3 ns
       Tcq = 0.4 ns, Tpd = 3.0 ns, Tskew = 0.1 ns

Setup Analysis:
  Data arrives at: 0 + 0.4 + 3.0 = 3.4 ns
  Data required by: 10 - 0.5 = 9.5 ns
  Setup Slack = 9.5 - 3.4 = +6.1 ns âœ“ (met)

Hold Analysis:
  Data changes at: 0 + 0.4 + 3.0 = 3.4 ns (next cycle data)
  Data must hold until: 0 + 0.3 = 0.3 ns
  Hold Slack = 3.4 - 0.3 = +3.1 ns âœ“ (met)
```

**é—œéµæ´è¦‹:** Hold time èˆ‡ clock period ç„¡é—œã€‚é™ä½ clock é »ç‡å¯ä¿®å¾© setup violationsï¼Œä½†ç„¡æ³•ä¿®å¾© hold violationsã€‚

**ğŸ¯ å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€ŒSetup å’Œ Hold å“ªå€‹æ›´é›£ä¿®ï¼Ÿã€** | Hold æ›´é›£ä¿®ï¼å› ç‚º (1) Hold èˆ‡ clock period ç„¡é—œï¼Œé™é »æ²’ç”¨ï¼›(2) åŠ  buffer æœƒå½±éŸ¿ setupï¼›(3) å¿…é ˆå„ªå…ˆä¿® holdï¼Œå¦å‰‡æ™¶ç‰‡ç„¡æ³•é‹ä½œ |
| **ã€ŒHold time å¯ä»¥æ˜¯è² çš„å—ï¼Ÿã€** | å¯ä»¥ï¼è² çš„ hold time è¡¨ç¤º data å¯ä»¥åœ¨ clock edge ä¹‹å‰å°±é–‹å§‹è®ŠåŒ–ã€‚é€™åœ¨å¿«é€Ÿ flip-flop è¨­è¨ˆä¸­å¸¸è¦‹ |
| **ã€ŒClock skew å¦‚ä½•å½±éŸ¿ setup/holdï¼Ÿã€** | Positive skewï¼ˆcapture æ™šåˆ°ï¼‰â†’ å¹«åŠ© setupï¼Œå‚·å®³ holdã€‚é€™å°±æ˜¯ useful skew çš„åŸç† |
| **ã€ŒSetup violation çš„æ™¶ç‰‡é‚„èƒ½ç”¨å—ï¼Ÿã€** | å¯ä»¥é™é »ä½¿ç”¨ã€‚ä½† Hold violation çš„æ™¶ç‰‡å°±æ˜¯å ±å»¢ï¼ˆ"DUMP the chip"ï¼‰ |

### **Recovery & Removal Time**

é€™äº› timing æª¢æŸ¥é©ç”¨æ–¼ç›¸å°æ–¼ clock çš„**éåŒæ­¥æ§åˆ¶è¨Šè™Ÿ**ï¼ˆresetã€setã€clearï¼‰ã€‚

| Timing æª¢æŸ¥ | å®šç¾© |
|--------------|------------|
| **Recovery Time** | Async è¨Šè™Ÿé‡‹æ”¾åˆ°ä¸‹ä¸€å€‹ active clock edge çš„æœ€å°æ™‚é–“ |
| **Removal Time** | Active clock edge åˆ° async è¨Šè™Ÿ assertion çš„æœ€å°æ™‚é–“ |

```
Recovery Time Check (similar to setup):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
          â”‚â†â”€ Recovery â”€â†’â”‚
          â”‚              â”‚
RST_N: â”€â”€â”€â”˜              â”‚
                    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€
CLK:   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

The reset must be released at least Trecovery before clock edge.

Removal Time Check (similar to hold):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
               â”‚â†â”€ Removal â”€â†’â”‚
               â”‚             â”‚
CLK:   â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€
RST_N: â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

The reset must remain asserted for at least Tremoval after clock edge.
```

**ç‚ºä½•é‡è¦:**
- é•è¦æœƒå°è‡´ flip-flop çš„ metastability
- å° asynchronous reset with synchronous release è¨­è¨ˆè‡³é—œé‡è¦
- STA å·¥å…·è‡ªå‹•æª¢æŸ¥é€™äº›

### **Clock Jitter**

Clock jitter æ˜¯ clock edges åé›¢å…¶ç†æƒ³ä½ç½®çš„ç¾è±¡ï¼Œç”± clock ç”¢ç”Ÿå’Œåˆ†é…é›»è·¯ä¸­çš„é›œè¨Šé€ æˆã€‚Jitter æœ‰æ•ˆåœ°æ¸›å°‘å¯ç”¨çš„ timing marginï¼Œå› ç‚ºå¯¦éš› clock edge å¯èƒ½æ¯”é æœŸæ›´æ—©æˆ–æ›´æ™šåˆ°é”ã€‚åœ¨é«˜é€Ÿè¨­è¨ˆä¸­ï¼Œjitter å¯èƒ½æ¶ˆè€—ç›¸ç•¶å¤§æ¯”ä¾‹çš„ timing budgetã€‚

| é¡å‹ | æè¿° |
|------|-------------|
| **Period Jitter** | é€±æœŸé–“ clock period çš„è®ŠåŒ– |
| **Cycle-to-Cycle Jitter** | ç›¸é„° clock periods ä¹‹é–“çš„å·®ç•° |
| **Long-term Jitter** | å¤šå€‹é€±æœŸç´¯ç©çš„ timing èª¤å·® |

**Jitter ä¾†æº:**

å¤šç¨®é›œè¨Šä¾†æºè²¢ç»æ–¼ clock jitterï¼Œé›»æºé›œè¨Šé€šå¸¸æ˜¯æ™¶ç‰‡ä¸Š PLLs çš„ä¸»è¦å› ç´ ã€‚

- PLL/DLL é›œè¨Šï¼ˆphase detectorã€VCO éç†æƒ³æ€§ï¼‰
- é›»æºé›œè¨Šï¼ˆIR dropã€switching noiseï¼‰
- ç†±é›œè¨Šï¼ˆéš¨æ©Ÿé›»å­é‹å‹•ï¼‰
- ä¾†è‡ªç›¸é„°è¨Šè™Ÿçš„ crosstalk

**å° Timing çš„å½±éŸ¿:**
```
Setup æª¢æŸ¥ï¼šTjitter æ¸›å°‘å¯ç”¨çš„ setup margin
Hold æª¢æŸ¥ï¼šè‹¥ edges åç§»ï¼ŒTjitter å¯èƒ½é€ æˆ hold violations
```

**STA ä¸­çš„ Jitter:**
- å»ºæ¨¡ç‚º clock uncertainty
- åŠ å…¥ setup/hold timing budgets
- å…¸å‹å€¼ï¼šæ™¶ç‰‡ä¸Š PLLs ç‚º 50-200 ps

**é™ä½ Jitter:**

Jitter é™ä½è‘—é‡æ–¼æœ€å°åŒ–é›œè¨Šä¾†æºä¸¦ç‚º clock ç”¢ç”Ÿé›»è·¯æä¾›ä¹¾æ·¨çš„åƒè€ƒè¨Šè™Ÿã€‚é›»æºé›œè¨Šé€šå¸¸æ˜¯ PLL jitter çš„ä¸»è¦è²¢ç»è€…ã€‚

- ç‚º PLLs ä½¿ç”¨ä¹¾æ·¨é›»æºï¼ˆå°ˆç”¨ LDO regulatorsï¼‰
- é©ç•¶çš„å»è€¦é›»å®¹ï¼ˆä¸åŒé »ç‡ç”¨ä¸åŒå€¼ï¼‰
- å°‡ clock è¨Šè™Ÿèˆ‡é›œè¨Šè¨Šè™Ÿéš”é›¢ï¼ˆguard ringsã€é–“è·ï¼‰
- ä½¿ç”¨å°ˆç”¨ clock routing è³‡æºï¼ˆFPGAs ä¸­çš„ global clock networksï¼‰

### **OCV (On-Chip Variation)**

**ç‚ºä½•éœ€è¦ OCVï¼Ÿ** å‚³çµ±çš„ corner-based åˆ†æï¼ˆå¦‚ slow cornerã€fast cornerï¼‰å‡è¨­æ™¶ç‰‡ä¸Šæ‰€æœ‰çš„ cells éƒ½è™•æ–¼ç›¸åŒçš„ PVT æ¢ä»¶ã€‚ä½†åœ¨å¯¦éš›æ™¶ç‰‡ä¸Šï¼Œé€™æ˜¯ä¸å¯èƒ½çš„ï¼šæ™¶ç‰‡çš„ä¸€è§’å¯èƒ½æ¯”å¦ä¸€è§’ç†± 10Â°Cï¼›é›»æºç¶²è·¯çš„ IR drop å°è‡´ä¸åŒä½ç½®çš„é›»å£“ç•¥æœ‰ä¸åŒï¼›è£½é€ éç¨‹ä¸­çš„éš¨æ©Ÿè®Šç•°ä½¿å¾—ç›¸åŒè¨­è¨ˆçš„ cells æœ‰ä¸åŒçš„å»¶é²ç‰¹æ€§ã€‚

**OCV çš„å½±éŸ¿ï¼š** è€ƒæ…®ä¸€å€‹ç°¡å–®çš„ setup æª¢æŸ¥ã€‚Launch path å’Œ capture path éƒ½ç¶“éæŸäº› clock buffersã€‚å¦‚æœ launch path çš„ buffers æ°å¥½æ¯”è¼ƒæ…¢ï¼Œè€Œ capture path çš„ buffers æ°å¥½æ¯”è¼ƒå¿«ï¼Œå°±æœƒç”¢ç”Ÿæ¯”é æœŸæ›´å¤§çš„ clock skewï¼Œå¯èƒ½å°è‡´åŸæœ¬é€šéçš„ timing æª¢æŸ¥å¤±æ•—ã€‚

On-Chip Variation é€éæ‡‰ç”¨ derating factorsï¼ˆåŠ é€Ÿæˆ–æ¸›é€Ÿç‰¹å®šè·¯å¾‘ï¼‰ä¾†æ¨¡æ“¬é€™ç¨®æ™¶ç²’å…§è®Šç•°ï¼Œæä¾›æ›´å¯¦éš›ä¸”ä¿å®ˆçš„åˆ†æã€‚

| å› ç´  | æè¿° |
|--------|-------------|
| **Process (P)** | æ™¶ç²’ä¸Šçš„è£½é€ è®Šç•°ï¼ˆæ‘»é›œã€æ°§åŒ–å±¤åšåº¦ï¼‰|
| **Voltage (V)** | IR dropã€é›»æºé›œè¨Š |
| **Temperature (T)** | æ™¶ç‰‡ä¸Šçš„æº«åº¦æ¢¯åº¦ |

**OCV Derating:**

STA æ‡‰ç”¨ OCV derating factors ä»¥è€ƒæ…®æœ€å£æƒ…æ³è®Šç•°ï¼š

```
Launch path: Use slower cells (max delay) Ã— (1 + OCV_late)
Capture path: Use faster cells (min delay) Ã— (1 - OCV_early)
```

**AOCV (Advanced OCV):**
- ä½ç½®æ„ŸçŸ¥ derating
- è¼ƒè¿‘çš„ cells è®Šç•°è¼ƒå°
- æ¯” flat OCV æ›´æº–ç¢º

**POCV/SOCV (Parametric/Statistical OCV):**
- çµ±è¨ˆ timing åˆ†æ
- ä½¿ç”¨æ©Ÿç‡åˆ†ä½ˆå–ä»£å›ºå®š deratesï¼ˆä½¿ç”¨ä¾†è‡ª Monte-Carlo HSPICE çš„ delay Ïƒï¼‰
- æœ€æº–ç¢ºï¼Œæ¸›å°‘ pessimism
- å‡è¨­ delay æœå¾å¸¸æ…‹åˆ†ä½ˆï¼›sign-off é è¨­ä½¿ç”¨ 3Ïƒ

**æŠ€è¡“ç¯€é»å»ºè­°:**

| æŠ€è¡“ç¯€é» | å»ºè­°çš„è®Šç•°æ–¹æ³• | åŸç† |
|----------------|------------------------------|-----------|
| **90nm ä»¥ä¸Š** | OCVï¼ˆflat deratesï¼‰| èˆŠç¯€é»æº–ç¢ºåº¦è¶³å¤  |
| **65nm - 40nm** | AOCVï¼ˆdepth/distance awareï¼‰| Depth æ¸›å°‘éš¨æ©Ÿè®Šç•°å½±éŸ¿ |
| **28nm - 20nm** | AOCV æˆ– POCV | éæ¸¡å€ï¼ŒPOCV é€æ¼¸æ™®åŠ |
| **16nm åŠä»¥ä¸‹** | POCV/SOCV/LVF | Sign-off å¿…è¦ï¼›é¡¯è‘—æ¸›å°‘ pessimism |

**ç‚ºä½• Flat OCV éåº¦æ‚²è§€:** å›ºå®š derates å‡è¨­è·¯å¾‘ä¸­æ‰€æœ‰ cells åŒæ™‚éƒ½å¿«æˆ–éƒ½æ…¢ã€‚å¯¦éš›ä¸Šï¼Œåœ¨æ·±å±¤è·¯å¾‘ä¸­éš¨æ©Ÿè®Šç•°å‚¾å‘æ–¼ç›¸äº’æŠµæ¶ˆ â€” æœ‰äº› cells å¿«ï¼Œæœ‰äº›æ…¢ã€‚AOCV å’Œ POCV å»ºæ¨¡é€™ç¨®çµ±è¨ˆç¾å¯¦ã€‚

### **CPPR/CRPR (Clock Path Pessimism Removal)**

ç•¶ STA å° launch å’Œ capture clock çš„ç›¸åŒå¯¦é«” clock path å¥—ç”¨ä¸åŒçš„ derating factor æ™‚ï¼Œå°±æœƒç”¢ç”Ÿ clock path pessimismã€‚CPPRï¼ˆCommon Path Pessimism Removalï¼‰æœƒè‡ªå‹•ä¿®æ­£é€™ç¨®äººç‚ºçš„ pessimismã€‚

**ç‚ºä½•éœ€è¦ CPPR:**

åœ¨ OCV æ¨¡å¼ä¸‹ï¼ŒSTA å° launch clock path å¥—ç”¨ late deratingï¼Œå° capture clock path å¥—ç”¨ early deratingã€‚ç„¶è€Œï¼Œé€™äº›è·¯å¾‘çš„ä¸€éƒ¨åˆ†å¯¦éš›ä¸Šæ˜¯ç›¸åŒçš„ â€” å¾ clock source åˆ° tree åˆ†æ”¯è™•çš„ common clock pathã€‚

```
                    Clock Source
                         â”‚
                    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
                    â”‚ Common  â”‚ â† Same physical path!
                    â”‚  Path   â”‚    But derated differently:
                    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    - Late for launch (setup)
                         â”‚         - Early for capture (setup)
                    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”
            â”‚                         â”‚
      Launch FF                 Capture FF
```

**Pessimism å•é¡Œ:**

```
ç„¡ CPPRï¼š
  Common path delayï¼ˆlate derateï¼‰ï¼š1.0 ns Ã— 1.2 = 1.20 ns
  Common path delayï¼ˆearly derateï¼‰ï¼š1.0 ns Ã— 0.8 = 0.80 ns
  äººç‚ºå¢åŠ çš„ skewï¼š1.20 - 0.80 = 0.40 ns pessimismï¼

æœ‰ CPPRï¼š
  CPPR èª¿æ•´å¾ skew è¨ˆç®—ä¸­ç§»é™¤ 0.40 ns
  æ›´å¯¦éš›çš„ timingï¼Œç„¡ä¸å¿…è¦çš„ margin
```

**CPPR vs CRPR:**

| è¡“èª | å…¨å | åŸå›  | ä¿®æ­£ |
|------|-----------|-------|------------|
| **CPPR** | Common Path Pessimism Removal | Common clock path ä¸Šçš„ OCV derating | å¾ common path ç§»é™¤ delta |
| **CRPR** | Clock Reconvergence Pessimism Removal | é€šéä¸åŒé‚è¼¯å¾Œæœƒåˆçš„ clock paths | ç§»é™¤ä¸å¯¦éš›çš„è·¯å¾‘çµ„åˆ |

**CRPR ç¯„ä¾‹ï¼ˆClock Reconvergenceï¼‰:**

```
        â”Œâ”€â”€â”€â”€â”€â”€â”
CLK â”€â”€â”€â”€â”¤ MUX  â”œâ”€â”€â”€â”€ To FF
        â”‚      â”‚
sel â”€â”€â”€â”€â”¤      â”‚
        â””â”€â”€â”€â”€â”€â”€â”˜
          â”‚  â”‚
       Path A  Path B
       (short) (long)

If sel=0 always active, but STA considers both paths:
  - Launch through short path
  - Capture through long path
  â†’ Unrealistic pessimism that CRPR removes
```

**Tool Commands:**

```tcl
# PrimeTime
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_mode same_transition  # or other_transition

# Tempus
set_global timing_cppr true
```

**ä½•æ™‚ CPPR/CRPR é‡è¦:**

| æƒ…å¢ƒ | å½±éŸ¿ |
|----------|--------|
| **Deep clock trees** | More common path â†’ larger adjustment |
| **Tight timing margins** | Small adjustment can mean pass/fail |
| **Multi-corner analysis** | CPPR calculated per-corner |
| **Hold analysis** | Often more critical than setup |

**Practical Impact Example:**

```
Timing Report (without CPPR):
  Data Path Delay:     3.50 ns
  Clock Skew:          0.60 ns (pessimistic)
  Setup Slack:        -0.10 ns (FAIL)

Timing Report (with CPPR):
  Data Path Delay:     3.50 ns
  Clock Skew:          0.20 ns (realistic)
  CPPR Adjustment:     0.40 ns
  Setup Slack:         0.30 ns (PASS)
```

### **Multi-Corner Multi-Mode (MCMM)**

ç¾ä»£ SoC åœ¨å„ç¨®æ¢ä»¶ï¼ˆPVT cornerï¼‰å’Œä¸åŒåŠŸèƒ½æ¨¡å¼ä¸‹é‹ä½œã€‚Multi-Corner Multi-Modeï¼ˆMCMMï¼‰åˆ†æåŒæ™‚é©—è­‰æ‰€æœ‰ç›¸é—œçµ„åˆçš„ timingã€‚

**Why MCMM is Essential:**

As process technology scales below 28nm, timing sensitivity to PVT variations increases dramatically. A design that passes timing at one corner may fail at another. MCMM ensures comprehensive coverage.

**Definitions:**

| Term | Definition | Examples |
|------|------------|----------|
| **Corner** | PVT condition (Process, Voltage, Temperature) | SS/0.9V/125Â°C, FF/1.1V/-40Â°C |
| **Mode** | Functional operating mode | Functional, Scan, Low-power, Retention |
| **Scenario** | One Mode + One Corner combination | Functional @ SS corner |

**Common Corners:**

| Corner | Process | Voltage | Temperature | Primary Use |
|--------|---------|---------|-------------|-------------|
| **SS (Slow-Slow)** | Slow NMOS, Slow PMOS | Low | Hot | Setup analysis |
| **FF (Fast-Fast)** | Fast NMOS, Fast PMOS | High | Cold | Hold analysis |
| **TT (Typical)** | Typical | Nominal | 25Â°C | Functional verification |
| **SF/FS** | Skewed (one fast, one slow) | Varies | Varies | Noise margin |

**Common Modes:**

| Mode | Description | Typical Constraints |
|------|-------------|---------------------|
| **Functional** | Normal operation | Highest frequency, tightest timing |
| **Scan/Test** | DFT scan mode | Lower frequency, shift clock constraints |
| **Low-power** | Reduced activity | Clock gating active, some domains off |
| **Retention** | State retention | Isolation/retention timing |

**Scenario Matrix Example:**

```
                    Corners
           â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
           â”‚  SS  â”‚  FF  â”‚  TT  â”‚  SF  â”‚
     â”Œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
     â”‚Func â”‚ S,H  â”‚ S,H  â”‚  -   â”‚  -   â”‚
Modesâ”‚Scan â”‚  S   â”‚  H   â”‚  -   â”‚  -   â”‚
     â”‚LowP â”‚  S   â”‚  H   â”‚  -   â”‚  -   â”‚
     â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

S = Setup critical, H = Hold critical
```

**MCMM vs Traditional Flow:**

| Aspect | Traditional | MCMM |
|--------|-------------|------|
| **Analysis** | One corner at a time | All scenarios simultaneously |
| **Optimization** | Per-corner, may conflict | Unified optimization |
| **Runtime** | Multiple runs | Single (longer) run |
| **Convergence** | Fix one â†’ break another | Global convergence |

**MCMM in Tools:**

```tcl
# PrimeTime MCMM setup
create_scenario -name func_ss
read_sdc functional.sdc
set_operating_conditions -library slow.db -analysis_type on_chip_variation

create_scenario -name scan_ff
read_sdc scan.sdc
set_operating_conditions -library fast.db -analysis_type on_chip_variation

# Analyze all scenarios
set_active_scenarios {func_ss scan_ff}
report_timing -scenarios all
```

**Dominant Corners:**

Not all corners need full analysis. ML-based approaches can predict timing at non-dominant corners from dominant corner results:

```
Dominant corners (must analyze):
  - SS/hot/lowV â†’ Setup-critical
  - FF/cold/highV â†’ Hold-critical

Non-dominant (can predict):
  - TT, SF, FS â†’ Usually not worst-case

Prediction accuracy: 95-98% with 2Ã— runtime reduction
```

**Sign-off Requirements:**

| Analysis | Required Corners | Typical Count |
|----------|------------------|---------------|
| **Setup** | All slow corners | 3-5 |
| **Hold** | All fast corners | 2-3 |
| **Total scenarios** | Modes Ã— Corners | 10-30+ |

### **Setup & Hold Violation Solutions**

**âš ï¸ Important:** Always fix hold violations first! A chip with setup violations can work at lower frequency, but hold violations make the chip unusable ("DUMP the chip").

#### Fixing Setup Violations (make data path faster OR clock path slower):

| Technique | Description |
|-----------|-------------|
| **Optimize data path** | Use cells with higher drive strength, reduce logic depth |
| **Replace capture flip-flop** | Use flip-flop with smaller setup time requirement |
| **Increase clock skew** | Add delay to capture clock path (useful skew) |
| **RTL changes** | Use one-hot encoding for FSM, prefer `case` over `if-else` |
| **Reduce frequency** | Post tape-out last resort |

#### Fixing Hold Violations (make data path slower):

| Technique | Description |
|-----------|-------------|
| **Add delay buffers** | Insert buffers/inverter pairs in data path |
| **Reduce drive strength** | Use weaker cells to slow down data path |
| **Use different flip-flop** | Select flip-flop with lower hold time requirement |
| **Increase Tck-q** | Use flip-flop with higher clock-to-q delay |

**Caution:** When fixing hold violations, check if the path shares start/end points with setup-critical paths to avoid creating new violations.

### **Delay bound of D flip-flop**

![Delay bound 1](https://i.imgur.com/NLxP60C.png)
![Delay bound 2](https://i.imgur.com/Jd9shRH.png)

### **Special timing path**

Not all paths in a design require single-cycle timing closure. Correctly identifying and constraining special paths prevents over-design and enables realistic timing optimization.

**False paths** are timing paths that STA should ignore because they cannot affect actual operation. Incorrectly timing false paths wastes optimization effort and may prevent timing closure on real critical paths.

1. **Unexercised path**
    - Paths not used under normal conditions
    - e.g., probe for debugging, test-only logic
2. **Irrelevant path**
    - Paths that are too slow or where speed doesn't matter
    - e.g., reset paths, static configuration signals
3. **Asynchronous path**
    - Paths in different clock domains
    - Clock domain crossing (CDC): transfer data from clk1 to clk2
    - CDC requires special synchronization, not timing constraints
4. **Logically impossible path**
    - Exists in the circuit but data cannot possibly pass through
    - Example: mutually exclusive MUX select conditions
    - Should be detected by PrimeTime
5. **Combinational loops**
    - Should be broken with `set_disable_timing`

**Multicycle paths** are timing paths intentionally designed to take more than one clock cycle. These occur when a slow operation's result isn't needed until multiple cycles later.

- Example: A slow multiplier that takes 2 clock cycles
- Must explicitly constrain: `set_multicycle_path 2 -setup`
- Hold check also affected: typically `set_multicycle_path 1 -hold`

---

## ä½åŠŸè€—è¨­è¨ˆ

> **ç‚ºä½•ä½åŠŸè€—è¨­è¨ˆå¦‚æ­¤é‡è¦ï¼Ÿ** åŠŸè€—æ˜¯ç¾ä»£ IC è¨­è¨ˆçš„ä¸‰å¤§é—œéµæŒ‡æ¨™ä¹‹ä¸€ï¼ˆPPAï¼šPower, Performance, Areaï¼‰ã€‚åœ¨ mobile å’Œ IoT æ‡‰ç”¨ä¸­ï¼ŒåŠŸè€—ç›´æ¥æ±ºå®šé›»æ± çºŒèˆªåŠ›ï¼›åœ¨é«˜æ•ˆèƒ½é‹ç®—ä¸­ï¼ŒåŠŸè€—æ±ºå®šæ•£ç†±éœ€æ±‚å’Œé›»è²»æˆæœ¬ï¼›åœ¨å…ˆé€²è£½ç¨‹ä¸­ï¼Œleakage power å·²æˆç‚ºèˆ‡ dynamic power åŒç­‰é‡è¦çš„å•é¡Œã€‚å› æ­¤ï¼Œä½åŠŸè€—è¨­è¨ˆå·²æˆç‚ºé¢è©¦çš„ç†±é–€ä¸»é¡Œã€‚

**æœ¬ç« èˆ‡å…¶ä»–æ¦‚å¿µçš„é—œè¯ï¼š**
- **Clock Gating** åˆ©ç”¨å‰é¢è¨è«–çš„ Latch ç‰¹æ€§ä¾†ç”¢ç”Ÿ glitch-free çš„ gated clock
- **Multi-Vt** æ˜¯ PVT variation çš„å»¶ä¼¸â€”â€”ä¸åŒ Vt çš„ cells æœ‰ä¸åŒçš„ speed-leakage trade-off
- **Power Gating** æœƒå¼•å…¥é¡ä¼¼ CDC çš„å•é¡Œâ€”â€”è¢«é—œé–‰çš„ domain é‡æ–°ä¸Šé›»æ™‚éœ€è¦åŒæ­¥
- **Level Shifters** åœ¨ä¸åŒ VDD domains ä¹‹é–“è½‰æ›è¨Šè™Ÿï¼Œé¡ä¼¼ CDC synchronizers åœ¨ä¸åŒ clock domains ä¹‹é–“åŒæ­¥è¨Šè™Ÿ

### **åŠŸè€—çµ„æˆ**

CMOS é›»è·¯çš„åŠŸè€—ç”±å…©å€‹ä¸»è¦éƒ¨åˆ†çµ„æˆï¼šå‹•æ…‹åŠŸè€—ï¼ˆswitching æ™‚æ¶ˆè€—ï¼‰å’Œéœæ…‹åŠŸè€—ï¼ˆidle æ™‚ä¹Ÿæœƒæ¶ˆè€—ï¼‰ã€‚éš¨è‘—è£½ç¨‹æŠ€è¡“ç¸®å°åˆ°æ›´å°ç¯€é»ï¼Œç”±æ–¼æ›´è–„çš„ gate oxide å’Œé™ä½çš„ threshold voltage å°è‡´æ›´é«˜çš„ leakage currentï¼Œéœæ…‹åŠŸè€—è®Šå¾—è¶Šä¾†è¶Šé‡è¦ã€‚

**å‹•æ…‹åŠŸè€—ï¼š**
```
P_dynamic = Î± Ã— C_L Ã— V_DDÂ² Ã— f
```
- Î± = switching activityï¼ˆ0 åˆ° 1ï¼‰
- C_L = load capacitance
- V_DD = supply voltage
- f = clock é »ç‡

**éœæ…‹åŠŸè€—ï¼ˆLeakageï¼‰ï¼š**

| Leakage é¡å‹ | æè¿° |
|--------------|-------------|
| **Subthreshold** | VGS < Vth æ™‚é€šé channel çš„é›»æµï¼ˆç¾ä»£è£½ç¨‹ç¯€é»çš„ä¸»å°å› ç´ ï¼‰|
| **Gate oxide** | é€šéè–„ gate oxide çš„ç©¿éš§é›»æµ |
| **Junction** | åå‘åå£“ PN junction çš„ leakage |

### **åŠŸè€—é™ä½æŠ€è¡“**

å­˜åœ¨å¤šç¨®é™ä½åŠŸè€—çš„æŠ€è¡“ï¼Œæ¯ç¨®æŠ€è¡“é‡å°ä¸åŒçš„åŠŸè€—çµ„æˆï¼Œä¸¦é©ç”¨æ–¼ä¸åŒçš„è¨­è¨ˆéšæ®µã€‚æŠ€è¡“çš„é¸æ“‡å–æ±ºæ–¼åŠŸè€—é ç®—éœ€æ±‚ã€æ•ˆèƒ½é™åˆ¶å’Œå¯¦ç¾è¤‡é›œåº¦ã€‚

| æŠ€è¡“ | ç›®æ¨™åŠŸè€— | æè¿° | æ¬Šè¡¡ |
|-----------|--------------|-------------|-----------|
| **Clock Gating** | å‹•æ…‹åŠŸè€— | é—œé–‰éæ´»å‹•å€å¡Šçš„ clock | é–‹éŠ·æœ€å° |
| **Power Gating** | éœæ…‹åŠŸè€—ï¼ˆLeakageï¼‰| å®Œå…¨é—œé–‰é›»æºä¾›æ‡‰ | Wake-up å»¶é² |
| **Multi-Vt** | éœæ…‹åŠŸè€— | éé—œéµè·¯å¾‘ä½¿ç”¨ high-Vt cells | é¢ç© |
| **DVFS** | å…©è€… | å‹•æ…‹é›»å£“/é »ç‡èª¿æ•´ | è¤‡é›œåº¦ |
| **Operand Isolation** | å‹•æ…‹åŠŸè€— | é–˜æ§ idle åŠŸèƒ½å–®å…ƒçš„è¼¸å…¥ | é¡å¤–é‚è¼¯ |
| **Multi-VDD** | å…©è€… | æ¯å€‹å€å¡Šä½¿ç”¨ä¸åŒé›»å£“åŸŸ | éœ€è¦ level shifters |

### **Multi-Vt Cell Library**

| Cell é¡å‹ | Threshold | é€Ÿåº¦ | Leakage | ä½¿ç”¨æƒ…å¢ƒ |
|-----------|-----------|-------|---------|----------|
| **HVT**ï¼ˆHigh-Vtï¼‰| é«˜ | æœ€æ…¢ | æœ€ä½ | éé—œéµè·¯å¾‘ |
| **SVT/RVT**ï¼ˆStandardï¼‰| ä¸­ç­‰ | ä¸­ç­‰ | ä¸­ç­‰ | é è¨­ cells |
| **LVT**ï¼ˆLow-Vtï¼‰| ä½ | å¿«é€Ÿ | é«˜ | é—œéµæ™‚åºè·¯å¾‘ |
| **SLVT**ï¼ˆSuper Low-Vtï¼‰| æ¥µä½ | æœ€å¿« | æœ€é«˜ | æœ€é—œéµè·¯å¾‘ |

**é€Ÿåº¦ vs Leakageï¼š** HVT < SVT < LVT < SLVT

**Multi-Vt æœ€ä½³åŒ–ç­–ç•¥ï¼š**

ç¾ä»£åˆæˆå’Œæœ€ä½³åŒ–å·¥å…·æœƒè‡ªå‹•é¸æ“‡ cell Vt é¡å‹ï¼Œä»¥åœ¨æ»¿è¶³æ™‚åºçš„åŒæ™‚æœ€å°åŒ– leakageã€‚ä¸€èˆ¬åšæ³•æ˜¯ä¿å®ˆçš„ï¼šé è¨­ä½¿ç”¨è¼ƒæ…¢ã€ä½ leakage çš„ cellsï¼Œåƒ…åœ¨éœ€è¦æ™‚é¸æ“‡æ€§åœ°å‡ç´šã€‚

1. å¾å…¨éƒ¨ HVT cells é–‹å§‹ï¼ˆæœ€å°åŒ– leakage åŸºæº–ï¼‰
2. å°‡é—œéµè·¯å¾‘ä¸Šçš„ cells æ›¿æ›ç‚º LVT/SLVT
3. åœ¨ timing closure å’Œ leakage é ç®—ä¹‹é–“å–å¾—å¹³è¡¡

### **Clock Gating vs Power Gating**

| é¢å‘ | Clock Gating | Power Gating |
|--------|--------------|--------------|
| **é™ä½** | Î±ï¼ˆswitching activityï¼‰| Vï¼ˆé™è‡³é›¶ï¼‰|
| **ç¯€çœ** | åƒ…å‹•æ…‹åŠŸè€— | å‹•æ…‹ + éœæ…‹åŠŸè€— |
| **å–šé†’æ™‚é–“** | å³æ™‚ï¼ˆä¸‹å€‹ clockï¼‰| æ…¢ï¼ˆÎ¼s è‡³ msï¼‰|
| **ç‹€æ…‹** | ä¿ç•™ | éºå¤±ï¼ˆéœ€è¦ retentionï¼‰|
| **é–‹éŠ·** | ICG cells | Sleep transistorsã€isolationã€retention |

**Power Gating å¯¦ç¾ï¼š**
- ä½¿ç”¨ sleep transistorsï¼ˆhigh-Vt PMOS header æˆ– NMOS footerï¼‰
- éœ€è¦ isolation cells ä»¥é˜²æ­¢ floating outputs
- è‹¥éœ€ä¿ç•™ç‹€æ…‹å‰‡éœ€è¦ retention registers

### **Power Intentï¼ˆUPF/CPFï¼‰**

Power intent æª”æ¡ˆæè¿°è¨­è¨ˆä¸­å¦‚ä½•ç®¡ç†é›»æºâ€”â€”å“ªäº›å€å¡Šå¯ä»¥é—œé–‰ã€ä½¿ç”¨ä»€éº¼é›»å£“ï¼Œä»¥åŠè¨Šè™Ÿå¦‚ä½•è·¨è¶Š power domain é‚Šç•Œã€‚

**UPF vs CPFï¼š**

| é¢å‘ | UPFï¼ˆUnified Power Formatï¼‰| CPFï¼ˆCommon Power Formatï¼‰|
|--------|---------------------------|---------------------------|
| **æ¨™æº–** | IEEE 1801 | Si2 |
| **æ”¯æŒå» å•†** | Synopsysã€Mentorã€Cadence | æœ€åˆç‚º Cadence |
| **æ¥­ç•Œæ¡ç”¨åº¦** | æ›´å»£æ³›ä½¿ç”¨ | Legacy è¨­è¨ˆ |
| **èªæ³•** | åŸºæ–¼ Tcl | åŸºæ–¼ Tcl |

**é—œéµ UPF æ¦‚å¿µï¼š**

| æ¦‚å¿µ | æè¿° |
|---------|-------------|
| **Power Domain** | å…±äº«ç›¸åŒé›»æºä¾›æ‡‰çš„ cells ç¾¤çµ„ |
| **Power State** | æ“ä½œæ¨¡å¼ï¼ˆONã€OFFã€RETENTIONï¼‰|
| **Power Switch** | ç”¨æ–¼ power gating çš„ header/footer transistor |
| **Isolation Cell** | ç•¶ domain ç‚º OFF æ™‚å°‡è¼¸å‡º clamp |
| **Level Shifter** | åœ¨ domains ä¹‹é–“è½‰æ›é›»å£“ |
| **Retention Register** | åœ¨ power-down æœŸé–“ä¿ç•™ç‹€æ…‹ |

**åŸºæœ¬ UPF ç¯„ä¾‹ï¼š**

```tcl
# å®šç¾© power domains
create_power_domain PD_TOP -include_scope
create_power_domain PD_CPU -elements {cpu_inst}

# å®šç¾©é›»æºä¾›æ‡‰
create_supply_net VDD
create_supply_net VSS
create_supply_net VDD_CPU

# å°‡ä¾›æ‡‰é€£æ¥åˆ° domains
create_supply_set SS_TOP -function {power VDD} -function {ground VSS}
create_supply_set SS_CPU -function {power VDD_CPU} -function {ground VSS}

# æ–°å¢ power switch
create_power_switch SW_CPU \
    -domain PD_CPU \
    -input_supply_port {vin VDD} \
    -output_supply_port {vout VDD_CPU} \
    -control_port {sleep sleep_cpu} \
    -on_state {on_state vin {!sleep}}

# æ–°å¢ isolation
set_isolation ISO_CPU \
    -domain PD_CPU \
    -applies_to outputs \
    -clamp_value 0 \
    -isolation_signal iso_en
```

**Power Intent åœ¨è¨­è¨ˆæµç¨‹ä¸­çš„è§’è‰²ï¼š**

```
RTL + UPF â†’ Synthesis â†’ Power-aware netlist
         â†’ Verificationï¼ˆformal + simulationï¼‰
         â†’ P&R with power planning
         â†’ Sign-off with power analysis
```

### **Level Shifters èˆ‡ Isolation Cells**

åœ¨å¤šé›»å£“è¨­è¨ˆä¸­ï¼Œè·¨è¶Š power domains çš„è¨Šè™Ÿéœ€è¦ç‰¹æ®Š cells ä»¥ç¢ºä¿æ­£ç¢ºæ“ä½œä¸¦é˜²æ­¢æå£æˆ–æ•…éšœã€‚

**Level Shiftersï¼š**

Level shifters åœ¨è·¨è¶Šä¸åŒé›»å£“ domains æ™‚è½‰æ›è¨Šè™Ÿé›»å£“ä½æº–ã€‚

| é¡å‹ | æ–¹å‘ | è¤‡é›œåº¦ | ä½¿ç”¨æƒ…å¢ƒ |
|------|-----------|------------|----------|
| **L2H**ï¼ˆLow-to-Highï¼‰| 0.8V â†’ 1.0V | è¤‡é›œï¼ˆéœ€è¦ boost circuitï¼‰| æœ€å¸¸è¦‹ |
| **H2L**ï¼ˆHigh-to-Lowï¼‰| 1.0V â†’ 0.8V | ç°¡å–®ï¼ˆä½¿ç”¨è¼ƒä½ VDD çš„ bufferï¼‰| è¼ƒå°‘è¦‹ |
| **Bidirectional** | ä»»ä¸€æ–¹å‘ | æœ€è¤‡é›œ | DVFS è¨­è¨ˆ |

```
Level Shifter é›»è·¯ï¼ˆL2Hï¼‰ï¼š
                    VDD_HIGH
                       â”‚
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”Œâ”€â”€â”€â”€â”€â”¤ PMOS cross-coupledâ”‚
        â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚              â”‚
   IN â”€â”€â”¼â”€â”€â–º[INV]â”€â”€â”€â”€â”€â”€â”¤â”€â”€â”€â”€â”€â”€â–º OUT
(VDD_LOW)              â”‚      (VDD_HIGH)
        â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
        â””â”€â”€â”€â”€â”€â”¤    NMOS pair    â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                      VSS
```

**Isolation Cellsï¼š**

Isolation cells åœ¨ power domain é—œé–‰æ™‚é˜²æ­¢æœªå®šç¾©ï¼ˆfloatingï¼‰å€¼å‚³æ’­ã€‚

| Clamp å€¼ | Cell é¡å‹ | è¡Œç‚º |
|-------------|-----------|----------|
| **0** | AND-based | isolated æ™‚ Output = 0 |
| **1** | OR-based | isolated æ™‚ Output = 1 |
| **Hold** | Latch-based | Output = æœ€å¾Œä¸€å€‹å€¼ |

```verilog
// AND-based isolationï¼ˆclamp åˆ° 0ï¼‰
// iso_en = 1 è¡¨ç¤º isolatedï¼ˆoutput è¢« clampedï¼‰
assign isolated_out = data_in & ~iso_en;

// OR-based isolationï¼ˆclamp åˆ° 1ï¼‰
assign isolated_out = data_in | iso_en;
```

**Enable Level Shifterï¼ˆELSï¼‰ï¼š**

åœ¨å–®ä¸€ cell ä¸­çµåˆ level shifting å’Œ isolationâ€”â€”ç•¶å…©è€…éƒ½éœ€è¦æ™‚å¯ç¯€çœé¢ç©ã€‚

```
å…¸å‹ cell æ’å…¥é †åºï¼š
  [Power-gated domain] â†’ [Isolation] â†’ [Level Shifter] â†’ [Always-on domain]

ä½¿ç”¨ ELSï¼š
  [Power-gated domain] â†’ [Enable Level Shifter] â†’ [Always-on domain]
```

**å¯¦é«”è¨­è¨ˆè€ƒé‡ï¼š**

- Level shifters æ”¾ç½®åœ¨ power domain é‚Šç•Œ
- å¿…é ˆèƒ½å­˜å–å…©å€‹é›»å£“ rails
- é€šå¸¸æ˜¯ double-height cellsï¼ˆè·¨è¶Šå…©åˆ— standard cellsï¼‰
- å·¥å…·æ ¹æ“š UPF/CPF è¦æ ¼è‡ªå‹•æ’å…¥

---

## é›»è·¯ç¯„ä¾‹

### **Divide-by-2 Circuit**

#### Without cnt

```verilog
module div2 (
   input      clk,
   input      rst_n,
   output reg o_clk
);

always@(posedge clk or negedge rst_n) begin
   if (!rst_n)
       o_clk <= 1'b0;
   else
       o_clk <= ~o_clk;
end

endmodule
```

#### With cnt

```verilog
module div2 (
   input      clk,
   input      rst_n,
   output reg o_clk
);

reg cnt;

always@(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
       o_clk <= 1'b0;
       cnt <= 1'b0;
   end
   else begin
       o_clk <= (cnt < 1) ? 1'b0 : 1'b1;
       cnt <= cnt + 1'b1;
   end
end

endmodule
```

### **Divide-by-N Circuit**
For **odd N**: Use both posedge and negedge counters, OR their outputs for 50% duty cycle.

```verilog
module divn    (
  input  clk,
  input  rst_n,
  output o_clk
);

parameter WIDTH = 3;
parameter N    = 6;

reg [WIDTH-1:0] cnt_p;
reg [WIDTH-1:0] cnt_n;
reg             clk_p;
reg             clk_n;

assign o_clk = (N == 1) ? clk :
               (N[0])   ? (clk_p | clk_n) : (clk_p);  // N[0]=1 means odd

always@(posedge clk or negedge rst_n) begin
  if (!rst_n)
    cnt_p <= 0;
  else
    cnt_p <= (cnt_p == (N-1)) ? 0 : cnt_p + 1;
end

always@(posedge clk or negedge rst_n) begin
  if (!rst_n)
    clk_p <= 1;
  else
    clk_p = (cnt_p < (N>>1));
end

always@(negedge clk or negedge rst_n) begin
  if (!rst_n)
    cnt_n <= 0;
  else
    cnt_n <= (cnt_n == (N-1)) ? 0 : cnt_n + 1;
end

always@(negedge clk or negedge rst_n) begin
  if (!rst_n)
    clk_n <= 1;
  else
    clk_n = (cnt_n < (N>>1));
end

endmodule
```

Divide-by-5 Circuit Waveform
![Divide-by-5 Circuit Waveform](https://i.imgur.com/AKh5gQR.png)

### **å¥‡æ•¸é™¤é » - 50% Duty Cycle**

**æŒ‘æˆ°ï¼š** å¶æ•¸é™¤é »é”åˆ° 50% duty cycle å¾ˆç°¡å–®ï¼ˆåœ¨è¨ˆæ•¸ä¸€åŠæ™‚ toggleï¼‰ã€‚å¥‡æ•¸é™¤é »ï¼ˆå¦‚ divide-by-3ï¼‰è¼ƒç‚ºæ£˜æ‰‹ï¼Œå› ç‚ºè¼¸å‡ºæœƒæœ‰ 33% æˆ– 66% duty cycleã€‚

**è§£æ±ºæ–¹æ¡ˆï¼š** åŒæ™‚ä½¿ç”¨ clock çš„ä¸Šå‡å’Œä¸‹é™é‚Šç·£ï¼Œä¸¦ä»¥ OR/XOR çµåˆï¼š

```
Divide-by-3 é”åˆ° 50% Duty Cycle çš„æ–¹æ³•ï¼š

1. åœ¨ rising edge å»ºç«‹ counterï¼ˆ0ã€1ã€2ï¼‰
2. ç”¢ç”Ÿ clk_pï¼šç•¶ cnt é”åˆ° threshold æ™‚ toggleï¼ˆposedgeï¼‰
3. ç”¢ç”Ÿ clk_nï¼šç•¶ cnt é”åˆ° threshold æ™‚ toggleï¼ˆnegedgeï¼‰
4. Output = clk_p OR clk_nï¼ˆæˆ–æŸäº›æ¨¡å¼ä½¿ç”¨ XORï¼‰

        clk:    â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
                 â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜
        cnt:     0   1   2   0   1   2   0   1   2
        clk_p:  â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€
                     â””â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”˜
        clk_n:  â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€
                       â””â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”˜
        output: â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        (OR)         â””â”€â”€â”€â”˜           â””â”€â”€â”€â”˜

negedge è¨Šè™Ÿã€Œå¡«è£œã€äº†é–“éš™ï¼Œé”åˆ° 50% duty cycleã€‚
```

**åŸç†ï¼š** Negative-edge triggered è¨Šè™Ÿç›¸ä½åç§»äº†åŠå€‹ clock periodï¼Œå› æ­¤ç•¶ OR åœ¨ä¸€èµ·æ™‚ï¼Œçµ„åˆè¼¸å‡ºå…·æœ‰ç›¸ç­‰çš„ high å’Œ low æ™‚é–“ã€‚

**FPGA è€ƒé‡ï¼š** æ­¤æŠ€è¡“ç”¢ç”Ÿ combinational è¼¸å‡ºï¼Œä¸æ‡‰ç›´æ¥é©…å‹• FPGA clock ç¶²è·¯ã€‚è«‹ä½¿ç”¨ PLL/DLL é€²è¡Œæ­£ç¢ºçš„ clock ç”¢ç”Ÿã€‚

**ğŸ¯ é™¤é »é›»è·¯å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œå¦‚ä½•å¯¦ç¾ Divide-by-2ï¼Ÿã€** | æœ€ç°¡å–®ï¼š`always @(posedge clk) o_clk <= ~o_clk;`ï¼Œæ¯å€‹ rising edge toggle ä¸€æ¬¡ |
| **ã€ŒDivide-by-N é›»è·¯éœ€è¦å¤šå°‘ bits çš„ counterï¼Ÿã€** | `âŒˆlogâ‚‚(N)âŒ‰` bitsï¼Œä¾‹å¦‚ divide-by-5 éœ€è¦ 3 bits |
| **ã€Œå¥‡æ•¸é™¤é »å¦‚ä½•é”åˆ° 50% duty cycleï¼Ÿã€** | åŒæ™‚ç”¨ posedge å’Œ negedge countersï¼Œç”¨ OR çµåˆå…©è€…çš„è¼¸å‡ºï¼Œnegedge è¨Šè™Ÿã€Œå¡«è£œã€é–“éš™ |
| **ã€Œç‚ºä½•ä¸èƒ½åªç”¨ä¸€å€‹ counter åšå¥‡æ•¸é™¤é » 50% duty cycleï¼Ÿã€** | å› ç‚ºå¥‡æ•¸ç„¡æ³•å¹³å‡åˆ†æˆå…©åŠï¼Œå–®ä¸€ counter åªèƒ½ç”¢ç”Ÿ (N-1)/2N æˆ– (N+1)/2N çš„ duty cycle |
| **ã€ŒDivide-by-1.5 å¯èƒ½å—ï¼Ÿã€** | ä¸èƒ½ç›´æ¥ç”¨æ•¸ä½é›»è·¯å¯¦ç¾åˆ†æ•¸é™¤é »ï¼Œéœ€ç”¨ PLL æˆ–ç‰¹æ®ŠæŠ€å·§ï¼ˆå¦‚ divide-by-3 é…åˆ DDRï¼‰ |
| **ã€Œæ‰‹å¯« Divide-by-3 çš„ Verilogï¼Ÿã€** | é—œéµï¼šå…©å€‹ countersï¼ˆposedge/negedgeï¼‰ã€threshold æ¯”è¼ƒã€OR çµåˆè¼¸å‡º |

### **Glitch-free Clock Mux**

å‹•æ…‹åˆ‡æ› clock ä¾†æºæ™‚ï¼ˆä¾‹å¦‚ç”¨æ–¼é›»æºç®¡ç†ï¼‰ï¼Œæ¨™æº– MUX å¯èƒ½ç”¢ç”Ÿ glitches å°è‡´é›»è·¯æ•…éšœã€‚

**ç°¡å–® MUX çš„å•é¡Œï¼š**
```
clk_a:  â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”Œâ”€â”€
          â””â”€â”˜   â””â”€â”˜   â””â”€â”˜
clk_b:  â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œ
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜
sel:    â”€â”€â”€â”€â”€â”€â”€â”€â”
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
output: â”€â”€â” â”Œâ”€â”€â”€X GLITCH! â”€â”€
          â””â”€â”˜   â†‘
```

**è§£æ±ºæ–¹æ¡ˆï¼šBreak-Before-Make with Feedback**

```
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                   â”‚                               â”‚
    sel â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚â–º[SYNC]â”€â”€â”¬â”€â”€â–º[NEG-FF]â”€â”€â–ºANDâ”€â”€â”€â”€â”¼â”€â”€â–º
                   â”‚         â”‚              â”‚      â”‚
    clk_a â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
                   â”‚         â”‚                     â”‚
                   â”‚    â—„â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                   â”‚    â”‚    â”‚                     â”‚
    sel' â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚â–º[SYNC]â”€â”€â”´â”€â”€â–º[NEG-FF]â”€â”€â–ºANDâ”€â”€â”€â”€â”¼â”€â”€â–º OR â”€â”€â–º clk_out
                   â”‚                        â”‚      â”‚
    clk_b â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
                   â”‚                               â”‚
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

é—œéµé‡é»ï¼š
1. Negative-edge FFs ç¢ºä¿åˆ‡æ›ç™¼ç”Ÿåœ¨ clock LOW æ™‚
2. Feedback ç¢ºä¿ã€Œbreak-before-makeã€ï¼ˆèˆŠ clock åœæ­¢å¾Œæ–° clock æ‰é–‹å§‹ï¼‰
3. Synchronizers é˜²æ­¢ async select é€ æˆçš„ metastability
```

**Verilog å¯¦ç¾ï¼š**
```verilog
module glitch_free_clk_mux (
    input  clk_a, clk_b,
    input  sel,           // 0=clk_a, 1=clk_b
    output clk_out
);

reg sel_a_sync1, sel_a_sync2, sel_a_neg;
reg sel_b_sync1, sel_b_sync2, sel_b_neg;

// åŒæ­¥ select åˆ° clk_a domain
always @(posedge clk_a) begin
    sel_a_sync1 <= ~sel & ~sel_b_neg;  // åŒ…å« feedback
    sel_a_sync2 <= sel_a_sync1;
end

// åœ¨ clk_a çš„ negative edge æš«å­˜
always @(negedge clk_a)
    sel_a_neg <= sel_a_sync2;

// åŒæ­¥ select åˆ° clk_b domain
always @(posedge clk_b) begin
    sel_b_sync1 <= sel & ~sel_a_neg;   // åŒ…å« feedback
    sel_b_sync2 <= sel_b_sync1;
end

// åœ¨ clk_b çš„ negative edge æš«å­˜
always @(negedge clk_b)
    sel_b_neg <= sel_b_sync2;

// Gated clocks
wire clk_a_gated = clk_a & sel_a_neg;
wire clk_b_gated = clk_b & sel_b_neg;

assign clk_out = clk_a_gated | clk_b_gated;

endmodule
```

**é¢è©¦å•é¡Œï¼š** ã€Œç‚ºä½•ä½¿ç”¨ negative-edge triggered FFsï¼Ÿã€
**å›ç­”ï¼š** ç¢ºä¿ enable è¨Šè™Ÿåƒ…åœ¨ clock ç‚º LOW æ™‚è®ŠåŒ–ï¼Œé˜²æ­¢è¼¸å‡ºç”¢ç”Ÿä»»ä½• partial clock pulsesï¼ˆglitchesï¼‰ã€‚

### **é™¤æ³•æ¼”ç®—æ³•**

ä½¿ç”¨ **shift-subtract**ï¼ˆrestoring divisionï¼‰æ–¹æ³•çš„ç¡¬é«”é™¤æ³•ï¼š

```verilog
module divider #(
    parameter WIDTH = 32
)(
    input  [WIDTH-1:0] dividend,
    input  [WIDTH-1:0] divisor,
    output reg [WIDTH-1:0] quotient,
    output reg [WIDTH-1:0] remainder
);

reg [2*WIDTH-1:0] temp_dividend;
reg [2*WIDTH-1:0] temp_divisor;
integer i;

always @(*) begin
    // åˆå§‹åŒ–ï¼šdividend åœ¨ä½ä½å…ƒï¼Œé«˜ä½å…ƒç‚ºé›¶
    temp_dividend = {{WIDTH{1'b0}}, dividend};
    temp_divisor  = {divisor, {WIDTH{1'b0}}};

    for (i = 0; i < WIDTH; i = i + 1) begin
        // å·¦ç§» 1 ä½
        temp_dividend = {temp_dividend[2*WIDTH-2:0], 1'b0};

        // æ¯”è¼ƒä¸¦ç›¸æ¸›
        if (temp_dividend[2*WIDTH-1:WIDTH] >= divisor) begin
            temp_dividend[2*WIDTH-1:WIDTH] = temp_dividend[2*WIDTH-1:WIDTH] - divisor;
            temp_dividend[0] = 1'b1;  // è¨­å®š quotient bit
        end
    end

    quotient  = temp_dividend[WIDTH-1:0];
    remainder = temp_dividend[2*WIDTH-1:WIDTH];
end

endmodule
```

**æ¼”ç®—æ³•æ­¥é©Ÿï¼š**
1. å°‡ dividend æ”¾åœ¨ä½åŠéƒ¨ï¼Œé«˜åŠéƒ¨ç‚ºé›¶
2. å°æ–¼æ¯å€‹ bit ä½ç½®ï¼š
   - å°‡çµ„åˆæš«å­˜å™¨å·¦ç§» 1 ä½
   - è‹¥é«˜åŠéƒ¨ â‰¥ divisorï¼Œæ¸›å» divisor ä¸¦è¨­å®š quotient bit = 1
   - å¦å‰‡ quotient bit = 0
3. ç¶“é WIDTH æ¬¡è¿­ä»£å¾Œï¼šquotient åœ¨ä½åŠéƒ¨ï¼Œremainder åœ¨é«˜åŠéƒ¨

**ç¯„ä¾‹ï¼ˆ8 Ã· 3ï¼‰ï¼š**
```
åˆå§‹ï¼š    [0000][1000]  (dividend=8, divisor=3)
å·¦ç§»ï¼š    [0001][000_]  upper=1 < 3, Q=0
å·¦ç§»ï¼š    [0010][00_0]  upper=2 < 3, Q=0
å·¦ç§»ï¼š    [0100][0_00]  upper=4 â‰¥ 3, ç›¸æ¸›: [0001][0_01]
å·¦ç§»ï¼š    [0010][_010]  upper=2 < 3, Q=0
çµæœï¼š    quotient=0010(2), remainder=0010(2)
          8 Ã· 3 = 2 é¤˜ 2 âœ“
```

### **åºåˆ—åµæ¸¬å™¨**

åœ¨ä¸²åˆ—è¼¸å…¥æµä¸­åµæ¸¬ç‰¹å®š bit patternï¼ˆå¸¸è¦‹é¢è©¦é¡Œï¼‰ã€‚

**ç¯„ä¾‹ï¼šåµæ¸¬ "1011"ï¼ˆoverlappingï¼‰**

```
ç‹€æ…‹åœ–ï¼š
S0 (idle) --1--> S1 (å¾—åˆ° "1")
S0        --0--> S0
S1        --0--> S2 (å¾—åˆ° "10")
S1        --1--> S1 (å¾—åˆ° "1")
S2        --1--> S3 (å¾—åˆ° "101")
S2        --0--> S0
S3        --1--> S1 + OUTPUT (å¾—åˆ° "1011", output=1)
S3        --0--> S2 (å¾—åˆ° "10")
```

```verilog
module seq_detector_1011 (
    input  clk,
    input  rst_n,
    input  din,
    output reg detected
);

// State encoding
localparam S0 = 2'b00;  // Idle
localparam S1 = 2'b01;  // Got "1"
localparam S2 = 2'b10;  // Got "10"
localparam S3 = 2'b11;  // Got "101"

reg [1:0] state, next_state;

// State register
always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        state <= S0;
    else
        state <= next_state;
end

// Next state logic
always @(*) begin
    case (state)
        S0: next_state = din ? S1 : S0;
        S1: next_state = din ? S1 : S2;
        S2: next_state = din ? S3 : S0;
        S3: next_state = din ? S1 : S2;  // Overlap: "1011" ends with "1"
        default: next_state = S0;
    endcase
end

// Output logic (Mealy: depends on state + input)
always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        detected <= 1'b0;
    else
        detected <= (state == S3) && din;  // "1011" detected
end

endmodule
```

**é—œéµé‡é»ï¼š**
- **Overlapping åµæ¸¬**ï¼šåµæ¸¬åˆ° "1011" å¾Œï¼Œå¯ç«‹å³é–‹å§‹åµæ¸¬ä¸‹ä¸€å€‹åºåˆ—
- **Non-overlapping**ï¼šåµæ¸¬å¾Œè¿”å› S0
- ç‹€æ…‹æ•¸ = pattern é•·åº¦ï¼ˆå°æ–¼ç°¡å–® patternsï¼‰

### **è‡ªå‹•å”®è³£æ©Ÿ FSMï¼ˆç¶“å…¸é¢è©¦é¡Œï¼‰**

> **ç¬¬25é¡Œï¼šè¨­è¨ˆä¸€å€‹è‡ªå‹•é£²æ–™å”®è³£æ©Ÿï¼Œé£²æ–™10åˆ†éŒ¢ï¼Œç¡¬å¹£æœ‰5åˆ†å’Œ10åˆ†å…©ç¨®ï¼Œä¸¦è€ƒæ…®æ‰¾é›¶ã€‚**

é€™æ˜¯æ•¸ä½ IC é¢è©¦ä¸­æœ€ç¶“å…¸çš„ FSM è¨­è¨ˆé¡Œä¹‹ä¸€ã€‚é—œéµåœ¨æ–¼æ­£ç¢ºå®šç¾©ç‹€æ…‹ã€è¼¸å…¥å’Œè¼¸å‡ºã€‚

**å•é¡Œåˆ†æï¼š**
- è¼¸å…¥ï¼š`coin_5`ï¼ˆæŠ•å…¥5åˆ†ï¼‰ã€`coin_10`ï¼ˆæŠ•å…¥10åˆ†ï¼‰
- è¼¸å‡ºï¼š`dispense`ï¼ˆå‡ºé£²æ–™ï¼‰ã€`change`ï¼ˆæ‰¾é›¶5åˆ†ï¼‰
- é£²æ–™åƒ¹æ ¼ï¼š10åˆ†

**ç‹€æ…‹å®šç¾©ï¼š**

| ç‹€æ…‹ | å«ç¾© | ç´¯è¨ˆé‡‘é¡ |
|------|------|----------|
| S0 | åˆå§‹ç‹€æ…‹ | 0 åˆ† |
| S1 | å·²æŠ•å…¥ 5 åˆ† | 5 åˆ† |

**ç‹€æ…‹è½‰ç§»è¡¨ï¼š**

| ç•¶å‰ç‹€æ…‹ | è¼¸å…¥ | ä¸‹ä¸€ç‹€æ…‹ | dispense | change |
|----------|------|----------|----------|--------|
| S0 | ç„¡æŠ•å¹£ | S0 | 0 | 0 |
| S0 | coin_5 | S1 | 0 | 0 |
| S0 | coin_10 | S0 | 1 | 0 |
| S1 | ç„¡æŠ•å¹£ | S1 | 0 | 0 |
| S1 | coin_5 | S0 | 1 | 0 |
| S1 | coin_10 | S0 | 1 | 1 |

```verilog
module vending_machine (
    input  clk,
    input  rst_n,
    input  coin_5,      // æŠ•å…¥ 5 åˆ†
    input  coin_10,     // æŠ•å…¥ 10 åˆ†
    output reg dispense, // å‡ºé£²æ–™
    output reg change    // æ‰¾é›¶ 5 åˆ†
);

// ç‹€æ…‹å®šç¾©
localparam S0 = 1'b0;   // ç´¯è¨ˆ 0 åˆ†
localparam S1 = 1'b1;   // ç´¯è¨ˆ 5 åˆ†

reg state, next_state;

// ç‹€æ…‹æš«å­˜å™¨
always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        state <= S0;
    else
        state <= next_state;
end

// æ¬¡æ…‹é‚è¼¯ + è¼¸å‡ºé‚è¼¯ (Mealy machine)
always @(*) begin
    // é è¨­å€¼
    next_state = state;
    dispense = 1'b0;
    change = 1'b0;

    case (state)
        S0: begin
            if (coin_10) begin
                dispense = 1'b1;    // 10åˆ† â†’ ç›´æ¥å‡ºé£²æ–™
                next_state = S0;
            end
            else if (coin_5) begin
                next_state = S1;    // ç´¯è¨ˆ 5 åˆ†
            end
        end

        S1: begin
            if (coin_10) begin
                dispense = 1'b1;    // 5+10=15åˆ† â†’ å‡ºé£²æ–™
                change = 1'b1;      // æ‰¾é›¶ 5 åˆ†
                next_state = S0;
            end
            else if (coin_5) begin
                dispense = 1'b1;    // 5+5=10åˆ† â†’ å‡ºé£²æ–™
                next_state = S0;
            end
        end
    endcase
end

endmodule
```

**é¢è©¦é€²éšè¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œå¦‚æœé£²æ–™åƒ¹æ ¼æ˜¯ 15 åˆ†å‘¢ï¼Ÿã€** | éœ€è¦å¢åŠ  S2 ç‹€æ…‹ï¼ˆç´¯è¨ˆ 10 åˆ†ï¼‰ï¼Œç‹€æ…‹æ©Ÿè®Šæˆ 3 å€‹ç‹€æ…‹ |
| **ã€Œå¦‚ä½•è™•ç†åŒæ™‚æŠ•å…¥å…©å€‹ç¡¬å¹£ï¼Ÿã€** | å¯¦éš›ç¡¬é«”ä¸­ä¸å¯èƒ½åŒæ™‚ï¼Œä½†è‹¥éœ€è™•ç†å¯ç”¨å„ªå…ˆç´šé‚è¼¯ |
| **ã€ŒMoore vs Mealy å“ªå€‹æ›´é©åˆï¼Ÿã€** | Mealy æ›´é©åˆï¼Œå› ç‚ºè¼¸å‡ºéœ€è¦ç«‹å³åæ‡‰æŠ•å¹£å‹•ä½œ |
| **ã€Œå¦‚ä½•æ“´å±•æ”¯æ´é€€å¹£åŠŸèƒ½ï¼Ÿã€** | å¢åŠ  `refund` è¼¸å…¥å’Œå°æ‡‰çš„ç‹€æ…‹è½‰ç§» |

### **Johnson Counter**

Johnson counterï¼ˆtwisted ring counterï¼‰æ˜¯ä¸€å€‹å…·æœ‰åç›¸å›æˆçš„ shift registerã€‚

**N-bit Johnson counter å¾ªç’°ç¶“é 2N å€‹ç‹€æ…‹ï¼š**

```
4-bit Johnson Counter ç‹€æ…‹ï¼š
0000 â†’ 1000 â†’ 1100 â†’ 1110 â†’ 1111 â†’ 0111 â†’ 0011 â†’ 0001 â†’ 0000...
```

```verilog
module johnson_counter #(
    parameter N = 4
)(
    input  clk,
    input  rst_n,
    output reg [N-1:0] q
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        q <= {N{1'b0}};
    else
        q <= {~q[0], q[N-1:1]};  // å³ç§»ï¼Œå°‡åç›¸ LSB ç§»è‡³ MSB
end

endmodule
```

**Johnson vs Ring Counterï¼š**

| é¢å‘ | Ring Counter | Johnson Counter |
|--------|--------------|-----------------|
| **ç‹€æ…‹æ•¸** | N å€‹ç‹€æ…‹ | 2N å€‹ç‹€æ…‹ |
| **å›æˆ** | ç›´æ¥ï¼ˆQ[0] â†’ Q[N-1]ï¼‰| åç›¸ï¼ˆ~Q[0] â†’ Q[N-1]ï¼‰|
| **è‡ªå•Ÿå‹•** | å¦ | å¦ |
| **è§£ç¢¼** | æ¯ç‹€æ…‹ 1 å€‹ gate | æ¯ç‹€æ…‹ 1 å€‹ gate |

**æ‡‰ç”¨ï¼š**
- 2N é™¤é »
- å¤šç›¸ä½ clock ç”¢ç”Ÿ
- ç„¡ glitch è§£ç¢¼ï¼ˆæ¯æ¬¡è½‰æ›åªæœ‰ 1 bit è®ŠåŒ–ï¼‰

### **D è§¸ç™¼å™¨å¯¦ç¾ N é€²åˆ¶è¨ˆæ•¸å™¨ï¼ˆç¶“å…¸é¢è©¦é¡Œï¼‰**

> **ç¬¬75é¡Œï¼ˆè¯ç‚ºï¼‰ï¼šç”¨ D è§¸ç™¼å™¨åšå€‹ 4 é€²åˆ¶çš„è¨ˆæ•¸å™¨**

é€™æ˜¯æ¸¬è©¦æ™‚åºé‚è¼¯è¨­è¨ˆåŸºç¤çš„ç¶“å…¸é¡Œç›®ã€‚éœ€è¦ç†è§£ D flip-flop çš„ç‰¹æ€§ä¸¦è¨­è¨ˆé©ç•¶çš„å›æˆé‚è¼¯ã€‚

**4 é€²åˆ¶è¨ˆæ•¸å™¨è¨­è¨ˆï¼ˆè¨ˆæ•¸ 0â†’1â†’2â†’3â†’0...ï¼‰ï¼š**

**åˆ†æï¼š**
- éœ€è¦ 2 å€‹ D flip-flopï¼ˆ2 bits å¯è¡¨ç¤º 0-3ï¼‰
- ç‹€æ…‹è½‰ç§»ï¼š00 â†’ 01 â†’ 10 â†’ 11 â†’ 00

**ç‹€æ…‹è½‰ç§»è¡¨ï¼š**

| ç¾æ…‹ Q1Q0 | æ¬¡æ…‹ Q1'Q0' | D1 | D0 |
|-----------|-------------|----|----|
| 00 | 01 | 0 | 1 |
| 01 | 10 | 1 | 0 |
| 10 | 11 | 1 | 1 |
| 11 | 00 | 0 | 0 |

**å¾å¡è«¾åœ–æ¨å° D è¼¸å…¥ï¼š**

```
D0 = Q0'ï¼ˆQ0 çš„åç›¸ï¼‰
D1 = Q1 âŠ• Q0ï¼ˆQ1 èˆ‡ Q0 çš„ XORï¼‰
```

```verilog
// æ–¹æ³•ä¸€ï¼šè¡Œç‚ºç´šæè¿°ï¼ˆæœ€å¸¸ç”¨ï¼‰
module counter_4_behavioral (
    input  clk,
    input  rst_n,
    output reg [1:0] count
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        count <= 2'b00;
    else if (count == 2'b11)
        count <= 2'b00;
    else
        count <= count + 1'b1;
end

endmodule

// æ–¹æ³•äºŒï¼šçµæ§‹ç´šæè¿°ï¼ˆå±•ç¤º D-FF ç‰¹æ€§ï¼‰
module counter_4_structural (
    input  clk,
    input  rst_n,
    output reg q1, q0
);

wire d1, d0;

// D è¼¸å…¥çš„çµ„åˆé‚è¼¯
assign d0 = ~q0;           // D0 = Q0'
assign d1 = q1 ^ q0;       // D1 = Q1 XOR Q0

// D flip-flops
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        q1 <= 1'b0;
        q0 <= 1'b0;
    end else begin
        q1 <= d1;
        q0 <= d0;
    end
end

endmodule
```

**æ“´å±•ï¼šä»»æ„ N é€²åˆ¶è¨ˆæ•¸å™¨**

```verilog
// é€šç”¨ N é€²åˆ¶è¨ˆæ•¸å™¨
module counter_n #(
    parameter N = 10  // 10 é€²åˆ¶è¨ˆæ•¸å™¨
)(
    input  clk,
    input  rst_n,
    output reg [$clog2(N)-1:0] count
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        count <= 0;
    else if (count == N - 1)
        count <= 0;
    else
        count <= count + 1'b1;
end

endmodule
```

**é¢è©¦é€²éšè¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œå¦‚ä½•ç”¨ D-FF åš 3 é€²åˆ¶è¨ˆæ•¸å™¨ï¼Ÿã€** | ç‹€æ…‹ 00â†’01â†’10â†’00ï¼Œéœ€è¦åœ¨ count==2 æ™‚æ­¸é›¶ |
| **ã€ŒåŒæ­¥è¨ˆæ•¸å™¨ vs ç•°æ­¥è¨ˆæ•¸å™¨ï¼Ÿã€** | åŒæ­¥ï¼šæ‰€æœ‰ FF å…±ç”¨æ™‚è„ˆï¼Œåˆ‡æ›åŒæ™‚ï¼›ç•°æ­¥ï¼šå‰ç´šè¼¸å‡ºé©…å‹•å¾Œç´šæ™‚è„ˆï¼Œæœ‰ ripple delay |
| **ã€Œç‚ºä½•åŒæ­¥è¨ˆæ•¸å™¨æ›´å¸¸ç”¨ï¼Ÿã€** | æ™‚åºå¯é æ¸¬ï¼Œå¯é€²è¡Œ STA åˆ†æï¼Œé©åˆé«˜é€Ÿè¨­è¨ˆ |
| **ã€Œå¦‚ä½•åšå¯é ç½®åˆå€¼çš„è¨ˆæ•¸å™¨ï¼Ÿã€** | åŠ å…¥ load è¨Šè™Ÿå’Œ data è¼¸å…¥ï¼Œload æœ‰æ•ˆæ™‚è¼‰å…¥åˆå€¼ |

### **Round Robin Arbiter**

Round-robin arbiter ä»¥å…¬å¹³ã€è¼ªæ›¿çš„æ–¹å¼æˆäºˆå¤šå€‹è«‹æ±‚è€…å­˜å–æ¬Šã€‚æ¯æ¬¡æˆæ¬Šå¾Œï¼Œå„ªå…ˆæ¬Šè¼ªè½‰ï¼Œä½¿æœ€å¾Œè¢«æˆæ¬Šçš„è«‹æ±‚è€…å…·æœ‰æœ€ä½å„ªå…ˆæ¬Šã€‚

**é—œéµéœ€æ±‚ï¼š**
- å–®é€±æœŸä»²è£ï¼ˆæ¯å€‹ cycle æˆæ¬Šä¸åŒè«‹æ±‚è€…ï¼‰
- ç’°ç¹ï¼ˆå¾æœ€å¾Œä¸€å€‹è«‹æ±‚è€…è¼ªè½‰åˆ°ç¬¬ä¸€å€‹ï¼‰
- Work-conservingï¼ˆæœ‰ pending requests æ™‚ç„¡ idle cyclesï¼‰

**ä½¿ç”¨ Thermometer Mask å¯¦ç¾ï¼š**

```verilog
module round_robin_arbiter #(
    parameter N = 4
)(
    input  [N-1:0] req,
    input  clk, rst_n,
    output reg [N-1:0] grant
);

reg [N-1:0] mask;  // Thermometer-encoded mask

wire [N-1:0] masked_req = req & mask;
wire [N-1:0] unmasked_grant, masked_grant;

// å° masked requests çš„ priority encoder
assign masked_grant = masked_req & (~masked_req + 1);  // éš”é›¢æœ€ä½è¨­å®šä½å…ƒ

// å°æ‰€æœ‰ requests çš„ priority encoderï¼ˆfallbackï¼‰
assign unmasked_grant = req & (~req + 1);

// è‹¥æœ‰ masked request å‰‡ä½¿ç”¨ maskedï¼Œå¦å‰‡ä½¿ç”¨ unmasked
wire [N-1:0] next_grant = |masked_req ? masked_grant : unmasked_grant;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        grant <= 0;
        mask <= {N{1'b1}};
    end else if (|req) begin
        grant <= next_grant;
        // æ›´æ–° maskï¼šæ‰€æœ‰é«˜æ–¼æˆæ¬Šä½ç½®çš„ä½å…ƒ = 1
        mask <= ~((next_grant << 1) - 1) | next_grant;
    end else begin
        grant <= 0;
    end
end

endmodule
```

**Thermometer Mask é‹ä½œåŸç†ï¼š**
```
4 å€‹ requestors çš„ç¯„ä¾‹ï¼ˆreq[3:0]ï¼‰ï¼š

åˆå§‹ï¼šmask = 1111, req = 1010
  masked_req = 1010 & 1111 = 1010
  grant = 0010ï¼ˆæœ€ä½è¨­å®šä½å…ƒï¼‰
  new mask = 1100ï¼ˆé®è”½å·²æˆæ¬ŠåŠä»¥ä¸‹ä½å…ƒï¼‰

ä¸‹ä¸€æ¬¡ï¼šmask = 1100, req = 1010
  masked_req = 1010 & 1100 = 1000
  grant = 1000
  new mask = 0000 â†’ ç’°ç¹è‡³ 1111

ä¸‹ä¸€æ¬¡ï¼šmask = 1111, req = 1010
  grant = 0010ï¼ˆå›åˆ°é–‹å§‹ï¼‰
```

**æ‡‰ç”¨ï¼š**
- Bus ä»²è£ï¼ˆAMBA interconnectï¼‰
- Memory controller è«‹æ±‚è™•ç†
- Network-on-Chip routing
- DMA channel æ’ç¨‹

### **CRCï¼ˆå¾ªç’°å†—é¤˜æ ¡é©—ï¼‰**

CRCï¼ˆCyclic Redundancy Checkï¼‰æ˜¯é€šè¨Šé ˜åŸŸä¸­æœ€å¸¸ç”¨çš„éŒ¯èª¤æª¢æ¸¬æ–¹æ³•ï¼Œç”¨æ–¼ç¢ºä¿è³‡æ–™å‚³è¼¸çš„å¯é æ€§ã€‚

**åŸºæœ¬åŸç†ï¼š**

CRC é€éå°‡è³‡æ–™è¦–ç‚ºå¤šé …å¼ï¼Œèˆ‡ç”Ÿæˆå¤šé …å¼ï¼ˆGenerator Polynomialï¼‰é€²è¡Œæ¨¡ 2 é™¤æ³•ï¼Œå¾—åˆ°é¤˜æ•¸ä½œç‚ºæ ¡é©—ç¢¼ã€‚

```
ç™¼é€ç«¯ï¼š
  åŸå§‹è³‡æ–™ D(x) Ã— x^r Ã· G(x) = Q(x) ... R(x)
  å‚³é€ï¼šD(x) Ã— x^r + R(x)ï¼ˆåŸå§‹è³‡æ–™å¾Œæ¥ CRC æ ¡é©—ç¢¼ï¼‰

æ¥æ”¶ç«¯ï¼š
  æ”¶åˆ°è³‡æ–™ Ã· G(x)
  é¤˜æ•¸ = 0 â†’ è³‡æ–™æ­£ç¢º
  é¤˜æ•¸ â‰  0 â†’ è³‡æ–™æœ‰èª¤
```

**å¸¸è¦‹ CRC æ¨™æº–ï¼š**

| æ¨™æº– | å¤šé …å¼ | ä½å¯¬ | æ‡‰ç”¨ |
|------|--------|------|------|
| **CRC-8** | xâ¸+xÂ²+x+1 | 8 bit | I2Cã€ATM |
| **CRC-16** | xÂ¹â¶+xÂ¹âµ+xÂ²+1 | 16 bit | USBã€Modbus |
| **CRC-32** | xÂ³Â²+xÂ²â¶+xÂ²Â³+...+1 | 32 bit | Ethernetã€ZIP |

**Verilog å¯¦ç¾ï¼ˆä¸¦è¡Œè¨ˆç®—ï¼‰ï¼š**

```verilog
// CRC-8 ä¸¦è¡Œå¯¦ç¾ï¼ˆä»¥ x^8 + x^2 + x + 1 ç‚ºä¾‹ï¼‰
module crc8_parallel (
    input  clk,
    input  rst_n,
    input  data_valid,
    input  [7:0] data_in,
    output reg [7:0] crc_out
);

// CRC å¤šé …å¼ï¼šx^8 + x^2 + x + 1 = 0x07
// ä¸¦è¡Œ CRC è¨ˆç®—çŸ©é™£ï¼ˆæ ¹æ“šå¤šé …å¼æ¨å°ï¼‰
wire [7:0] next_crc;

assign next_crc[0] = crc_out[0] ^ crc_out[6] ^ crc_out[7] ^ data_in[0] ^ data_in[6] ^ data_in[7];
assign next_crc[1] = crc_out[0] ^ crc_out[1] ^ crc_out[6] ^ data_in[0] ^ data_in[1] ^ data_in[6];
assign next_crc[2] = crc_out[0] ^ crc_out[1] ^ crc_out[2] ^ crc_out[6] ^ data_in[0] ^ data_in[1] ^ data_in[2] ^ data_in[6];
assign next_crc[3] = crc_out[1] ^ crc_out[2] ^ crc_out[3] ^ crc_out[7] ^ data_in[1] ^ data_in[2] ^ data_in[3] ^ data_in[7];
assign next_crc[4] = crc_out[2] ^ crc_out[3] ^ crc_out[4] ^ data_in[2] ^ data_in[3] ^ data_in[4];
assign next_crc[5] = crc_out[3] ^ crc_out[4] ^ crc_out[5] ^ data_in[3] ^ data_in[4] ^ data_in[5];
assign next_crc[6] = crc_out[4] ^ crc_out[5] ^ crc_out[6] ^ data_in[4] ^ data_in[5] ^ data_in[6];
assign next_crc[7] = crc_out[5] ^ crc_out[6] ^ crc_out[7] ^ data_in[5] ^ data_in[6] ^ data_in[7];

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        crc_out <= 8'hFF;  // åˆå§‹å€¼
    else if (data_valid)
        crc_out <= next_crc;
end

endmodule
```

**CRC vs å…¶ä»–éŒ¯èª¤æª¢æ¸¬ï¼š**

| æ–¹æ³• | æª¢éŒ¯èƒ½åŠ› | ç¡¬é«”æˆæœ¬ | æ‡‰ç”¨å ´æ™¯ |
|------|----------|----------|----------|
| **Parity** | å–® bit | æœ€ä½ | è¨˜æ†¶é«” |
| **Checksum** | å¤š bitï¼ˆå¼±ï¼‰| ä½ | IP header |
| **CRC** | å¤š bitï¼ˆå¼·ï¼‰| ä¸­ | Ethernetã€å„²å­˜ |
| **ECC** | å¯ç³¾éŒ¯ | é«˜ | DRAMã€Flash |

**é¢è©¦å¸¸è¦‹å•é¡Œï¼š**

| å•é¡Œ | ç­”æ¡ˆè¦é» |
|------|----------|
| **ã€ŒCRC å’Œ Parity æœ‰ä»€éº¼å€åˆ¥ï¼Ÿã€** | Parity åªèƒ½æª¢æ¸¬å¥‡æ•¸å€‹ bit éŒ¯èª¤ï¼›CRC å¯æª¢æ¸¬ burst error å’Œå¤š bit éŒ¯èª¤ |
| **ã€Œç‚ºä»€éº¼ç”¨ XOR å¯¦ç¾ï¼Ÿã€** | æ¨¡ 2 é™¤æ³•çš„æœ¬è³ªå°±æ˜¯ XOR æ“ä½œï¼Œç¡¬é«”å¯¦ç¾ç°¡å–®é«˜æ•ˆ |
| **ã€Œå¦‚ä½•é¸æ“‡ CRC å¤šé …å¼ï¼Ÿã€** | æ ¹æ“šè³‡æ–™é•·åº¦ã€éŒ¯èª¤æ¨¡å¼é¸æ“‡æ¨™æº–å¤šé …å¼ï¼ˆå¦‚ Ethernet ç”¨ CRC-32ï¼‰ |

### **Booth èˆ‡ Wallace Tree ä¹˜æ³•å™¨**

ä¹˜æ³•å™¨æ˜¯ DSP å’Œ CPU ä¸­çš„é—œéµé‹ç®—å–®å…ƒã€‚ç”±æ–¼ä¹˜æ³•æ“ä½œé‚è¼¯è¤‡é›œï¼Œå¾€å¾€è™•æ–¼ critical path ä¸Šï¼Œå„ªåŒ–ä¹˜æ³•å™¨å°ç³»çµ±æ€§èƒ½å½±éŸ¿å¾ˆå¤§ã€‚

**åŸºæœ¬é™£åˆ—ä¹˜æ³•å™¨çš„å•é¡Œï¼š**

```
å°æ–¼ N-bit Ã— N-bit ä¹˜æ³•ï¼š
  - ç”¢ç”Ÿ NÂ² å€‹ partial products
  - éœ€è¦ (N-1) å±¤åŠ æ³•å™¨
  - Delay = O(NÂ²)ï¼Œé¢ç© = O(NÂ²)
```

#### **Booth æ¼”ç®—æ³•**

Booth æ¼”ç®—æ³•é€éç·¨ç¢¼æ¸›å°‘éƒ¨åˆ†ç©çš„æ•¸é‡ï¼Œç‰¹åˆ¥å°æœ‰ç¬¦è™Ÿæ•¸ä¹˜æ³•æ•ˆç‡æ›´é«˜ã€‚

**Radix-2 Booth ç·¨ç¢¼ï¼š**

```
æª¢è¦–ä¹˜æ•¸ Y ç›¸é„°å…©ä½ (Yi, Yi-1)ï¼š
  00 â†’ 0ï¼ˆä¸æ“ä½œï¼‰
  01 â†’ +1ï¼ˆåŠ  Xï¼‰
  10 â†’ -1ï¼ˆæ¸› Xï¼‰
  11 â†’ 0ï¼ˆä¸æ“ä½œï¼‰

å‡è¨­ Y-1 = 0
```

**Radix-4 Booth ç·¨ç¢¼ï¼ˆModified Boothï¼‰ï¼š**

```
æª¢è¦–ä¹˜æ•¸ Y ä¸‰ä½ (Y2i+1, Y2i, Y2i-1)ï¼š
  000, 111 â†’ 0
  001, 010 â†’ +X
  011      â†’ +2X
  100      â†’ -2X
  101, 110 â†’ -X

å„ªé»ï¼šéƒ¨åˆ†ç©æ•¸é‡æ¸›åŠï¼ˆN/2 å€‹ï¼‰
```

**Radix-4 Booth éƒ¨åˆ†ç©ç”Ÿæˆï¼š**

```verilog
// Radix-4 Booth ç·¨ç¢¼éƒ¨åˆ†ç©ç”Ÿæˆ
module booth_pp_gen (
    input  signed [15:0] multiplicand,  // X
    input  [2:0] booth_code,            // {Y2i+1, Y2i, Y2i-1}
    output reg signed [16:0] partial_product
);

always @(*) begin
    case (booth_code)
        3'b000, 3'b111: partial_product = 17'd0;           // 0
        3'b001, 3'b010: partial_product = {multiplicand[15], multiplicand};  // +X
        3'b011:         partial_product = {multiplicand, 1'b0};              // +2X
        3'b100:         partial_product = -{multiplicand, 1'b0};             // -2X
        3'b101, 3'b110: partial_product = -{multiplicand[15], multiplicand}; // -X
        default:        partial_product = 17'd0;
    endcase
end

endmodule
```

#### **Wallace Tree**

Wallace Tree é€éä¸¦è¡Œå£“ç¸®éƒ¨åˆ†ç©ï¼Œæ¸›å°‘åŠ æ³•å±¤æ•¸ã€‚

**æ ¸å¿ƒæ€æƒ³ï¼šä½¿ç”¨ 3:2 å£“ç¸®å™¨ï¼ˆå…¨åŠ å™¨ï¼‰**

```
å‚³çµ±é€å±¤ç›¸åŠ ï¼šN-1 å±¤å»¶é²
Wallace Treeï¼šlogâ‚.â‚…(N) â‰ˆ 1.71 logâ‚‚(N) å±¤å»¶é²

8 å€‹éƒ¨åˆ†ç©çš„ Wallace Treeï¼š
  ç¬¬ 1 å±¤ï¼š8 â†’ 6ï¼ˆä½¿ç”¨ 2 å€‹ 3:2 å£“ç¸®å™¨ï¼‰
  ç¬¬ 2 å±¤ï¼š6 â†’ 4
  ç¬¬ 3 å±¤ï¼š4 â†’ 3
  ç¬¬ 4 å±¤ï¼š3 â†’ 2
  æœ€å¾Œï¼š2 å€‹æ•¸ç”¨ CPAï¼ˆCarry Propagate Adderï¼‰ç›¸åŠ 
```

**3:2 å£“ç¸®å™¨ï¼ˆå…¨åŠ å™¨ï¼‰ï¼š**

```verilog
// 3:2 Compressor = Full Adder
module compressor_3_2 (
    input  a, b, c,
    output sum, carry
);
    assign sum   = a ^ b ^ c;
    assign carry = (a & b) | (b & c) | (a & c);
endmodule
```

**4:2 å£“ç¸®å™¨ï¼ˆæé«˜æ•ˆç‡ï¼‰ï¼š**

```verilog
// 4:2 Compressor
// è¼¸å…¥ï¼š4 å€‹æ•¸ + 1 å€‹é€²ä½è¼¸å…¥
// è¼¸å‡ºï¼š2 å€‹æ•¸ + 1 å€‹é€²ä½è¼¸å‡º
module compressor_4_2 (
    input  a, b, c, d, cin,
    output sum, carry, cout
);
    wire t = a ^ b ^ c ^ d;
    assign sum   = t ^ cin;
    assign cout  = (a & b) | (c & d);  // ä¸ä¾è³´ cinï¼Œå¯ä¸¦è¡Œ
    assign carry = t ? cin : d;
endmodule
```

**Booth-Wallace ä¹˜æ³•å™¨æ¶æ§‹ï¼š**

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    Multiplicand â”€â”€â–ºâ”‚  Booth Encoder  â”‚â”€â”€â–º N/2 å€‹ Partial Products
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â”‚
                              â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  Wallace Tree   â”‚â”€â”€â–º 2 å€‹æ•¸ï¼ˆSum, Carryï¼‰
                    â”‚  (Compressors)  â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â”‚
                              â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  Final Adder    â”‚â”€â”€â–º Product
                    â”‚  (CPA/CLA)      â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**æ€§èƒ½æ¯”è¼ƒï¼š**

| ä¹˜æ³•å™¨é¡å‹ | éƒ¨åˆ†ç©æ•¸ | å»¶é²è¤‡é›œåº¦ | é¢ç© | é©ç”¨å ´æ™¯ |
|------------|----------|------------|------|----------|
| **é™£åˆ—ä¹˜æ³•å™¨** | NÂ² | O(N) | å¤§ | æ•™å­¸ç”¨é€” |
| **Booth** | N/2 | O(N) | ä¸­ | æ¸›å°‘éƒ¨åˆ†ç© |
| **Wallace Tree** | N | O(log N) | ä¸­ | æ¸›å°‘å»¶é² |
| **Booth + Wallace** | N/2 | O(log N) | æœ€å„ª | é«˜æ€§èƒ½è™•ç†å™¨ |

**é¢è©¦å¸¸è¦‹å•é¡Œï¼š**

| å•é¡Œ | ç­”æ¡ˆè¦é» |
|------|----------|
| **ã€ŒBooth æ¼”ç®—æ³•çš„å„ªé»ï¼Ÿã€** | æ¸›å°‘éƒ¨åˆ†ç©æ•¸é‡ï¼Œå°æœ‰ç¬¦è™Ÿæ•¸ç›´æ¥è™•ç†ï¼Œæ¸›å°‘é¢ç©å’ŒåŠŸè€— |
| **ã€Œç‚ºä»€éº¼ç”¨ Radix-4 è€Œé Radix-2ï¼Ÿã€** | éƒ¨åˆ†ç©æ¸›åŠï¼Œä½†ç·¨ç¢¼ç¨è¤‡é›œï¼ˆéœ€è™•ç† Â±2Xï¼‰ |
| **ã€ŒWallace Tree å¦‚ä½•æ¸›å°‘å»¶é²ï¼Ÿã€** | ä¸¦è¡Œå£“ç¸®å¤šå€‹éƒ¨åˆ†ç©ï¼Œå»¶é²å¾ O(N) é™ç‚º O(log N) |
| **ã€Œ4:2 å£“ç¸®å™¨æ¯” 3:2 å¥½åœ¨å“ªï¼Ÿã€** | cout ä¸ä¾è³´ cinï¼Œå¯æ›´å¿«åœ°ä¸¦è¡Œè¨ˆç®— |

### **LFSR èˆ‡ PRBSï¼ˆå½éš¨æ©Ÿåºåˆ—ï¼‰**

LFSRï¼ˆLinear Feedback Shift Registerï¼Œç·šæ€§åé¥‹ç§»ä½æš«å­˜å™¨ï¼‰æ˜¯æ•¸ä½é›»è·¯ä¸­ç”¢ç”Ÿå½éš¨æ©Ÿåºåˆ—çš„ç¶“å…¸æ–¹æ³•ï¼Œå»£æ³›ç”¨æ–¼æ¸¬è©¦ã€åŠ å¯†å’Œé€šè¨Šã€‚

**LFSR åŸºæœ¬çµæ§‹ï¼š**

```
Fibonacci çµæ§‹ï¼ˆå¤–éƒ¨ XORï¼‰ï¼š
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                  â”‚
â–¼                                  â”‚
[D3]â”€â”€â–º[D2]â”€â”€â–º[D1]â”€â”€â–º[D0]â”€â”€â–ºOut   â”‚
  â”‚      â”‚                         â”‚
  â””â”€â”€XORâ”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â†‘
  åé¥‹å¤šé …å¼æ±ºå®šå“ªäº›ä½åƒèˆ‡ XOR

Galois çµæ§‹ï¼ˆå…§éƒ¨ XORï¼‰ï¼š
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      â†“XOR        â†“XOR            â”‚
[D3]â”€â”€â–º[D2]â”€â”€â–º[D1]â”€â”€â–º[D0]â”€â”€â–ºOut â”€â”€â”€â”˜
```

**æœ€å¤§é•·åº¦åºåˆ—ï¼ˆM-sequenceï¼‰ï¼š**

ä½¿ç”¨æœ¬åŸå¤šé …å¼ï¼ˆPrimitive Polynomialï¼‰æ™‚ï¼ŒN-bit LFSR å¯ç”¢ç”Ÿ 2^N - 1 å€‹ä¸é‡è¤‡ç‹€æ…‹ã€‚

**å¸¸ç”¨ PRBS å¤šé …å¼ï¼š**

| åºåˆ— | å¤šé …å¼ | é•·åº¦ | æ‡‰ç”¨ |
|------|--------|------|------|
| **PRBS-7** | xâ· + xâ¶ + 1 | 127 | çŸ­è·æ¸¬è©¦ |
| **PRBS-9** | xâ¹ + xâµ + 1 | 511 | éŸ³é »æ¸¬è©¦ |
| **PRBS-15** | xÂ¹âµ + xÂ¹â´ + 1 | 32767 | é€šè¨Š |
| **PRBS-23** | xÂ²Â³ + xÂ¹â¸ + 1 | 8M | é«˜é€Ÿ SerDes |
| **PRBS-31** | xÂ³Â¹ + xÂ²â¸ + 1 | 2G | èª¤ç¢¼ç‡æ¸¬è©¦ |

**Verilog å¯¦ç¾ï¼ˆPRBS-7ï¼‰ï¼š**

```verilog
// PRBS-7 ç”Ÿæˆå™¨ï¼ˆx^7 + x^6 + 1ï¼‰
module prbs7_gen (
    input  clk,
    input  rst_n,
    input  enable,
    output prbs_out,
    output reg [6:0] lfsr
);

wire feedback = lfsr[6] ^ lfsr[5];  // x^7 XOR x^6

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        lfsr <= 7'b1111111;  // éé›¶ç¨®å­
    else if (enable)
        lfsr <= {lfsr[5:0], feedback};
end

assign prbs_out = lfsr[6];

endmodule
```

**LFSR æ‡‰ç”¨å ´æ™¯ï¼š**

| æ‡‰ç”¨ | èªªæ˜ |
|------|------|
| **BIST** | æ¸¬è©¦å‘é‡ç”Ÿæˆå’ŒéŸ¿æ‡‰å£“ç¸® |
| **Scrambler** | è³‡æ–™æ“¾ç¢¼ï¼ˆæ¶ˆé™¤é€£çºŒ 0/1ï¼‰ |
| **CRC** | å¾ªç’°å†—é¤˜æ ¡é©—ï¼ˆGalois çµæ§‹ï¼‰ |
| **åŠ å¯†** | æµå¯†ç¢¼ç¨®å­ |
| **è¨ˆæ•¸å™¨æ›¿ä»£** | ä½åŠŸè€—å½è¨ˆæ•¸ï¼ˆæ¯æ¬¡åªç¿»è½‰ 1-2 bitï¼‰ |

**é¢è©¦å¸¸è¦‹å•é¡Œï¼š**

| å•é¡Œ | ç­”æ¡ˆè¦é» |
|------|----------|
| **ã€ŒLFSR ç‚ºä»€éº¼ä¸èƒ½åˆå§‹åŒ–ç‚ºå…¨ 0ï¼Ÿã€** | 0 XOR 0 = 0ï¼Œæœƒæ°¸é å¡åœ¨å…¨ 0 ç‹€æ…‹ï¼ˆé–å®šç‹€æ…‹ï¼‰ |
| **ã€Œå¦‚ä½•é”åˆ°æœ€å¤§é•·åº¦åºåˆ—ï¼Ÿã€** | ä½¿ç”¨æœ¬åŸå¤šé …å¼ï¼Œç¢ºä¿åé¥‹æŠ½é ­æ­£ç¢º |
| **ã€ŒFibonacci å’Œ Galois çµæ§‹çš„å€åˆ¥ï¼Ÿã€** | Fibonacci å¤–éƒ¨ XOR çµæ§‹ç°¡å–®ï¼›Galois å…§éƒ¨ XOR å»¶é²æ›´ä½ |
| **ã€ŒPRBS ç”¨æ–¼ SerDes æ¸¬è©¦çš„å„ªé»ï¼Ÿã€** | åŒ…å«æ‰€æœ‰å¯èƒ½çš„ä½æ¨¡å¼çµ„åˆï¼Œå¯æ¸¬è©¦ ISI å’ŒæŠ–å‹• |

### **ä¸²ä¸¦è½‰æ›èˆ‡ä¸¦ä¸²è½‰æ›**

ä¸²ä¸¦è½‰æ›ï¼ˆSerial-to-Parallelï¼‰å’Œä¸¦ä¸²è½‰æ›ï¼ˆParallel-to-Serialï¼‰æ˜¯æ•¸ä½é€šè¨Šçš„åŸºç¤é›»è·¯ï¼Œæ ¸å¿ƒæ€æƒ³æ˜¯ç”¨é¢ç©æ›é€Ÿåº¦ã€‚

**ä¸²è½‰ä¸¦ï¼ˆSerial-to-Parallelï¼‰ï¼š**

```
Serial In â”€â”€â–º[Shift Register]â”€â”€â–º Parallel Out[N-1:0]

æ™‚åºåœ–ï¼š
CLK:      â”€â”â”Œâ”€â”â”Œâ”€â”â”Œâ”€â”â”Œâ”€â”â”Œâ”€â”â”Œâ”€â”â”Œâ”€â”â”Œâ”€
Serial:   â”€â”€D0â”€D1â”€D2â”€D3â”€D4â”€D5â”€D6â”€D7â”€â”€
                              â†“
Parallel: â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[D7:D0]â”€â”€ (æ¯ 8 å€‹ clock è¼¸å‡ºä¸€æ¬¡)
```

**Verilog å¯¦ç¾ï¼ˆä¸²è½‰ä¸¦ï¼‰ï¼š**

```verilog
// 8-bit ä¸²è½‰ä¸¦ï¼ˆMSB firstï¼‰
module serial_to_parallel #(
    parameter WIDTH = 8
)(
    input  clk,
    input  rst_n,
    input  serial_in,
    input  serial_valid,
    output reg [WIDTH-1:0] parallel_out,
    output reg parallel_valid
);

reg [WIDTH-1:0] shift_reg;
reg [$clog2(WIDTH)-1:0] cnt;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg      <= {WIDTH{1'b0}};
        cnt            <= 0;
        parallel_out   <= {WIDTH{1'b0}};
        parallel_valid <= 1'b0;
    end else if (serial_valid) begin
        shift_reg <= {shift_reg[WIDTH-2:0], serial_in};  // å·¦ç§»ï¼Œæ–°ä½é€² LSB

        if (cnt == WIDTH - 1) begin
            parallel_out   <= {shift_reg[WIDTH-2:0], serial_in};
            parallel_valid <= 1'b1;
            cnt            <= 0;
        end else begin
            parallel_valid <= 1'b0;
            cnt            <= cnt + 1;
        end
    end else begin
        parallel_valid <= 1'b0;
    end
end

endmodule
```

**ä¸¦è½‰ä¸²ï¼ˆParallel-to-Serialï¼‰ï¼š**

```verilog
// 8-bit ä¸¦è½‰ä¸²ï¼ˆMSB firstï¼‰
module parallel_to_serial #(
    parameter WIDTH = 8
)(
    input  clk,
    input  rst_n,
    input  [WIDTH-1:0] parallel_in,
    input  load,           // è¼‰å…¥ä¸¦è¡Œè³‡æ–™
    output serial_out,
    output busy
);

reg [WIDTH-1:0] shift_reg;
reg [$clog2(WIDTH):0] cnt;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= {WIDTH{1'b0}};
        cnt       <= 0;
    end else if (load && cnt == 0) begin
        shift_reg <= parallel_in;
        cnt       <= WIDTH;
    end else if (cnt > 0) begin
        shift_reg <= {shift_reg[WIDTH-2:0], 1'b0};  // å·¦ç§»
        cnt       <= cnt - 1;
    end
end

assign serial_out = shift_reg[WIDTH-1];  // MSB first
assign busy = (cnt != 0);

endmodule
```

**å¯¦ç¾æ–¹å¼æ¯”è¼ƒï¼š**

| æ–¹æ³• | é©ç”¨å ´æ™¯ | å„ªé» | ç¼ºé» |
|------|----------|------|------|
| **ç§»ä½æš«å­˜å™¨** | è³‡æ–™é‡å° | ç°¡å–®ã€ä½å»¶é² | å›ºå®šä½å¯¬ |
| **FIFO** | è·¨æ™‚é˜åŸŸ | å½ˆæ€§å¤§ã€è§£è€¦ | é¢ç©è¼ƒå¤§ |
| **é›™åŸ  RAM** | å¤§è³‡æ–™é‡ | é«˜ååé‡ | è¤‡é›œåº¦é«˜ |

**é¢è©¦å¸¸è¦‹å•é¡Œï¼š**

| å•é¡Œ | ç­”æ¡ˆè¦é» |
|------|----------|
| **ã€Œä¸²è½‰ä¸¦çš„æ ¸å¿ƒé›»è·¯æ˜¯ä»€éº¼ï¼Ÿã€** | ç§»ä½æš«å­˜å™¨ + è¨ˆæ•¸å™¨ï¼Œæ¯ N å€‹ clock è¼¸å‡ºä¸€æ¬¡ä¸¦è¡Œè³‡æ–™ |
| **ã€ŒMSB first å’Œ LSB first æ€éº¼åˆ‡æ›ï¼Ÿã€** | MSB first å·¦ç§»æ–°ä½é€² LSBï¼›LSB first å³ç§»æ–°ä½é€² MSB |
| **ã€Œå¦‚ä½•è™•ç†ä¸åŒé€Ÿç‡çš„è½‰æ›ï¼Ÿã€** | ä½¿ç”¨ FIFO æˆ–é›™åŸ  RAM é€²è¡Œé€Ÿç‡åŒ¹é… |
| **ã€ŒSerDes å’Œç°¡å–®ä¸²ä¸¦è½‰æ›çš„å€åˆ¥ï¼Ÿã€** | SerDes åŒ…å« PLL/CDRã€ç·¨ç¢¼ï¼ˆ8b/10bï¼‰ã€å‡è¡¡ç­‰é«˜é€ŸåŠŸèƒ½ |

---

## å¾Œç«¯ / å¯¦é«”è¨­è¨ˆ

> **å¾ RTL åˆ° Siliconï¼šå¾Œç«¯è¨­è¨ˆçš„è§’è‰²** å‰é¢è¨è«–çš„ STA æ¦‚å¿µï¼ˆsetup/holdã€OCVã€CPPRï¼‰éƒ½æ˜¯åœ¨å¾Œç«¯è¨­è¨ˆæµç¨‹ä¸­å¯¦éš›åŸ·è¡Œå’Œé©—è­‰çš„ã€‚å¾Œç«¯è¨­è¨ˆå¸«çš„å·¥ä½œæ˜¯å°‡åˆæˆå¾Œçš„ netlist è½‰åŒ–ç‚ºå¯¦éš›çš„ GDSII ç‰ˆåœ–ï¼ŒåŒæ™‚ç¢ºä¿è¨­è¨ˆåœ¨æ‰€æœ‰ PVT corners ä¸‹éƒ½èƒ½é”æˆ timing closureã€‚é€™å€‹éç¨‹æ¶‰åŠï¼š(1) Floorplanning â€” æ±ºå®šå„æ¨¡çµ„çš„ä½ç½®ï¼›(2) Placement â€” æ”¾ç½® standard cellsï¼›(3) CTS â€” å»ºç«‹ä½ skew çš„ clock treeï¼›(4) Routing â€” é€£æ¥æ‰€æœ‰è¨Šè™Ÿç·šã€‚æ¯å€‹æ­¥é©Ÿéƒ½æœƒå½±éŸ¿ timingï¼Œå› æ­¤éœ€è¦åè¦†è¿­ä»£ç›´åˆ°é”æˆæ”¶æ–‚ã€‚

**æœ¬ç« èˆ‡å‰é¢æ¦‚å¿µçš„é—œè¯ï¼š**
- **CTSï¼ˆClock Tree Synthesisï¼‰** ç›´æ¥å½±éŸ¿ STA ä¸­è¨è«–çš„ clock skew å’Œ uncertainty
- **IR Drop åˆ†æ** èˆ‡ OCV æ¦‚å¿µç›¸é—œâ€”â€”é›»å£“é™æœƒå½±éŸ¿ cell delay
- **Crosstalk å’Œ Signal Integrity** æœƒå¢åŠ é¡å¤–çš„ timing uncertainty
- **DFT/Scan Chain** æ˜¯ç¢ºä¿è£½é€ å¾Œæ™¶ç‰‡å¯æ¸¬è©¦æ€§çš„é—œéµ

### **CTS èˆ‡ Clock Uncertainty**

**ä»€éº¼æ˜¯ CTSï¼Ÿ** Clock Tree Synthesis æ˜¯åœ¨ placement å¾Œæ’å…¥ clock buffersï¼Œå°‡ clock è¨Šè™Ÿå¾ clock source å‡å‹»åœ°åˆ†é…åˆ°æ‰€æœ‰ flip-flops çš„éç¨‹ã€‚ç›®æ¨™æ˜¯æœ€å°åŒ–ä¸åŒ flip-flops ä¹‹é–“çš„ clock skewï¼ŒåŒæ™‚æ§åˆ¶ clock transition time å’Œ power consumptionã€‚

**ç‚ºä½• CTS å¦‚æ­¤é‡è¦ï¼Ÿ** å›é¡§ STA ä¸­çš„ setup/hold æª¢æŸ¥ï¼šclock skew ç›´æ¥å‡ºç¾åœ¨é€™äº›å…¬å¼ä¸­ã€‚è‹¥ clock skew éå¤§ï¼Œå³ä½¿ data path delay ç¬¦åˆé æœŸï¼Œä¹Ÿå¯èƒ½å°è‡´ timing violationã€‚å› æ­¤ï¼Œè‰¯å¥½çš„ CTS æ˜¯é”æˆ timing closure çš„åŸºç¤ã€‚

Clock uncertainty è€ƒé‡ clock ç¶²è·¯ä¸­çš„æ™‚åºè®Šç•°ï¼š

| éšæ®µ | Setup Uncertainty | Hold Uncertainty |
|-------|-------------------|------------------|
| **Pre-CTS** | PLL jitter + ä¼°è¨ˆçš„ skew | ä¼°è¨ˆçš„ skew |
| **Post-CTS** | åƒ… PLL jitter | 0ï¼ˆå¯¦éš› skew å·²çŸ¥ï¼‰|

**ç‚ºä½• uncertainty åœ¨ CTS å¾Œæ”¹è®Šï¼š**
- Pre-CTSï¼šClock tree å°šä¸å­˜åœ¨ï¼Œå› æ­¤ skew å¿…é ˆä¼°è¨ˆ
- Post-CTSï¼šå¯¦éš› clock tree å·²å»ºç«‹ï¼Œè¨ˆç®—çœŸå¯¦ skew

**CTS æœ€ä½³åŒ–ç›®æ¨™ï¼š**
- æœ€å°åŒ–æ‰€æœ‰ flip-flops ä¹‹é–“çš„ clock skew
- å¹³è¡¡ insertion delay
- é”åˆ°ç›®æ¨™ transition times
- æœ€å°åŒ–åŠŸè€—

**CTS æœ€ä½³å¯¦è¸ï¼š**

æœ‰æ•ˆçš„ CTS éœ€è¦å¹³è¡¡å¤šå€‹ç›¸äº’ç«¶çˆ­çš„ç›®æ¨™ã€‚éæ–¼æ¿€é€²çš„ skew ç›®æ¨™æœƒå¢åŠ  buffer æ•¸é‡å’ŒåŠŸè€—ï¼Œè€Œéæ–¼å¯¬é¬†çš„ç›®æ¨™å¯èƒ½å°è‡´ hold violationsã€‚å¾å¯¦éš›å¯è¡Œçš„ constraints é–‹å§‹ä¸¦è¿­ä»£ã€‚

- é¸æ“‡é©ç•¶çš„ clock root ä½ç½®
- ä½¿ç”¨æœ€å° RC çš„é‡‘å±¬å±¤é€²è¡Œ clock routing
- è€ƒæ…®ä½¿ç”¨é›™å€å¯¬åº¦ routing ä»¥é™ä½é›»é˜»
- è¨­å®šåˆç†çš„æœ€å¤§ fanout é™åˆ¶
- é¿å…éæ–¼ç·Šå¯†çš„ skew ç›®æ¨™ï¼ˆå°è‡´éåº¦ bufferingï¼‰

### **Routing Congestion è§£æ±ºæ–¹æ¡ˆ**

ç•¶ routing éœ€æ±‚è¶…éå¯ç”¨ tracks æ™‚æœƒç™¼ç”Ÿ congestionã€‚

| ä½ç½® | è§£æ±ºæ–¹æ¡ˆ |
|----------|-----------|
| **è¨˜æ†¶é«”ä¹‹é–“** | å¢åŠ é–“è·ã€æ—‹è½‰ RAM æ–¹å‘ã€å°é½Š address/data pins |
| **Macro å‘¨åœ** | æ–°å¢ keepout zonesã€placement blockagesã€halo regions |
| **Standard cell å€åŸŸ** | Congestion-driven placementã€é™ä½ cell densityã€é¿å… pin-dense cells |
| **Power routing** | æœ€ä½³åŒ– power gridã€ä½¿ç”¨è¼ƒå¯¬çš„ straps |

**Congestion åˆ†æï¼š**
```tcl
# ICC2 congestion åˆ†æ
report_congestion -routing_stage global
report_congestion -routing_stage detail
```

**é é˜²ç­–ç•¥ï¼š**

Routing congestion æœ€å¥½åœ¨è¨­è¨ˆæµç¨‹æ—©æœŸè™•ç†ã€‚åœ¨ detailed routing å¾Œä¿®å¾© congestion ä»£åƒ¹é«˜æ˜‚ï¼Œå¯èƒ½éœ€è¦ floorplan è®Šæ›´è€Œå½±éŸ¿ timing closureã€‚

- ä½¿ç”¨ congestion-driven placement
- è¨­å®š cell density é™åˆ¶ï¼ˆä¾‹å¦‚ 70-80%ï¼‰
- åœ¨ congested å€åŸŸæ–°å¢ routing blockages
- å¢åŠ  routing è³‡æºï¼ˆæ›´å¤šé‡‘å±¬å±¤ï¼‰

### **æ™¶ç‰‡é¢ç©ä¼°ç®—**

**Core-limited è¨­è¨ˆï¼š**
```
ç¸½é¢ç© = Core Area + Power Ring + PAD Ring

Core Area = RAM Area + Macro Area + Standard Cell Area

RAM Area = æœ¬èº«é¢ç© + Power Ring + Keepout

Standard Cell Area = (Gate Count Ã— æ¯å€‹ Gate çš„é¢ç©) / Utilization
```

**Utilization æŒ‡å—ï¼š**

| é‡‘å±¬å±¤æ•¸ | å…¸å‹ Utilization |
|--------------|---------------------|
| 4-5 å±¤ | 50-60% |
| 6-7 å±¤ | 60-70% |
| 8+ å±¤ | 70-80% |

**IO-limited è¨­è¨ˆï¼š**
- ç¸½é¢ç©ç”± IOs æ•¸é‡æ±ºå®šï¼Œè€Œéé‚è¼¯
- è§£æ±ºæ–¹æ¡ˆï¼šstaggered IOã€flip-chipã€çª„ IO cells

### **CTS ä¸­çš„ Buffer vs Inverter**

| é¢å‘ | Buffer | Inverter |
|--------|--------|----------|
| **é‚è¼¯** | Non-inverting | Inverting |
| **é¢ç©** | è¼ƒå¤§ï¼ˆ2 å€‹ invertersï¼‰| è¼ƒå° |
| **åŠŸè€—** | è¼ƒé«˜ | è¼ƒä½ |
| **å»¶é²** | è¼ƒé«˜ | è¼ƒä½ |
| **ä¿®æ”¹** | è¼ƒå®¹æ˜“æ–°å¢/ç§»é™¤ | éœ€æˆå°ä½¿ç”¨ |

**ä½•æ™‚ä½¿ç”¨ï¼š**
- **Buffers**ï¼šé‚è¼¯è¼ƒç°¡å–®ï¼ŒECO ä¿®æ”¹è¼ƒå®¹æ˜“
- **Inverters**ï¼šPPAï¼ˆPowerã€Performanceã€Areaï¼‰è¼ƒä½³ï¼Œä½†å¿…é ˆæˆå°ä½¿ç”¨

### **ECOï¼ˆEngineering Change Orderï¼‰**

ECO æ˜¯é€²è¡Œå¾ŒæœŸè¨­è¨ˆä¿®æ”¹çš„æµç¨‹ã€‚

| ECO é¡å‹ | æè¿° | é™åˆ¶ |
|----------|-------------|-------------|
| **Pre-mask** | GDSII tape-out ä¹‹å‰ | å…è¨±ä»»ä½• netlist è®Šæ›´ |
| **Post-mask** | Masks è£½é€ ä¹‹å¾Œ | åƒ…é™ spare cellsã€metal-only è®Šæ›´ |

**Pre-mask ECO æµç¨‹ï¼š**
1. ä¿®æ”¹ RTL æˆ– netlist
2. ECO place and route
3. å¢é‡é©—è­‰ï¼ˆDRCã€LVSã€timingï¼‰

**Post-mask ECO æµç¨‹ï¼š**
1. è­˜åˆ¥å¯ç”¨çš„ spare cells æˆ– gate array cells
2. å°‡é‚è¼¯è®Šæ›´æ˜ å°„åˆ° spare cells
3. Metal-only routing è®Šæ›´
4. é©—è­‰åŠŸèƒ½ä¿æŒä¸è®Š

**Spare Cell ç­–ç•¥ï¼š**

Spare cells æ˜¯é å…ˆæ”¾ç½®çš„é‚è¼¯å…ƒä»¶ï¼Œå¯åœ¨ mask è£½é€ å¾Œé€é metal-only ECO é€£æ¥ã€‚é©ç•¶çš„ spare cell è¦åŠƒå¯ç¯€çœæ•¸é€±æ™‚ç¨‹å’Œæ•¸ç™¾è¬ mask æˆæœ¬ã€‚

- åœ¨å¯¦ç¾éšæ®µæ’å…¥ spare cellsï¼ˆç´„ä½”è¨­è¨ˆçš„ 2-5%ï¼‰
- å‡å‹»åˆ†å¸ƒåœ¨æ™¶ç‰‡å„è™•
- åŒ…å«æ··åˆçš„ cell é¡å‹ï¼ˆINVã€NANDã€NORã€FFï¼‰

**SDC é–‹ç™¼ï¼š**

| Constraint é¡å‹ | ä¾†æº |
|-----------------|--------|
| **Clock å®šç¾©** | è¨­è¨ˆè¦æ ¼ï¼ˆé »ç‡ã€duty cycleï¼‰|
| **IO timing** | ç³»çµ±éœ€æ±‚ã€æ¿ç´šæ™‚åº |
| **False paths** | è¨­è¨ˆæ¶æ§‹ï¼ˆäº’æ–¥æ¨¡å¼ï¼‰|
| **Multicycle paths** | è¨­è¨ˆæ„åœ–ï¼ˆåˆ»æ„è¼ƒæ…¢çš„è·¯å¾‘ï¼‰|

### **Scan Chain / DFT**

**ç‚ºä½•éœ€è¦ DFTï¼Ÿ** å³ä½¿è¨­è¨ˆåœ¨ simulation ä¸­å®Œå…¨æ­£ç¢ºï¼Œè£½é€ éç¨‹ä»å¯èƒ½å¼•å…¥ç¼ºé™·â€”â€”transistor å¯èƒ½ stuck-at 0/1ã€metal å¯èƒ½æ–·ç·šæˆ–çŸ­è·¯ã€via å¯èƒ½æ¥è§¸ä¸è‰¯ã€‚é€™äº›è£½é€ ç¼ºé™·å¿…é ˆåœ¨æ™¶ç‰‡å‡ºè²¨å‰è¢«æª¢æ¸¬å‡ºä¾†ï¼Œå¦å‰‡æœƒé€ æˆ field failures å’Œå“è³ªå•é¡Œã€‚

**å•é¡Œï¼šSequential circuits é›£ä»¥æ¸¬è©¦** è€ƒæ…®ä¸€å€‹æœ‰ 1000 å€‹ flip-flops çš„è¨­è¨ˆã€‚è¦æ¸¬è©¦æ¯å€‹ flip-flop çš„è¡Œç‚ºï¼Œæˆ‘å€‘éœ€è¦å…ˆè¨­å®šå…¶å‰ç½®é›»è·¯çš„ç‹€æ…‹ï¼Œç„¶å¾Œæ–½åŠ è¼¸å…¥ï¼Œå†è§€å¯Ÿè¼¸å‡ºã€‚ä½†ç”±æ–¼ flip-flops æ˜¯ sequential çš„ï¼Œè¦è¨­å®šç‰¹å®šçš„å…§éƒ¨ç‹€æ…‹å¯èƒ½éœ€è¦éå¸¸è¤‡é›œçš„ input sequencesã€‚é€™ä½¿å¾—å®Œæ•´æ¸¬è©¦è®Šå¾—å¹¾ä¹ä¸å¯èƒ½ã€‚

**è§£æ±ºæ–¹æ¡ˆï¼šScan Chain** é€éå°‡æ‰€æœ‰ flip-flops é€£æ¥æˆä¸€æ¢ shift register chainï¼Œæˆ‘å€‘å¯ä»¥ç›´æ¥ shift é€²ä»»ä½•æƒ³è¦çš„å…§éƒ¨ç‹€æ…‹ï¼ŒåŸ·è¡Œä¸€å€‹ clock cycleï¼Œç„¶å¾Œ shift å‡ºçµæœã€‚é€™å°‡å›°é›£çš„ sequential testing è½‰æ›ç‚ºç°¡å–®çš„ combinational testingã€‚

DFTï¼ˆDesign for Testabilityï¼‰æ’å…¥æ¸¬è©¦çµæ§‹ä»¥å¯¦ç¾è£½é€ æ¸¬è©¦ã€‚

```
Normal Mode:        Scan Mode:
   D â†’ [FF] â†’ Q        SI â†’ [FF] â†’ SO
       â†‘                    â†‘
      CLK                  CLK + SE
```

**Scan Cell æ“ä½œï¼š**

| æ¨¡å¼ | SEï¼ˆScan Enableï¼‰| è¡Œç‚º |
|------|------------------|----------|
| **Normal** | 0 | D â†’ Qï¼ˆfunctional modeï¼‰|
| **Shift** | 1 | SI â†’ Qï¼ˆscan data é€šé chain ç§»ä½ï¼‰|
| **Capture** | 0 | æ“·å–å›æ‡‰åˆ° scan FFs |

**Scan Test æµç¨‹ï¼š**

Scan test æµç¨‹å°‡å¾ªåºæ¸¬è©¦è½‰æ›ç‚ºä¸‰éšæ®µæ“ä½œã€‚é€éæ§åˆ¶ scan enableï¼ˆSEï¼‰ï¼Œæ¸¬è©¦æ©Ÿå¯è¼‰å…¥ä»»ä½•æ‰€éœ€ç‹€æ…‹ã€è§€å¯Ÿä¸€å€‹ clock cycle çš„åŠŸèƒ½è¡Œç‚ºï¼Œä¸¦è®€å‡ºçµæœã€‚

1. **Shift-in**ï¼šSE=1ï¼Œå°‡ test pattern clock é€² scan chain
2. **Capture**ï¼šSE=0ï¼Œæ–½åŠ ä¸€å€‹ functional clockï¼Œæ“·å–å›æ‡‰
3. **Shift-out**ï¼šSE=1ï¼Œclock å‡ºæ“·å–çš„å›æ‡‰ï¼ŒåŒæ™‚ shift é€²ä¸‹ä¸€å€‹ pattern

**DFT æ–¹æ³•ï¼š**

| æ–¹æ³• | æè¿° | ä½¿ç”¨æƒ…å¢ƒ |
|--------|-------------|----------|
| **Scan Chain** | ç”¨æ–¼ sequential test çš„ FF æ›¿æ› | Logic testing |
| **MBIST** | Memory built-in self-test | RAM/ROM testing |
| **Boundary Scan** | IEEE 1149.1ï¼ˆJTAGï¼‰| Board-level testing |
| **ATPG** | Automatic test pattern generation | Fault coverage |

**Scan Insertion æµç¨‹ï¼ˆDCï¼‰ï¼š**
```tcl
# åœ¨ Design Compiler ä¸­
set_scan_configuration -chain_count 4
set_dft_signal -view existing_dft -type ScanClock -port clk
set_dft_signal -view spec -type ScanEnable -port SE
insert_dft
```

**Scan Chain Compressionï¼š**

éš¨è‘—è¨­è¨ˆè¦æ¨¡å¢å¤§ï¼Œç”±æ–¼æ¸¬è©¦æ™‚é–“å’Œæ¸¬è©¦æ©Ÿè¨˜æ†¶é«”é™åˆ¶ï¼Œfull scan chains è®Šå¾—ä¸åˆ‡å¯¦éš›ã€‚å£“ç¸®æŠ€è¡“åœ¨å¤§å¹…æ¸›å°‘æ¸¬è©¦è³‡æ–™é‡çš„åŒæ™‚ç¶­æŒ fault coverageã€‚

- Full scan éœ€è¦è¨±å¤šæ¸¬è©¦ pins å’Œé•·æ¸¬è©¦æ™‚é–“
- Compressionï¼ˆå¦‚ DFTMAXã€Tessentï¼‰å°‡æ¸¬è©¦è³‡æ–™é‡æ¸›å°‘ 10-100 å€
- ä½¿ç”¨ decompressorï¼ˆè¼¸å…¥ï¼‰å’Œ compactorï¼ˆè¼¸å‡ºï¼‰

**Fault Coverage ç›®æ¨™ï¼š**

| Coverage ç­‰ç´š | æ‡‰ç”¨ | å‚™è¨» |
|----------------|-------------|-------|
| **85-90%** | Partial scanï¼Œæˆæœ¬æ•æ„Ÿ | æŸäº›æ¶ˆè²»æ€§ç”¢å“å¯æ¥å— |
| **95%+** | æ¥­ç•Œæ¨™æº– | å¤§å¤šæ•¸ foundries çš„æ”¿ç­–è¦æ±‚ |
| **98-99%** | é«˜å¯é åº¦ | æ±½è»Šã€èˆªå¤ªã€é†«ç™‚ |

**Fault Modelsï¼š**

| æ¨¡å‹ | åµæ¸¬å…§å®¹ | æ¸¬è©¦é¡å‹ |
|-------|-----------------|-----------|
| **Stuck-at** | æ°¸ä¹…æ€§çŸ­è·¯åˆ° VDD/GND | Static patterns |
| **Transition** | Slow-to-rise/fall å»¶é² | At-speed patterns |
| **Path Delay** | ç‰¹å®šè·¯å¾‘çš„ timing failures | At-speed patterns |
| **IDDQ** | é€ééœæ…‹é›»æµåµæ¸¬ bridging faults | Current measurement |

**ATPG ç­–ç•¥ï¼š** æ–½åŠ éš¨æ©Ÿ patterns ç›´åˆ°æ–° pattern åµæ¸¬ <0.5% çš„æœªåµæ¸¬ faultsï¼Œç„¶å¾Œå°å‰©é¤˜ faults æ–½åŠ  deterministic testsâ€”â€”é€™åœ¨æœ€å¤§åŒ– coverage çš„åŒæ™‚æœ€å°åŒ–æ¸¬è©¦æ™‚é–“ã€‚

### **MBISTï¼ˆMemory Built-In Self-Testï¼‰**

MBIST ç›´æ¥åœ¨æ™¶ç‰‡å…§è¨˜æ†¶é«”ä¸­åŠ å…¥æ¸¬è©¦å’Œä¿®å¾©é›»è·¯ï¼Œå¯¦ç¾ç„¡éœ€å¤–éƒ¨æ¸¬è©¦è¨­å‚™çš„è‡ªä¸»æ¸¬è©¦ã€‚ç”±æ–¼è¨˜æ†¶é«”ä½”ç¾ä»£ SoC é¢ç©çš„ 50-70%ï¼Œè¨˜æ†¶é«”æ¸¬è©¦å°è‰¯ç‡è‡³é—œé‡è¦ã€‚

**MBIST æ¶æ§‹ï¼š**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  MBIST Controller                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚ Address â”‚  â”‚  Data    â”‚  â”‚  Comparator    â”‚   â”‚
â”‚  â”‚Generatorâ”‚  â”‚Generator â”‚  â”‚  (Pass/Fail)   â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚            â”‚                â”‚
        â–¼            â–¼                â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Memory                         â”‚
â”‚   Address Bus â”€â”€â–º  SRAM/DRAM  â”€â”€â–º Data Out       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**March Test æ¼”ç®—æ³•ï¼š**

March æ¼”ç®—æ³•ç³»çµ±æ€§åœ°åœ¨ã€Œè¡Œé€²ã€é€šéè¨˜æ†¶é«”ä½å€æ™‚å¯«å…¥å’Œè®€å– patternsã€‚å®ƒå€‘è¢«è¨­è¨ˆä¾†æœ‰æ•ˆåµæ¸¬ç‰¹å®š fault é¡å‹ã€‚

| æ¼”ç®—æ³• | è¤‡é›œåº¦ | åµæ¸¬çš„ Faults |
|-----------|------------|-----------------|
| **MATS** | 4n | Stuck-at faultsï¼ˆSAFï¼‰|
| **March C-** | 10n | SAFã€address decoder faultsï¼ˆAFï¼‰ã€transition faults |
| **March LR** | 14n | SAFã€AFã€realistic linked faults |
| **SMarchCKBD** | å¯è®Š | SAFã€coupling faultsã€neighborhood pattern sensitivity |

**March C- æ¼”ç®—æ³•è¡¨ç¤ºæ³•ï¼š**

```
â‡‘(w0); â‡‘(r0,w1); â‡‘(r1,w0); â‡“(r0,w1); â‡“(r1,w0); â‡•(r0)

â‡‘ = ä½å€éå¢é †åº
â‡“ = ä½å€éæ¸›é †åº
â‡• = ä»»ä¸€æ–¹å‘
w0/w1 = å¯«å…¥ 0/1
r0/r1 = è®€å–ï¼ˆé æœŸ 0/1ï¼‰
```

**ç›®æ¨™ Fault é¡å‹ï¼š**

| Fault é¡å‹ | æè¿° | åµæ¸¬æ–¹æ³• |
|------------|-------------|------------------|
| **Stuck-atï¼ˆSAFï¼‰** | Cell stuck åœ¨ 0 æˆ– 1 | å¯«å…¥ç›¸åå€¼ï¼Œè®€å› |
| **Transitionï¼ˆTFï¼‰** | ç„¡æ³• transition 0â†’1 æˆ– 1â†’0 | å¯«å…¥ã€è®€å–ã€å¯«å…¥ç›¸åã€è®€å– |
| **Couplingï¼ˆCFï¼‰** | ä¸€å€‹ cell å½±éŸ¿å¦ä¸€å€‹ | ä½¿ç”¨ aggressor/victim cells çš„ pattern |
| **Address Decoderï¼ˆAFï¼‰** | å­˜å–éŒ¯èª¤ä½å€ | å¸¶ä½å€å”¯ä¸€æ€§æª¢æŸ¥çš„ March |

**è¨˜æ†¶é«”ä¿®å¾©ï¼ˆBISRï¼‰ï¼š**

Built-In Self-Repair ä½¿ç”¨å†—é¤˜ rows/columns æ›¿æ›æ•…éšœ cellsï¼š

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚        Memory Array                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚     â”‚     â”‚ âœ—   â”‚     â”‚ â† æ•…éšœ cell
â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤        â”‚
â”‚  â”‚     â”‚     â”‚     â”‚     â”‚        â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤        â”‚
â”‚  â”‚ Spare Row                â”‚ â† æ›¿æ›ç”¨
â”‚  â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**MBIST vs Logic Scanï¼š**

| é¢å‘ | MBIST | Scan Chain |
|--------|-------|------------|
| **ç›®æ¨™** | è¨˜æ†¶é«”ï¼ˆSRAMã€ROMã€RFï¼‰| Sequential logicï¼ˆflip-flopsï¼‰|
| **æ¸¬è©¦ç”¢ç”Ÿ** | æ™¶ç‰‡å…§æ¼”ç®—æ³• | å¤–éƒ¨ ATPG |
| **Pattern å„²å­˜** | ç„¡ï¼ˆæ™¶ç‰‡å…§ç”¢ç”Ÿï¼‰| æ¸¬è©¦æ©Ÿè¨˜æ†¶é«” |
| **æ¸¬è©¦æ™‚é–“** | å¿«é€Ÿ | å–æ±ºæ–¼ scan chain é•·åº¦ |
| **é¢ç©é–‹éŠ·** | è¨˜æ†¶é«”çš„ 3-5% | é‚è¼¯çš„ ~15% |

### **IR Drop åˆ†æ**

**å›é¡§ï¼šIR Drop èˆ‡ OCV çš„é—œè¯** é‚„è¨˜å¾—å‰é¢ STA ç« ç¯€è¨è«–çš„ OCV å—ï¼Ÿå…¶ä¸­ä¸€å€‹ OCV å› ç´ å°±æ˜¯ã€ŒVoltage variationã€â€”â€”æ™¶ç‰‡ä¸åŒä½ç½®å¯èƒ½çœ‹åˆ°ä¸åŒçš„ä¾›æ‡‰é›»å£“ã€‚IR drop æ­£æ˜¯é€ æˆé€™ç¨®é›»å£“è®Šç•°çš„ä¸»è¦åŸå› ã€‚

**ä»€éº¼æ˜¯ IR Dropï¼Ÿ** IR drop æ˜¯ç”±æ–¼ power distribution networkï¼ˆPDNï¼‰ä¸­çš„é›»é˜»ï¼Œé€ æˆé›»æºç«¯èˆ‡å¯¦éš›é›»è·¯å…ƒä»¶ä¹‹é–“çš„é›»å£“å·®ï¼ˆV = I Ã— Rï¼‰ã€‚é›¢ VDD pad è¶Šé çš„ cellsï¼Œçœ‹åˆ°çš„é›»å£“è¶Šä½ã€‚

**ç‚ºä½• IR Drop æœƒå½±éŸ¿ timingï¼Ÿ** Cell delay èˆ‡ä¾›æ‡‰é›»å£“æˆåæ¯”ï¼šé›»å£“è¶Šä½ï¼Œé›»æ™¶é«”é©…å‹•åŠ›è¶Šå¼±ï¼Œdelay è¶Šå¤§ã€‚å› æ­¤ï¼Œéå¤§çš„ IR drop æœƒå°è‡´ï¼š(1) Setup violationsï¼ˆpaths è®Šæ…¢ï¼‰ï¼›(2) åŠŸèƒ½éŒ¯èª¤ï¼ˆé‚è¼¯ä½æº–ç„¡æ³•æ­£ç¢ºåˆ‡æ›ï¼‰ï¼›(3) åœ¨å…ˆé€²è£½ç¨‹ä¸­ï¼Œ10% çš„é›»å£“ä¸‹é™å¯èƒ½é€ æˆ 20% ä»¥ä¸Šçš„ delay å¢åŠ ã€‚

**Static vs Dynamic IR Dropï¼š**

| é¢å‘ | Static IR Drop | Dynamic IR Drop |
|--------|----------------|-----------------|
| **åŸå› ** | é€šéé›»é˜»æ€§ PDN çš„å¹³å‡é›»æµ | Switching æ™‚çš„çªç™¼é›»æµå°–å³° |
| **åˆ†æ** | ç„¡å‘é‡ï¼ˆå¹³å‡åŠŸè€—ï¼‰| åŸºæ–¼å‘é‡ï¼ˆæœ€å·® switching æƒ…æ³ï¼‰|
| **é »ç‡** | ç©©æ…‹ | æš«æ…‹ï¼ˆåœ¨ clock cycle å…§ï¼‰|
| **å½±éŸ¿** | å‡å‹»é›»å£“é™ä½ | å±€éƒ¨é›»å£“ä¸‹é™ï¼ˆhot spotsï¼‰|

**IR Drop æ©Ÿåˆ¶ï¼š**

```
VDD (1.0V)
    â”‚
    R_wire = 0.1Î©
    â”‚
    â”œâ”€â”€â–º Cell 1 (I = 1mA) â†’ V_drop = 0.1mV
    â”‚
    R_wire = 0.1Î©
    â”‚
    â”œâ”€â”€â–º Cell 2 (I = 10mA) â†’ V_drop = 1mV
    â”‚
    R_wire = 0.1Î©
    â”‚
    â””â”€â”€â–º Cell Nï¼ˆç´¯ç©ä¸‹é™ï¼‰

è·é›¢ VDD pad è¼ƒé çš„ cells çœ‹åˆ°è¼ƒä½é›»å£“ï¼
```

**å° Timing çš„å½±éŸ¿ï¼š**

```
Cell delay âˆ 1 / (VDD - Vth)

è‹¥ VDD å¾ 1.0V é™è‡³ 0.9V ä¸” Vth = 0.3Vï¼š
  åŸå§‹ delay å› å­ï¼š1 / (1.0 - 0.3) = 1.43
  æœ‰ IR drop æ™‚ï¼š1 / (0.9 - 0.3) = 1.67

  Delay å¢åŠ ï¼šæ…¢ç´„ 17%ï¼
```

**å…¸å‹ IR Drop é ç®—ï¼š**

| æ‡‰ç”¨ | æœ€å¤§ Static IR Drop | æœ€å¤§ Dynamic IR Drop |
|-------------|-------------------|---------------------|
| **Mobile SoC** | VDD çš„ 3-5% | VDD çš„ 8-10% |
| **é«˜æ•ˆèƒ½** | VDD çš„ 5-8% | VDD çš„ 10-12% |
| **è»Šç”¨** | VDD çš„ 2-3% | VDD çš„ 5-7% |

**ä¿®å¾© IR Drop Violationsï¼š**

| å•é¡Œ | Static IR Drop ä¿®å¾© | Dynamic IR Drop ä¿®å¾© |
|-------|-------------------|---------------------|
| **Power grid** | æ›´å¯¬çš„ strapsã€æ›´å¤šå±¤ | ç›¸åŒ + mesh å¯†åº¦ |
| **Decaps** | N/A | æ–°å¢ decoupling capacitors |
| **Placement** | åˆ†æ•£é«˜åŠŸè€— cells | é¿å… switching hot spots |
| **Pads** | æ–°å¢ VDD/VSS bumps/pads | ç›¸åŒï¼Œé è¿‘ hot spots |

### **Electromigration**

Electromigrationï¼ˆEMï¼‰æ˜¯ç”±æ–¼è¼‰æµé›»å­çš„å‹•é‡è½‰ç§»ï¼Œé€ æˆ interconnects ä¸­é‡‘å±¬åŸå­é€æ¼¸ç§»å‹•çš„ç¾è±¡ã€‚éš¨æ™‚é–“æ¨ç§»ï¼Œé€™æœƒé€ æˆ voidsï¼ˆé–‹è·¯ï¼‰æˆ– hillocksï¼ˆçŸ­è·¯ï¼‰ï¼Œå°è‡´é›»è·¯å¤±æ•ˆã€‚

**Black's Equationï¼ˆMTTFï¼‰ï¼š**

```
MTTF = A Ã— J^(-n) Ã— exp(Ea / kT)

å…¶ä¸­ï¼š
  A  = ææ–™å¸¸æ•¸
  J  = é›»æµå¯†åº¦ï¼ˆA/cmÂ²ï¼‰
  n  = é›»æµæŒ‡æ•¸ï¼ˆé€šå¸¸ç‚º 1-2ï¼‰
  Ea = æ´»åŒ–èƒ½ï¼ˆCu ç´„ç‚º ~0.7-0.9 eVï¼‰
  k  = Boltzmann å¸¸æ•¸
  T  = æº«åº¦ï¼ˆKelvinï¼‰
```

**é—œéµæ´è¦‹ï¼š** é›»æµå¯†åº¦åŠ å€æœƒä½¿ MTTF é™ä½ 2 åˆ° 4 å€ï¼ˆå–æ±ºæ–¼ nï¼‰ã€‚

**å¤±æ•ˆæ©Ÿåˆ¶ï¼š**

```
é›»å­æµ â†’  â†’  â†’  â†’  â†’  â†’
                â†“     â†“
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚ â–ˆâ–ˆâ–ˆâ–ˆâ–ˆ    â–‘â–‘â–‘  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚ â† Void å½¢æˆ
           â”‚ Metal interconnect â”‚
           â”‚ â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  â–‘â–‘â–‘ â”‚ â† Hillock å½¢æˆ
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**é›»æµå¯†åº¦é™åˆ¶ï¼š**

| é‡‘å±¬å±¤ | å…¸å‹ Jmaxï¼ˆDCï¼‰| å…¸å‹ Jmaxï¼ˆAC/RMSï¼‰|
|-------------|------------------|----------------------|
| **M1-M3** | 1-2 mA/Î¼m | 3-5 mA/Î¼m |
| **M4-M6** | 2-4 mA/Î¼m | 5-8 mA/Î¼m |
| **é ‚å±¤é‡‘å±¬** | 4-8 mA/Î¼m | 10-15 mA/Î¼m |

**EM é é˜²æŠ€è¡“ï¼š**

| æŠ€è¡“ | æè¿° |
|-----------|-------------|
| **Wire widening** | å¢åŠ æˆªé¢ç©ä»¥é™ä½ J |
| **Via doubling** | å¤šå€‹ vias é™ä½æ¯å€‹ via çš„é›»æµ |
| **é¿å… 90Â° å½è§’** | å°–è§’è™•çš„é›»æµé›†ä¸­æ•ˆæ‡‰ |
| **Cu capping layers** | CoWPã€Ta barrier æ”¹å–„ EM æŠµæŠ—åŠ› |
| **Blech length** | çŸ­å°ç·šï¼ˆ<~10Î¼mï¼‰ç‚ºã€ŒEM immortalã€|

**Blech Length æ•ˆæ‡‰ï¼š**

ä½æ–¼è‡¨ç•Œé•·åº¦ï¼ˆBlech lengthï¼‰æ™‚ï¼Œæ©Ÿæ¢°èƒŒæ‡‰åŠ›æœƒé˜»æ­¢ void å½¢æˆï¼š

```
Blech length â‰ˆ Î©Â·Ïƒ_crit / (eÂ·ÏÂ·J)

å°æ–¼å…¸å‹ Cu interconnectsï¼š~10-50 Î¼m

è‹¥å°ç·šé•·åº¦ < Blech length â†’ ç„¡ EM å¤±æ•ˆï¼
```

**EM é©—è­‰æµç¨‹ï¼š**

```
Post-route netlist + Spice simulation
           â†“
é›»æµæå–ï¼ˆDC + AC/RMSï¼‰
           â†“
ä¾ PDK é™åˆ¶é€²è¡Œ EM rule checking
           â†“
ä¿®å¾© violationsï¼šåŠ å¯¬å°ç·šã€æ–°å¢ vias
           â†“
é‡æ–°é©—è­‰ç›´åˆ°é€šé
```

### **Signal Integrity (Crosstalk)**

**ç‚ºä½• Crosstalk åœ¨å…ˆé€²è£½ç¨‹è¶Šä¾†è¶Šåš´é‡ï¼Ÿ** éš¨è‘—è£½ç¨‹å¾®ç¸®ï¼Œå°ç·šé–“è·è¶Šä¾†è¶Šå°ï¼Œä½†å°ç·šé«˜åº¦å› é›»é˜»è€ƒé‡ç„¡æ³•åŒæ¯”ä¾‹ç¸®å°ã€‚é€™å°è‡´ç›¸é„°å°ç·šä¹‹é–“çš„è€¦åˆé›»å®¹ï¼ˆcoupling capacitanceï¼‰ä½”ç¸½é›»å®¹çš„æ¯”ä¾‹è¶Šä¾†è¶Šé«˜â€”â€”åœ¨ 7nm ä»¥ä¸‹è£½ç¨‹ï¼Œè€¦åˆé›»å®¹å¯èƒ½è¶…é 50%ã€‚

**Crosstalk èˆ‡ STA çš„é—œè¯ï¼š** ç•¶ä¸€æ¢ã€Œaggressorã€å°ç·šåˆ‡æ›æ™‚ï¼Œé€éè€¦åˆé›»å®¹æœƒåœ¨ç›¸é„°çš„ã€Œvictimã€å°ç·šä¸Šæ„Ÿæ‡‰å‡ºé›œè¨Šã€‚é€™æœ‰å…©ç¨®å½±éŸ¿ï¼š(1) è‹¥ victim éœæ­¢ï¼Œå¯èƒ½ç”¢ç”Ÿ glitch å°è‡´åŠŸèƒ½éŒ¯èª¤ï¼›(2) è‹¥ victim æ­£åœ¨åˆ‡æ›ï¼Œæœƒæ”¹è®Šå…¶ delayâ€”â€”åŒå‘åˆ‡æ›æœƒåŠ é€Ÿï¼Œåå‘åˆ‡æ›æœƒæ¸›æ…¢ã€‚é€™ç¨® crosstalk-induced delay æ˜¯ STA å¿…é ˆè€ƒæ…®çš„ timing uncertainty ä¾†æºä¹‹ä¸€ã€‚

Signal integrityï¼ˆSIï¼‰æŒ‡é›»æ°£è¨Šè™Ÿåœ¨ interconnect ä¸­å‚³æ’­æ™‚çš„å“è³ªã€‚ä¸è‰¯çš„ SI æœƒå°è‡´ timing éŒ¯èª¤ã€è³‡æ–™æå£å’ŒçŸ½ç‰‡å¤±æ•ˆã€‚åœ¨å…ˆé€²è£½ç¨‹ï¼ˆ28nm åŠä»¥ä¸‹ï¼‰ï¼ŒSI å•é¡Œä½” post-silicon bug çš„ 30% ä»¥ä¸Šã€‚

**Crosstalk é¡å‹ï¼š**

| é¡å‹ | æ©Ÿåˆ¶ | æè¿° |
|------|-----------|-------------|
| **é›»å®¹æ€§ï¼ˆéœé›»ï¼‰** | Mutual capacitance | é›»å£“è®ŠåŒ–é€éé›»å ´è€¦åˆåˆ°ç›¸é„° net |
| **é›»æ„Ÿæ€§** | Mutual inductance | é›»æµè®ŠåŒ–ç”¢ç”Ÿç£å ´è€¦åˆ |

ç”±æ–¼å°ç·šé–“è·ç·Šå¯†ï¼Œé›»å®¹æ€§ crosstalk åœ¨å¤§å¤šæ•¸æ•¸ä½è¨­è¨ˆä¸­ä½”ä¸»å°åœ°ä½ã€‚

**Crosstalk æ•ˆæ‡‰ï¼š**

```
Aggressorï¼šé€ æˆå¹²æ“¾çš„ switching net
Victimï¼šæ¥æ”¶é›œè¨Šçš„å—å½±éŸ¿ net

å…©å€‹ä¸»è¦æ•ˆæ‡‰ï¼š
1. Crosstalk Glitchï¼ˆåŠŸèƒ½æ€§ï¼‰ï¼šéœæ…‹ victim ä¸Šçš„é›œè¨Šè„ˆè¡
2. Crosstalk Delayï¼ˆæ™‚åºæ€§ï¼‰ï¼šåŠ é€Ÿæˆ–æ¸›æ…¢ victim çš„è½‰æ›
```

**Crosstalk Glitch:**

```
                Aggressor
               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚                â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€
             â””â”€â”˜                â””â”€â”˜
                    â”‚
              Coupling Cap (Cc)
                    â”‚
                Victim (stable)
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•±â•²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                 noise pulse (glitch)
```

**Crosstalk Delayï¼š**

| è½‰æ›æ–¹å‘ | å° Victim çš„å½±éŸ¿ | çµæœ |
|---------------------|------------------|--------|
| **åŒå‘**ï¼ˆâ†‘â†‘ æˆ– â†“â†“ï¼‰| Miller æ•ˆæ‡‰é™ä½ Cc | Victim è¼ƒå¿«ï¼ˆspeed-upï¼‰|
| **åå‘**ï¼ˆâ†‘â†“ æˆ– â†“â†‘ï¼‰| Miller æ•ˆæ‡‰å¢åŠ  Cc | Victim è¼ƒæ…¢ï¼ˆslow-downï¼‰|

```
Same direction (both rise):
  Aggressor: â”€â”€â”€â” â”Œâ”€â”€â”€
               â””â”€â”˜
  Victim:    â”€â”€â”€â” â”Œâ”€â”€â”€ (faster!)
               â””â”€â”˜

Opposite direction (aggressor rises, victim falls):
  Aggressor: â”€â”€â”€â” â”Œâ”€â”€â”€
               â””â”€â”˜
  Victim:    â”Œâ”€â”€â”€â”    (slower!)
             â””â”€â”€â”€â”´â”€â”€â”€
```

**Worst Case for Timing:**

```
Crosstalk delay worst case:
  - Slow corner (max base delay)
  - Opposite switching direction
  - Maximum coupling capacitance
  - Overlapping switching windows

Setup violation risk: Victim slows down
Hold violation risk: Victim speeds up
```

**Crosstalk ç·©è§£æŠ€è¡“ï¼š**

| æŠ€è¡“ | æè¿° | æ¬Šè¡¡ |
|-----------|-------------|-----------|
| **é–“è·** | å¢åŠ å°ç·šé–“è· | Routing è³‡æº |
| **å±è”½** | åœ¨ aggressor/victim ä¹‹é–“æ’å…¥æ¥åœ°å°ç·š | é‡‘å±¬å¯†åº¦ã€routing |
| **Buffer æ’å…¥** | å¢å¼· victim driver | é¢ç©ã€åŠŸè€— |
| **Net æ’åº** | å„ªå…ˆ route æ™‚åºé—œéµ nets | å·¥å…·åŸ·è¡Œæ™‚é–“ |
| **å±¤åˆ†é…** | å°äº¤å‰ nets ä½¿ç”¨ä¸åŒå±¤ | Via æ•¸é‡ |

**Shielding Example:**

```
Without shielding:      With shielding:
  Aggressor               Aggressor
     â•‘                       â•‘
     â•‘ â† Cc                 â•â•â• â† Ground shield
     â•‘                       â•‘
  Victim                  Victim
```

**Crosstalk Analysis Flow:**

```
1. Extract parasitics (RC + Coupling C)
           â†“
2. Identify aggressor-victim pairs
           â†“
3. Calculate noise/delay impact
           â†“
4. Check against thresholds
           â†“
5. Fix violations (shield, space, buffer)
```

**SI Analysis in Tools:**

```tcl
# PrimeTime SI
set_noise_parameters -enable_propagation true
report_noise -above 0.2 -all_nets

# SI in P&R (ICC2)
check_routes -type open_nets -type electrical_violations
route_detail -crosstalk_optimization true
```

**Design Guidelines:**

| Rule | Threshold | Purpose |
|------|-----------|---------|
| **Max coupling length** | <1000Ã— wire width | Limit capacitive coupling |
| **Noise margin** | Glitch < 10-20% VDD | Prevent functional failure |
| **Timing margin** | SI delta < 5% of slack | Prevent timing closure issues |

### **Latch-up æ•ˆæ‡‰**

Latch-up æ˜¯ CMOS ä¸­çš„å¯„ç”Ÿ thyristorï¼ˆPNPNï¼‰æ•ˆæ‡‰ï¼Œå¯èƒ½å°è‡´æ°¸ä¹…æå£ã€‚

**æ©Ÿåˆ¶ï¼š**
```
         VDD
          â”‚
    â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”
    â”‚   P-well  â”‚â†â”€â”€ Parasitic PNP (substrate)
    â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”‚
    â”‚  â”‚NMOS â”‚  â”‚
    â”‚  â””â”€â”€â”¬â”€â”€â”˜  â”‚
    â”‚     â”‚     â”‚
    â”‚  â”Œâ”€â”€â”´â”€â”€â”  â”‚
    â”‚  â”‚PMOS â”‚  â”‚
    â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚â†â”€â”€ Parasitic NPN (well)
    â”‚   N-well  â”‚
    â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
          â”‚
         GND
```

å¯„ç”Ÿ PNP å’Œ NPN é›»æ™¶é«”å½¢æˆ thyristorï¼ˆSCRï¼‰çµæ§‹ã€‚ä¸€æ—¦è§¸ç™¼ï¼Œæœƒå¾ VDD åˆ° GND å½¢æˆä½é›»é˜»è·¯å¾‘ã€‚

**è§¸ç™¼æ¢ä»¶ï¼š**

ç•¶è¶³å¤ çš„é›»æµæµéå¯„ç”Ÿ BJT åŸºæ¥µå€åŸŸä»¥å°é€š thyristor çµæ§‹æ™‚ï¼Œæœƒè§¸ç™¼ Latch-upã€‚ä¸€æ—¦è§¸ç™¼ï¼Œå³ä½¿è§¸ç™¼æºç§»é™¤ï¼Œæ­£å›æˆè¿´è·¯ä»æœƒç¶­æŒå°é€šã€‚

- I/O pins ä¸Šçš„é›»å£“å°–å³°ï¼ˆè¶…é VDD æˆ–ä½æ–¼ GNDï¼‰
- ESD äº‹ä»¶ï¼ˆçªç„¶çš„é›»è·æ³¨å…¥ï¼‰
- é«˜æ¥é¢æº«åº¦ï¼ˆå¢åŠ  leakageï¼Œé™ä½è§¸ç™¼é–¾å€¼ï¼‰
- éé‡é›»æµæ³¨å…¥ï¼ˆä¾†è‡ªå¤–éƒ¨é›»è·¯ï¼‰

**é é˜²æ–¹æ³•ï¼š**

é é˜²ç­–ç•¥æ—¨åœ¨é™ä½å¯„ç”Ÿ BJT å¢ç›Šï¼Œä¸¦åœ¨ thyristor è§¸ç™¼å‰æä¾›ä½é›»é˜»è·¯å¾‘ä»¥æ¶ˆæ•£é›»è·ã€‚

| æ–¹æ³• | æè¿° |
|--------|-------------|
| **Guard rings** | ç’°ç¹é›»æ™¶é«”çš„ substrate/well contacts |
| **Butted contacts** | Source ç›´æ¥é€£æ¥åˆ° well/substrate |
| **å¢åŠ  well é–“è·** | NMOS å’Œ PMOS ä¹‹é–“æ›´å¤§çš„è·é›¢ |
| **ESD ä¿è­·** | I/O pins ä¸Šçš„ clamp é›»è·¯ |
| **é™ä½ substrate é›»é˜»** | é‡æ‘»é›œã€æ›´å¤š substrate contacts |

**è¨­è¨ˆè¦å‰‡ï¼š**

Foundries æä¾›ç‰¹å®šçš„è¨­è¨ˆè¦å‰‡ä»¥ç¢ºä¿ latch-up å…ç–«åŠ›ã€‚é€™äº›è¦å‰‡æ˜¯ tape-out çš„å¼·åˆ¶è¦æ±‚ï¼Œä¸¦åœ¨ DRCï¼ˆDesign Rule Checkï¼‰ä¸­é©—è­‰ã€‚

- é›»æ™¶é«”åˆ° well tap çš„æœ€å¤§è·é›¢
- æœ€å° guard ring å¯¬åº¦
- I/O cells éœ€è¦å¼·å¥çš„ latch-up ä¿è­·

**Guard Rings é‹ä½œåŸç†ï¼š**

Guard rings æ˜¯è§£è€¦å¯„ç”Ÿé›™æ¥µé›»æ™¶é«”çš„æ“´æ•£å€ï¼š
- **å°‘æ•¸è¼‰å­ guard rings**ï¼šåœ¨å°‘æ•¸è¼‰å­åˆ°é”å¯„ç”Ÿé›†æ¥µæ¥é¢å‰æ”¶é›†å®ƒå€‘
- **å¤šæ•¸è¼‰å­ guard rings**ï¼šé€£æ¥åˆ° VDD/VSS ä»¥é™ä½æœ‰æ•ˆçš„ well/substrate é›»é˜»

é—œéµåœ¨æ–¼ guard rings ä½œç‚ºã€Œé›†æ¥µã€ï¼Œåœ¨æ“´æ•£è¼‰å­è§¸ç™¼ thyristor ä¹‹å‰æ””æˆªå®ƒå€‘ä¸¦åˆ†æµåˆ°é›»æºè»Œã€‚

**ESD èˆ‡ Latch-up çš„é—œä¿‚ï¼š** ESD ä¿è­·å–®å…ƒæ˜¯å¸¸è¦‹çš„ latch-up è§¸ç™¼æºã€‚ç•¶ ESD é€šé I/O pad é€²å…¥æ™‚ï¼Œä¿è­·é›»è·¯å¯èƒ½å°‡å°‘æ•¸è¼‰å­æ³¨å…¥ substrateã€‚ESD å–®å…ƒå‘¨åœçš„ guard rings è‡³é—œé‡è¦ã€‚

**é€²éšæŠ€è¡“ï¼š**
- Deep trench isolation é˜»æ“‹å°‘æ•¸è¼‰å­æ“´æ•£
- é‡æ‘»é›œ substrates é™ä½å¯„ç”Ÿ BJT å¢ç›Š
- SOIï¼ˆSilicon-On-Insulatorï¼‰substrates å®Œå…¨æ¶ˆé™¤ thyristor çµæ§‹

### **Antenna æ•ˆæ‡‰**

Antenna æ•ˆæ‡‰ç™¼ç”Ÿåœ¨è£½é€ éç¨‹ä¸­ï¼Œç•¶é‡‘å±¬ interconnects åœ¨ plasma etching æœŸé–“æ”¶é›†é›»è·æ™‚ï¼Œå¯èƒ½æå£ gate oxideã€‚

**Mechanism:**
```
During metal etching:
                    Plasma
                      â†“ â†“ â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚      Long metal wire        â”‚ â† Collects charge
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚
              â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
              â”‚  Gate   â”‚ â† Thin oxide stressed
              â”‚  Oxide  â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

Long metal wires act as "antennas" collecting charge from plasma. This charge accumulates on the gate, creating high voltage that can rupture thin gate oxide.

**Antenna Ratio:**
```
Antenna Ratio = Metal Area Connected to Gate / Gate Area

Typical limit: Antenna Ratio < 400-1000 (process dependent)
```

**Prevention Methods:**

Antenna violations are fixed by providing discharge paths or reducing the metal area connected to gates during fabrication. Modern place-and-route tools automatically detect and fix most antenna violations.

| Method | Description |
|--------|-------------|
| **Diode insertion** | Add reverse-biased diode to discharge accumulated charge |
| **Metal jumpers** | Break long wires using higher metal layers |
| **Layer hopping** | Route through via to upper layer and back |
| **Metal slotting** | Add slots to reduce effective antenna area |

**Antenna Diode:**
```verilog
// Antenna diode inserted by router
// Connected between gate node and ground
// Provides discharge path during fabrication
```

**DRC Checks:**

Antenna rules are checked as part of the physical verification flow. The router can be configured to automatically insert diodes or adjust routing to fix violations.

- Tools check antenna ratio at each metal layer
- Violations flagged for manual or automatic fixing
- Critical for advanced nodes with thinner gate oxides

**Surprising Property of Thin Oxides:**

Counterintuitively, very thin gate oxides in advanced nodes are **less** susceptible to antenna damage than thick oxides. Why?
- Thin oxides are "leaky"â€”they conduct small tunneling currents
- This leakage provides a natural discharge path, preventing charge buildup
- As oxide thickness decreases, leakage increases exponentially, but breakdown voltage only decreases linearly
- Result: The discharge rate outpaces the damage threshold

**Why "Antenna" is a Misnomer:** The effect has nothing to do with electromagnetic wave reception (the usual meaning of antenna). The term refers only to the charge-collecting behavior of long metal conductors during plasma processing. A more accurate name is "Plasma-Induced Gate Oxide Damage" (PID).

---

## è¨˜æ†¶é«”èˆ‡ Cache

### **SRAM vs DRAM**

SRAMï¼ˆStatic RAMï¼‰èˆ‡ DRAMï¼ˆDynamic RAMï¼‰ä»£è¡¨è¨˜æ†¶é«”è¨­è¨ˆä¸­çš„åŸºæœ¬æ¬Šè¡¡ã€‚SRAM ä½¿ç”¨äº¤å‰è€¦åˆ inverter å„²å­˜æ¯å€‹ä½å…ƒï¼Œæä¾›å¿«é€Ÿå­˜å–ä½†æ¯å€‹ cell éœ€è¦ 6 å€‹ transistorã€‚DRAM å°‡é›»è·å„²å­˜åœ¨é›»å®¹ä¸­ï¼Œåƒ…éœ€ 1 å€‹ transistor å’Œ 1 å€‹é›»å®¹å³å¯é”åˆ°æ›´é«˜å¯†åº¦ï¼Œä½†ç”±æ–¼é›»è·æ´©æ¼éœ€è¦å®šæœŸ refreshã€‚é€™è§£é‡‹äº†ç‚ºä½• CPU ä½¿ç”¨ SRAM ä½œç‚ºå¿«é€Ÿ cacheï¼Œè€Œä½¿ç”¨ DRAM ä½œç‚ºå¤§å®¹é‡ä¸»è¨˜æ†¶é«”ã€‚

| Feature | SRAM | DRAM |
|---------|------|------|
| **Storage Element** | 6 transistors (flip-flop based) | 1 transistor + 1 capacitor |
| **Speed** | Fast (~1-10 ns access) | Slower (~50-70 ns access) |
| **Density** | Lower (6T per bit) | Higher (1T1C per bit) |
| **Power** | Higher static power | Lower static power |
| **Refresh** | Not required | Required (capacitor leaks) |
| **Cost** | More expensive per bit | Cheaper per bit |
| **Use Case** | Cache (L1, L2, L3), registers | Main memory (DDR) |

**SRAM Architecture:**
- Uses cross-coupled inverters to store data
- Data retained as long as power is supplied
- Faster access due to direct transistor switching
- Typically used for on-chip memory (caches)

**DRAM Architecture:**
- Stores data as charge in a capacitor
- Requires periodic refresh (every ~64 ms) due to capacitor leakage
- Higher density makes it suitable for large memory arrays
- Used for off-chip main memory (DDR3, DDR4, DDR5)

**Why use SRAM for cache?**
- Speed matches CPU clock frequencies
- No refresh overhead
- Lower latency for critical path operations

**Why use DRAM for main memory?**
- Cost-effective for large capacities (GB range)
- Higher density per chip area
- Acceptable latency for bulk data storage

### **Flash Memory (NOR vs NAND)**

Flash Memory æ˜¯éæ®ç™¼æ€§è¨˜æ†¶é«”ï¼ˆNon-Volatile Memoryï¼‰ï¼Œæ–·é›»å¾Œè³‡æ–™ä»æœƒä¿ç•™ã€‚é€™ä½¿å®ƒèˆ‡ SRAM/DRAM æœ‰æ ¹æœ¬æ€§çš„å·®ç•°ã€‚Flash Memory å¸¸è¦‹æ–¼ç¨‹å¼å„²å­˜ï¼ˆFirmwareï¼‰ã€SSD å’Œ USB éš¨èº«ç¢Ÿã€‚

| Feature | NOR Flash | NAND Flash |
|---------|-----------|------------|
| **è®€å–é€Ÿåº¦** | å¿«ï¼ˆrandom accessï¼‰| è¼ƒæ…¢ï¼ˆpage-basedï¼‰|
| **å¯«å…¥é€Ÿåº¦** | æ…¢ | å¿« |
| **å¯†åº¦** | è¼ƒä½ | è¼ƒé«˜ |
| **æˆæœ¬** | è¼ƒé«˜ | è¼ƒä½ |
| **ä»‹é¢** | é¡ä¼¼ SRAMï¼ˆå¯ç›´æ¥å®šå€ï¼‰| éœ€è¦ controller |
| **XIP æ”¯æ´** | æ”¯æ´ï¼ˆExecute-In-Placeï¼‰| ä¸æ”¯æ´ |
| **å…¸å‹æ‡‰ç”¨** | Firmwareã€Bootloader | SSDã€SD Cardã€USB |

**NOR Flash ç‰¹é»ï¼š**
- æ”¯æ´ byte-level random access
- å¯ç›´æ¥åŸ·è¡Œç¨‹å¼ï¼ˆXIPï¼ŒExecute-In-Placeï¼‰ï¼Œç„¡éœ€å…ˆè¼‰å…¥ RAM
- å¸¸ç”¨æ–¼å„²å­˜ BIOSã€Bootloader ç­‰éœ€è¦ç›´æ¥åŸ·è¡Œçš„ç¨‹å¼ç¢¼
- è®€å–å¿«ä½†å¯«å…¥/æŠ¹é™¤æ…¢

**NAND Flash ç‰¹é»ï¼š**
- ä»¥ pageï¼ˆå¦‚ 4KBï¼‰ç‚ºå–®ä½è®€å¯«ï¼Œä»¥ blockï¼ˆå¦‚ 128KBï¼‰ç‚ºå–®ä½æŠ¹é™¤
- å¯†åº¦é«˜ã€æˆæœ¬ä½ï¼Œé©åˆå¤§å®¹é‡å„²å­˜
- éœ€è¦ controller è™•ç†å£å¡Šç®¡ç†ï¼ˆbad block managementï¼‰å’Œç£¨æå‡è¡¡ï¼ˆwear levelingï¼‰
- ç”¨æ–¼ SSDã€eMMCã€UFS ç­‰å¤§å®¹é‡å„²å­˜

**ä¸‰ç¨®è¨˜æ†¶é«”æ¯”è¼ƒï¼ˆç¶“å…¸é¢è©¦é¡Œï¼‰ï¼š**

| ç‰¹æ€§ | SRAM | DRAM | Flash |
|------|------|------|-------|
| **æ®ç™¼æ€§** | æ®ç™¼ï¼ˆæ–·é›»å¤±å»è³‡æ–™ï¼‰| æ®ç™¼ | éæ®ç™¼ |
| **åˆ·æ–°** | ä¸éœ€è¦ | éœ€è¦ï¼ˆ~64msï¼‰| ä¸éœ€è¦ |
| **é€Ÿåº¦** | æœ€å¿« | ä¸­ç­‰ | è¼ƒæ…¢ |
| **å¯†åº¦** | æœ€ä½ï¼ˆ6Tï¼‰| ä¸­ç­‰ï¼ˆ1T1Cï¼‰| æœ€é«˜ |
| **æˆæœ¬** | æœ€é«˜ | ä¸­ç­‰ | æœ€ä½ |
| **ç”¨é€”** | CPU Cache | ä¸»è¨˜æ†¶é«”ï¼ˆRAMï¼‰| ç¨‹å¼/è³‡æ–™å„²å­˜ |

**é¢è©¦å¸¸è¦‹è¿½å•ï¼š**
- ã€ŒSRAM ç‚ºä½•ä¸éœ€è¦ refreshï¼Ÿã€â€” å› ç‚ºä½¿ç”¨ cross-coupled invertersï¼Œåªè¦ä¾›é›»å°±èƒ½ä¿æŒç‹€æ…‹
- ã€ŒDRAM ç‚ºä½•éœ€è¦ refreshï¼Ÿã€â€” å› ç‚ºé›»å®¹æœƒæ¼é›»ï¼Œéœ€è¦å®šæœŸè£œå……é›»è·
- ã€ŒNOR å’Œ NAND Flash çš„å‘½åç”±ä¾†ï¼Ÿã€â€” ä¾†è‡ªå…¶ cell çš„å…§éƒ¨é€£æ¥æ–¹å¼ï¼ŒNOR ç”¨ä¸¦è¯çµæ§‹ï¼ˆé¡ä¼¼ NOR gateï¼‰ï¼ŒNAND ç”¨ä¸²è¯çµæ§‹ï¼ˆé¡ä¼¼ NAND gateï¼‰

### **Write-back vs Write-through Cache**

Cache write policies determine how modifications are propagated to main memory. Write-through immediately updates both cache and memory, ensuring consistency but incurring memory latency on every write. Write-back only updates the cache, deferring memory writes until the cache line is evicted, improving performance but requiring dirty bit tracking and more complex coherence handling.

| Aspect | Write-through | Write-back |
|--------|---------------|------------|
| **Write Policy** | Write to cache AND memory | Write to cache only |
| **Memory Update** | Immediate | When cache line evicted (dirty) |
| **Consistency** | Always consistent | May be inconsistent |
| **Write Speed** | Slower (memory latency) | Faster (cache latency) |
| **Bus Traffic** | Higher | Lower |
| **Complexity** | Simpler | Needs dirty bit tracking |

**Write-through:**
```
CPU Write â†’ Update Cache â†’ Update Memory (immediately)
```
- Pros: Simple, memory always up-to-date
- Cons: Every write incurs memory latency
- Solution: Write buffer to hide memory latency

**Write-back:**
```
CPU Write â†’ Update Cache (set dirty bit)
Cache Eviction â†’ Write dirty line to memory
```
- Pros: Faster writes, less bus traffic
- Cons: Memory may have stale data, complexity

**MTK Interview Question:** "Write-back & Write-through cache, å„èˆ‰ä¸€å€‹å„ªé»?"
- Write-through: Memory always consistent (good for multi-processor)
- Write-back: Higher performance (fewer memory writes)

### **Cache Associativity**

Cache associativity determines how memory addresses map to cache locations. Higher associativity reduces conflict misses but increases hardware complexity and access latency.

**Cache Mapping Strategies:**

| Type | Description | Conflict Misses | Hardware Cost |
|------|-------------|-----------------|---------------|
| **Direct-Mapped** | Each address maps to exactly one cache line | Highest | Lowest |
| **N-way Set Associative** | Address maps to one set, any of N lines | Moderate | Moderate |
| **Fully Associative** | Address can map to any cache line | Lowest | Highest |

**Address Breakdown:**

```
For a 32KB, 4-way set associative cache with 64-byte lines:

Address bits: |----Tag----|--Index--|--Offset--|
              |   20 bits |  7 bits |  6 bits  |

Cache organization:
  - 32KB / 64B = 512 cache lines total
  - 512 lines / 4 ways = 128 sets
  - Index bits: logâ‚‚(128) = 7 bits
  - Offset bits: logâ‚‚(64) = 6 bits
  - Tag bits: 32 - 7 - 6 = 19 bits
```

**Set-Associative Cache Structure:**

```
           Set 0      Set 1      Set 2      ...    Set N-1
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
Way 0    â”‚ Tag|Dataâ”‚ Tag|Dataâ”‚ Tag|Dataâ”‚  ...  â”‚ Tag|Dataâ”‚
         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
Way 1    â”‚ Tag|Dataâ”‚ Tag|Dataâ”‚ Tag|Dataâ”‚  ...  â”‚ Tag|Dataâ”‚
         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
Way 2    â”‚ Tag|Dataâ”‚ Tag|Dataâ”‚ Tag|Dataâ”‚  ...  â”‚ Tag|Dataâ”‚
         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
Way 3    â”‚ Tag|Dataâ”‚ Tag|Dataâ”‚ Tag|Dataâ”‚  ...  â”‚ Tag|Dataâ”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Replacement Policies:**

When a cache set is full and a new line must be loaded, the replacement policy determines which existing line to evict.

| Policy | Description | Implementation | Performance |
|--------|-------------|----------------|-------------|
| **LRU** | Evict least recently used | Track access order | Best, expensive |
| **Pseudo-LRU** | Approximate LRU with tree | 1 bit per 2 ways | Good, practical |
| **FIFO** | Evict oldest inserted | Queue per set | Moderate |
| **Random** | Evict random line | Counter | Simple, ~same as LRU for high N |

**LRU Implementation (2-way):**

```verilog
// Simple 2-way LRU: 1 bit per set
// mru[set] = 0 â†’ Way 0 was most recently used
// mru[set] = 1 â†’ Way 1 was most recently used

// On access to way:
mru[set] <= accessed_way;

// On replacement:
evict_way = ~mru[set];  // Evict least recently used
```

**Pseudo-LRU (4-way) Tree:**

```
        [B0]         â† Root bit: which half was LRU?
       /    \
    [B1]    [B2]     â† Which quarter was LRU?
    /  \    /  \
  W0   W1  W2   W3   â† Ways

On access to W2: Set B0=1 (right half used), B2=0 (left of right)
On replacement:  Follow LRU path: B0=0â†’left, B1=1â†’W1 evicted
```

**Associativity Trade-offs:**

| Associativity | Miss Rate | Access Time | Power | Typical Use |
|---------------|-----------|-------------|-------|-------------|
| **Direct** | Higher | Fastest | Lowest | L1 instruction cache |
| **2-way** | -15-20% | +5-10% | Moderate | L1 data cache |
| **4-way** | -5-10% | +10-15% | Moderate | L2 cache |
| **8+ way** | Diminishing | +15-25% | Higher | L3 cache |

**Interview Question:** "Why not use fully associative caches?"
- Requires comparing tag against ALL entries simultaneously
- N comparators needed for N entries
- Impractical for large caches (64KB+ with 64B lines = 1000+ comparators)
- Used only for small structures: TLBs, victim caches

### **MESI Protocol (Cache Coherence)**

In multi-core systems, each core has its own cache, creating the cache coherence problem: how to ensure all cores see consistent data. The MESI protocol is the most widely used solution.

**MESI States:**

| State | Description | Ownership | Memory |
|-------|-------------|-----------|--------|
| **M (Modified)** | Data modified, only in this cache | Exclusive | Stale |
| **E (Exclusive)** | Data clean, only in this cache | Exclusive | Up-to-date |
| **S (Shared)** | Data clean, may be in other caches | Shared | Up-to-date |
| **I (Invalid)** | Cache line not valid | None | - |

**State Transitions:**

```
        Read hit (any state except I): Stay in same state
        Write hit to E/M: Stay in M
        Write hit to S: Invalidate others â†’ M

              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚                                  â”‚
              â–¼         Read Miss                â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  (no other cache has it) â”Œâ”€â”€â”€â”´â”€â”€â”€â”€â”
         â”‚   E    â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚   I    â”‚
         â”‚Exclusiveâ”‚                          â”‚Invalid â”‚
         â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                          â””â”€â”€â”€â–²â”€â”€â”€â”€â”˜
             â”‚ Write                              â”‚
             â–¼                                   â”‚ Snoop: Other
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”                             â”‚ core writes
         â”‚   M    â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚Modifiedâ”‚        Eviction (write back)
         â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
             â”‚ Snoop: Other core reads
             â–¼
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚   S    â”‚â—„â”€â”€â”€â”€ Read Miss (other cache has it)
         â”‚ Shared â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Snooping Protocol:**

All caches monitor (snoop) the shared bus for memory transactions:
- If another core reads an address I have in **M**, supply data & transition to **S**
- If another core writes an address I have in **M/E/S**, invalidate my copy â†’ **I**

**Interview Scenario:** "Core A reads address X that Core B has in Modified state. What happens?"
1. Core A issues read request on bus
2. Core B snoops the request, sees address X
3. Core B supplies data directly (or via memory writeback)
4. Both caches transition to **Shared** state
5. Memory is updated (if writeback)

**Snooping vs Directory-Based:**

| Aspect | Snooping | Directory |
|--------|----------|-----------|
| **Mechanism** | Broadcast on shared bus | Centralized directory |
| **Scalability** | Poor (bus bottleneck) | Good (point-to-point) |
| **Latency** | Lower (broadcast) | Higher (directory lookup) |
| **Use Case** | 2-8 cores | Many-core systems |

**Real Implementations:**
- Intel Core: Uses MESI (or MESIF with Forward state)
- AMD Opteron: Uses MOESI (Owned state for dirty sharing)

**MESI Extensions:**

| Protocol | Extra State | Purpose |
|----------|-------------|---------|
| **MESIF** (Intel) | **Forward** | Designates one sharer to respond to requests, reducing bus traffic |
| **MOESI** (AMD) | **Owned** | Allows dirty data sharing without writeback to memory |
| **MERSI** | **Recent** | Similar to Forward, for cache-to-cache transfers |

**Common Interview Scenario:** "Core A reads address X that Core B has in Modified state. What happens?"
1. Core A issues read miss on bus
2. Core B snoops the request, recognizes the address
3. Core B intervenes: supplies data directly (or writes back to memory first)
4. Both caches transition to **Shared** state
5. Memory is now up-to-date (if writeback occurred)

---

## é›»è…¦æ¶æ§‹

### **æµæ°´ç·šæŠ€è¡“ (Pipelining)**

> **ç‚ºä½• Pipeline æ˜¯ç¶“å…¸é¢è©¦é¡Œï¼Ÿ** ã€Œå¦‚ä½•æé«˜åŒæ­¥é›»è·¯é€Ÿåº¦ã€æ˜¯æ•¸ä½ IC è¨­è¨ˆçš„ç¶“å…¸å•é¡Œã€‚Pipeline æ˜¯æœ€æ ¸å¿ƒçš„ç­”æ¡ˆä¹‹ä¸€ã€‚é¢è©¦å®˜å¸¸å•ï¼šã€ŒPipeline å¦‚ä½•æé«˜ throughputï¼Ÿã€ã€ã€ŒPipeline æœ‰ä»€éº¼ä»£åƒ¹ï¼Ÿã€ã€ã€Œæœ‰å¹¾ç´š pipeline æœ€å¥½ï¼Ÿã€

æµæ°´ç·šæ˜¯å°‡ä¸€å€‹é•·çš„çµ„åˆé‚è¼¯è·¯å¾‘åˆ‡åˆ†ç‚ºå¤šå€‹è¼ƒçŸ­çš„éšæ®µï¼Œä¸¦åœ¨å„éšæ®µä¹‹é–“æ’å…¥ registerã€‚é€™å…è¨±å¤šå€‹æ“ä½œåŒæ™‚è™•æ–¼ä¸åŒéšæ®µï¼Œå¾è€Œæé«˜ throughputï¼ˆååé‡ï¼‰ã€‚

**åŸºæœ¬åŸç†ï¼š**

```
ä¸ä½¿ç”¨ Pipeline:
  Tclk â‰¥ Tcq + Tlogic_total + Tsetup
  Fmax = 1 / Tclk

ä½¿ç”¨ N ç´š Pipeline:
  Tclk â‰¥ Tcq + (Tlogic_total / N) + Tsetup
  Fmax = N / (Tcq + (Tlogic_total / N) + Tsetup)
```

**Pipeline çš„æ•ˆç›Šèˆ‡ä»£åƒ¹ï¼š**

| é¢å‘ | ä¸ä½¿ç”¨ Pipeline | ä½¿ç”¨ N ç´š Pipeline |
|------|-----------------|-------------------|
| **Throughput** | 1 / T_total | 1 / T_stageï¼ˆç†æƒ³æé«˜ N å€ï¼‰|
| **Latency** | T_total | N Ã— T_stage + (N-1) Ã— Tcqï¼ˆç•¥å¢ï¼‰|
| **é¢ç©** | åŸºæº– | å¢åŠ ï¼ˆå¤š N-1 çµ„ registersï¼‰|
| **åŠŸè€—** | åŸºæº– | å¢åŠ ï¼ˆregister åˆ‡æ›åŠŸè€—ï¼‰|
| **æœ€é«˜é »ç‡** | è¼ƒä½ | è¼ƒé«˜ |

**ç¯„ä¾‹è¨ˆç®—ï¼š**

```
å‡è¨­ä¸€å€‹çµ„åˆé‚è¼¯é›»è·¯å»¶é²ç‚º 10nsï¼ŒTcq = 0.5nsï¼ŒTsetup = 0.5ns

ä¸ä½¿ç”¨ Pipeline:
  Tclk = 0.5 + 10 + 0.5 = 11ns
  Fmax = 90.9 MHz

ä½¿ç”¨ 4 ç´š Pipeline:
  Tclk = 0.5 + 2.5 + 0.5 = 3.5ns
  Fmax = 285.7 MHzï¼ˆç´„æå‡ 3.1 å€ï¼ï¼‰

ä»£åƒ¹ï¼š
  - Latency å¾ 11ns å¢åŠ åˆ° 4 Ã— 3.5ns = 14ns
  - éœ€è¦é¡å¤– 3 çµ„ pipeline registers
```

**Pipeline è¨­è¨ˆçš„é—œéµè€ƒé‡ï¼š**

1. **éšæ®µå¹³è¡¡**ï¼šå„éšæ®µå»¶é²æ‡‰ç›¡é‡ç›¸ç­‰ï¼Œæœ€æ…¢çš„éšæ®µæ±ºå®šæ•´é«”é »ç‡
2. **Hazard è™•ç†**ï¼šè³‡æ–™ç›¸ä¾æ€§å¯èƒ½å°è‡´ pipeline stall æˆ–éœ€è¦ forwarding
3. **æ·±åº¦é¸æ“‡**ï¼šéæ·±çš„ pipeline æœƒå¢åŠ  latency å’Œ hazard penalty

**ä½•æ™‚ä½¿ç”¨ Pipelineï¼ˆé¢è©¦å¸¸å•ï¼‰ï¼š**

| é©åˆä½¿ç”¨ | ä¸é©åˆä½¿ç”¨ |
|----------|------------|
| é«˜ throughput éœ€æ±‚ï¼ˆDSPã€åœ–åƒè™•ç†ï¼‰| ä½ latency éœ€æ±‚ï¼ˆæ§åˆ¶é‚è¼¯ï¼‰|
| çµ„åˆé‚è¼¯è·¯å¾‘éé•· | çµ„åˆé‚è¼¯å·²è¶³å¤ çŸ­ |
| å¯æ¥å— latency å¢åŠ  | å–®æ¬¡æ“ä½œ latency é—œéµ |
| è³‡æ–™æµæœ‰è¦å¾‹æ€§ | è³‡æ–™ç›¸ä¾æ€§åš´é‡ |

### **Pipeline Hazards**

Pipeline hazard æ˜¯å°è‡´ä¸‹ä¸€æ¢æŒ‡ä»¤ç„¡æ³•åœ¨å…¶æŒ‡å®š clock cycle åŸ·è¡Œçš„æƒ…æ³ã€‚ç†è§£ä¸¦æ¸›è¼• hazard æ˜¯åœ¨ pipelined processor ä¸­é”åˆ°é«˜æŒ‡ä»¤ååé‡çš„åŸºç¤ã€‚

**Types of Hazards:**

| Type | Cause | Example |
|------|-------|---------|
| **Structural** | Hardware resource conflict | Single memory port for fetch + data access |
| **Data** | Instruction depends on result of previous | `ADD R1,R2,R3; SUB R4,R1,R5` (R1 dependency) |
| **Control** | Branch outcome unknown | `BEQ` instruction: which path to fetch? |

**Data Hazard Types (RAW, WAR, WAW):**

| Hazard | Full Name | Description | In-Order Pipeline? |
|--------|-----------|-------------|-------------------|
| **RAW** | Read After Write | Read before write completes | Yes (most common) |
| **WAR** | Write After Read | Write before read completes | Only in OoO |
| **WAW** | Write After Write | Second write before first | Only in OoO |

**RAW Hazard Example:**

```
Cycle:        1   2   3   4   5   6   7
ADD R1,R2,R3: IF  ID  EX  MEM WB
SUB R4,R1,R5:     IF  ID  EX  MEM WB
                      â†‘
                  R1 not yet written!
                  (R1 available at cycle 5, needed at cycle 3)
```

**Solutions to Data Hazards:**

| Technique | Description | Latency | Hardware Cost |
|-----------|-------------|---------|---------------|
| **Stalling** | Insert NOPs until data ready | 1-3 cycles | Hazard detection unit |
| **Forwarding** | Bypass result from later stage | 0 cycles (usually) | Forwarding paths + MUXes |
| **Code reordering** | Compiler moves independent instructions | 0 cycles | Smart compiler |

**Forwarding (Bypassing):**

```
Without forwarding:
  ADD R1,R2,R3: IFâ”€IDâ”€EXâ”€MEMâ”€WB
  SUB R4,R1,R5:    IFâ”€IDâ”€stallâ”€stallâ”€EXâ”€MEMâ”€WB
                         (wait for R1)

With forwarding:
  ADD R1,R2,R3: IFâ”€IDâ”€EXâ”€MEMâ”€WB
  SUB R4,R1,R5:    IFâ”€IDâ”€EXâ”€MEMâ”€WB
                      â†‘
                      R1 forwarded from EX stage output
```

**Forwarding Paths in 5-Stage Pipeline:**

```
â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”
â”‚ IF  â”‚â”€â”€â–ºâ”‚ ID  â”‚â”€â”€â–ºâ”‚ EX  â”‚â”€â”€â–ºâ”‚ MEM â”‚â”€â”€â–ºâ”‚ WB  â”‚
â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”¬â”€â”€â”˜   â””â”€â”€â”¬â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜
                       â”‚         â”‚
                       â”‚    â”Œâ”€â”€â”€â”€â”˜ EX/MEM forward
                       â”‚    â”‚
                       â–¼    â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚Forwardingâ”‚
                    â”‚  MUX    â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
                    To EX inputs
```

**Load-Use Hazard (Cannot be fully forwarded):**

```
LW  R1, 0(R2):  IFâ”€IDâ”€EXâ”€MEMâ”€WB
                           â†‘
ADD R3, R1, R4:    IFâ”€IDâ”€stallâ”€EXâ”€MEMâ”€WB
                           â†‘
                   Data available HERE (end of MEM)
                   but needed HERE (start of EX)
                   â†’ Must stall 1 cycle
```

**Control Hazards:**

Control hazards occur when the processor doesn't know which instruction to fetch next due to branches.

| Solution | Description | Penalty |
|----------|-------------|---------|
| **Stall** | Wait until branch resolved | 1-3 cycles |
| **Predict not-taken** | Always fetch next sequential | Mispredict penalty |
| **Predict taken** | Always fetch branch target | Mispredict penalty |
| **Branch prediction** | Use history to predict | ~5-15% mispredict |
| **Delayed branch** | Execute instruction after branch | Compiler fills slot |

**Branch Prediction vs Speculation:**

```
Prediction: Guess which path to fetch
Speculation: Actually EXECUTE the predicted path

If wrong:
  - Prediction: Just fetch correct path (small penalty)
  - Speculation: Must FLUSH pipeline and rollback state (large penalty)
```

**Modern CPU Hazard Handling:**

| Technique | Purpose |
|-----------|---------|
| **Register renaming** | Eliminate WAR/WAW hazards |
| **Out-of-order execution** | Hide latency by executing ready instructions |
| **Speculative execution** | Execute past unresolved branches |
| **Memory disambiguation** | Detect/handle load-store conflicts |

### **Branch Predictor**

Branch predictor predicts the outcome of branch instructions to keep pipeline full.

**Why needed:**
- Branch instructions cause pipeline stalls
- Without prediction: wait until branch resolved (waste cycles)
- With prediction: speculatively fetch predicted path

**Types of Branch Predictors:**

Branch predictors have evolved from simple static rules to sophisticated learning-based approaches. Modern processors use multiple predictors in parallel, selecting the best prediction based on branch history and program context.

| Type | Description | Accuracy |
|------|-------------|----------|
| **Static** | Always predict taken/not-taken | ~60-70% |
| **1-bit** | Remember last outcome | ~80-85% |
| **2-bit** | 4-state saturating counter | ~85-90% |
| **Correlating** | Use history of other branches | ~90-95% |
| **Tournament** | Combine multiple predictors | ~95%+ |

**2-bit Saturating Counter:**
```
                    Taken
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â†“                      â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  Taken   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Stronglyâ”‚ â”€â”€â”€â”€â”€â”€â”€â†’ â”‚ Weakly  â”‚
    â”‚  Taken  â”‚ â†â”€â”€â”€â”€â”€â”€â”€ â”‚  Taken  â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ Not Takenâ””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                      â†‘
         â”‚ Not Taken    Taken   â”‚
         â†“                      â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” Not Takenâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Weakly  â”‚ â”€â”€â”€â”€â”€â”€â”€â†’ â”‚Strongly â”‚
    â”‚Not Takenâ”‚ â†â”€â”€â”€â”€â”€â”€â”€ â”‚Not Takenâ”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  Taken   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**States:** 11 (Strongly Taken) â†’ 10 (Weakly Taken) â†’ 01 (Weakly Not Taken) â†’ 00 (Strongly Not Taken)

**Branch Target Buffer (BTB):**
- Cache storing branch target addresses
- Indexed by branch instruction PC
- Provides target address before decode stage

**Misprediction Penalty:**
- Flush pipeline
- Restart from correct address
- Modern CPUs: 10-20 cycle penalty

**Why 2-bit Beats 1-bit:**
```
Consider a loop that executes 10 times:
  Branch pattern: TTTTTTTTTN (9 taken, 1 not-taken)

1-bit predictor:
  Misses: First iteration (was Nâ†’predict N, actual T)
          Last iteration (was Tâ†’predict T, actual N)
          First iteration next time (was Nâ†’predict N, actual T)
  = 2-3 misses per loop execution

2-bit predictor:
  Misses: Only the last iteration (strongly takenâ†’still predict T)
          Takes 2 not-takens to flip prediction
  = 1 miss per loop execution
```

**Tournament Predictor:** Uses a "choice predictor" (another 2-bit counter) to select between a local predictor (branch-specific history) and a global predictor (correlated branch history). The Alpha 21264 used this approach with 4K entries.

**MTK Interview Question:** "Branch predictorçš„å¯¦åšæ–¹å¼?"
- Use BTB for target address prediction
- Use 2-bit counter or correlating predictor for direction
- Implemented in Fetch stage of pipeline

### **Virtual Memory & TLB**

Virtual memory æä¾›ç¨‹åºé–“çš„è¨˜æ†¶é«”éš”é›¢ï¼Œä¸¦å…è¨±ç¨‹å¼ä½¿ç”¨è¶…éå¯¦é«”å¯ç”¨çš„è¨˜æ†¶é«”ã€‚Translation Lookaside Bufferï¼ˆTLBï¼‰æ˜¯åŠ é€Ÿ virtual-to-physical address translation çš„é—œéµ cacheã€‚

**Virtual Memory Concepts:**

| Concept | Description |
|---------|-------------|
| **Virtual Address** | Address used by program (per-process unique) |
| **Physical Address** | Actual hardware memory location |
| **Page** | Fixed-size memory block (typically 4KB) |
| **Page Table** | Maps virtual pages to physical frames |
| **Page Fault** | Access to page not in physical memory |

**Address Translation:**

```
Virtual Address:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Virtual Page Number â”‚ Page Offset â”‚
â”‚       (VPN)         â”‚             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼ Page Table Lookup
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Physical Frame Numberâ”‚ Page Offset â”‚
â”‚       (PFN)         â”‚   (same)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
Physical Address
```

**Why TLB is Needed:**

Without TLB, every memory access requires two memory accesses:
1. Access page table to get physical address
2. Access actual data

This doubles memory latencyâ€”unacceptable for performance.

**TLB Organization:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      TLB                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   VPN   â”‚  ASID   â”‚ Valid â”‚  PFN + Permissions    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0x1234 â”‚   5     â”‚   1   â”‚ 0x5678, RWX           â”‚
â”‚  0x2000 â”‚   5     â”‚   1   â”‚ 0x3000, R--           â”‚
â”‚  0x3456 â”‚   7     â”‚   1   â”‚ 0x7890, RW-           â”‚
â”‚   ...   â”‚  ...    â”‚  ...  â”‚  ...                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ASID = Address Space Identifier (for process isolation)
```

**TLB Hit/Miss:**

| Event | Action | Latency |
|-------|--------|---------|
| **TLB Hit** | Use cached translation | 0.5-1 cycle |
| **TLB Miss (HW)** | Hardware walks page table | 10-100 cycles |
| **TLB Miss (SW)** | OS handles page table walk | 100-1000 cycles |
| **Page Fault** | OS loads page from disk | Millions of cycles |

**TLB Types:**

| Type | Structure | Pros | Cons |
|------|-----------|------|------|
| **Fully Associative** | Any VPN â†’ any entry | Best hit rate | Expensive comparison |
| **Set Associative** | VPN â†’ specific set | Balance cost/performance | Common choice |
| **Separate I/D TLB** | Instruction + Data TLBs | Parallel access | More hardware |

**TLB Reach:**

```
TLB Reach = TLB_entries Ã— Page_size

Example:
  64-entry TLB with 4KB pages:
  TLB Reach = 64 Ã— 4KB = 256KB

With 2MB huge pages:
  TLB Reach = 64 Ã— 2MB = 128MB (much larger working set!)
```

**Context Switch and TLB:**

On context switch between processes, TLB entries become invalid because virtual addresses map differently.

**Solutions:**

| Method | Description | Trade-off |
|--------|-------------|-----------|
| **TLB Flush** | Invalidate all entries | Simple, but loses cached translations |
| **ASID (Address Space ID)** | Tag entries with process ID | Entries preserved, hardware cost |
| **PCID (Process Context ID)** | x86 extension of ASID | 12-bit ID, avoids most flushes |

**Typical TLB Hierarchy:**

```
CPU Core
    â”‚
    â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   L1 ITLB       â”‚ â† Instruction TLB (small, fast)
â”‚   (32 entries)  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   L1 DTLB       â”‚ â† Data TLB (small, fast)
â”‚   (64 entries)  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   L2 STLB       â”‚ â† Shared TLB (larger, slower)
â”‚   (512 entries) â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         â–¼
    Page Table
    (in memory)
```

**Modern TLB Characteristics:**

| Processor | L1 DTLB | L1 ITLB | L2 TLB |
|-----------|---------|---------|--------|
| Intel Skylake | 64 entries, 4-way | 128 entries, 8-way | 1536 entries, 12-way |
| ARM Cortex-A72 | 48 entries, FA | 48 entries, FA | 1024 entries, 4-way |

**Interview Question:** "Why is TLB miss expensive?"

A TLB miss triggers a page table walk, which requires multiple memory accesses (one per page table level). Modern systems use 4-5 level page tables for 48-bit virtual addresses, potentially requiring 4-5 memory accessesâ€”hundreds of cycles.

---

## å¸¸è¦‹é¢è©¦å•é¡Œ

### **Input/Output Delay**

**Purpose:** Model external delays for timing analysis at chip boundaries.

```tcl
# Input delay: time from external clock edge to data arriving at input pin
set_input_delay -clock CLK -max 3.0 [get_ports data_in]
set_input_delay -clock CLK -min 1.0 [get_ports data_in]

# Output delay: time required for data to be stable at output before external capture
set_output_delay -clock CLK -max 2.5 [get_ports data_out]
set_output_delay -clock CLK -min 0.5 [get_ports data_out]
```

**How to determine values:**
- Based on external device timing specs (setup/hold of receiving chip)
- PCB trace delays
- Typically 30-60% of clock period for conservative design

### **What Coding Causes Latch Inference?**

Incomplete conditional assignments in combinational logic:

```verilog
// WRONG - creates latch (missing else)
always @(*) begin
    if (sel)
        out = a;
    // no else â†’ latch inferred to hold previous value
end

// WRONG - incomplete case
always @(*) begin
    case (sel)
        2'b00: out = a;
        2'b01: out = b;
        // missing 2'b10, 2'b11 â†’ latch inferred
    endcase
end

// CORRECT - complete assignment
always @(*) begin
    if (sel)
        out = a;
    else
        out = b;  // explicit else
end

// CORRECT - use default
always @(*) begin
    case (sel)
        2'b00: out = a;
        2'b01: out = b;
        default: out = 1'b0;  // covers all cases
    endcase
end
```

### **Pipeline Concept**

Pipeline divides a long combinational path into shorter stages with registers, allowing higher clock frequency at the cost of latency.

```
Without pipeline: Tclk â‰¥ Tcq + Tlogic_total + Tsetup

With N-stage pipeline: Tclk â‰¥ Tcq + (Tlogic_total/N) + Tsetup
```

**Trade-offs:**
- **Throughput**: Same (1 result per cycle after pipeline fills)
- **Latency**: Increased by N cycles
- **Frequency**: Can be ~NÃ— higher
- **Area**: More registers needed

### **Clock Skew Effect on Setup/Hold**

Clock skew is the difference in arrival time of the clock signal at different flip-flops. While often considered harmful, skew can be deliberately used ("useful skew") to fix timing violations. Understanding how skew affects setup and hold margins is crucial for both timing analysis and optimization.

**Clock skew** = arrival time difference between clocks at launch and capture flip-flops.

```
Positive skew: Capture clock arrives LATER than launch clock
Negative skew: Capture clock arrives EARLIER than launch clock
```

| Skew Type | Setup | Hold |
|-----------|-------|------|
| **Positive** (+Tskew) | Helps (more time) | Hurts (less margin) |
| **Negative** (-Tskew) | Hurts (less time) | Helps (more margin) |

**Useful skew:** Intentionally adding positive skew to fix setup violations (but watch hold!).

### **Can Hold Time Be Zero or Negative?**

**Yes!** Hold time can be zero or even negative.

- **Thold = 0**: Data can change immediately after clock edge
- **Thold < 0** (negative): Data can change slightly BEFORE clock edge

This occurs in fast flip-flop designs where internal delays ensure data is already captured before the clock edge fully propagates. Common in advanced process nodes.

**Why hold time is independent of clock period:** Hold is measured from the SAME clock edge that captured the data, not the next edge. It only depends on flip-flop internal timing, not clock frequency.

### **SystemVerilog Purpose**

SystemVerilog (IEEE 1800) extends Verilog with features for both design and verification. It adds hardware description enhancements like interfaces and always_ff/always_comb blocks, plus powerful verification constructs including classes, constrained random generation, and assertions. Modern verification methodologies (UVM) are built entirely on SystemVerilog.

| Feature | Purpose |
|---------|---------|
| **Data types** | `logic`, `bit`, `int`, `enum`, `struct`, `union` |
| **OOP** | Classes, inheritance for testbenches |
| **Assertions** | `assert`, `assume`, `cover` for formal verification |
| **Constraints** | `randomize()` for constrained random verification |
| **Interfaces** | Bundle signals, simplify connections |
| **Clocking blocks** | Specify timing for testbench sampling |
| **Covergroups** | Functional coverage collection |

### **Building Gates Using MUX**

A 2:1 multiplexer is functionally completeâ€”any Boolean function can be implemented using only MUXes. This principle underlies FPGA LUT architecture, where N-input LUTs are essentially 2^N:1 MUXes with programmable truth tables. Understanding MUX-based gate implementation is a common interview question.

**2:1 MUX behavior:** `Y = S ? I1 : I0`

```
Implement NOT using MUX:
Y = A ? 0 : 1  â†’  NOT(A)
    â”Œâ”€â”€â”€â”
0 â”€â”€â”¤ 1 â”‚
    â”‚MUXâ”œâ”€â”€ Y = NOT(A)
1 â”€â”€â”¤ 0 â”‚
    â””â”€â”¬â”€â”˜
      A

Implement AND using MUX:
Y = B ? A : 0  â†’  A AND B
    â”Œâ”€â”€â”€â”
0 â”€â”€â”¤ 0 â”‚
    â”‚MUXâ”œâ”€â”€ Y = AÂ·B
A â”€â”€â”¤ 1 â”‚
    â””â”€â”¬â”€â”˜
      B

Implement OR using MUX:
Y = B ? 1 : A  â†’  A OR B
    â”Œâ”€â”€â”€â”
A â”€â”€â”¤ 0 â”‚
    â”‚MUXâ”œâ”€â”€ Y = A+B
1 â”€â”€â”¤ 1 â”‚
    â””â”€â”¬â”€â”˜
      B

Implement XOR using MUX:
Y = B ? NOT(A) : A  â†’  A XOR B
    â”Œâ”€â”€â”€â”
A â”€â”€â”¤ 0 â”‚
    â”‚MUXâ”œâ”€â”€ Y = AâŠ•B
Ä€ â”€â”€â”¤ 1 â”‚
    â””â”€â”¬â”€â”˜
      B

Implement NAND using MUX:
Y = B ? NOT(A) : 1  â†’  NOT(A AND B)
    â”Œâ”€â”€â”€â”
1 â”€â”€â”¤ 0 â”‚
    â”‚MUXâ”œâ”€â”€ Y = (AÂ·B)'
Ä€ â”€â”€â”¤ 1 â”‚
    â””â”€â”¬â”€â”˜
      B
```

### **Building Gates Using NAND Only**

NAND gates are universalâ€”any Boolean function can be implemented using only NAND gates. This is why NAND-based standard cell libraries were historically common (though modern libraries include optimized cells for each function). The same universality applies to NOR gates.

```
NOT:  Y = (A NAND A) = A'
AND:  Y = ((A NAND B) NAND (A NAND B)) = AÂ·B
OR:   Y = ((A NAND A) NAND (B NAND B)) = A+B
XOR:  Y = ((A NAND (A NAND B)) NAND (B NAND (A NAND B)))
```

**ğŸ¯ MUX/NAND å»ºæ§‹é‚è¼¯é–˜å¸¸è¦‹é¢è©¦è¿½å•ï¼š**

| å•é¡Œ | ç­”æ¡ˆé‡é» |
|------|----------|
| **ã€Œç”¨ 2:1 MUX å¯¦ç¾ AND gateï¼Ÿã€** | `Y = B ? A : 0`ï¼ŒB ç‚º selectï¼ŒA å’Œ 0 ç‚ºè¼¸å…¥ |
| **ã€Œç”¨ 2:1 MUX å¯¦ç¾ OR gateï¼Ÿã€** | `Y = B ? 1 : A`ï¼ŒB ç‚º selectï¼Œ1 å’Œ A ç‚ºè¼¸å…¥ |
| **ã€Œç”¨ 2:1 MUX å¯¦ç¾ XOR gateï¼Ÿã€** | `Y = B ? ~A : A`ï¼Œéœ€è¦ A çš„åç›¸ï¼ˆéœ€å¦ä¸€å€‹ MUX æˆ– inverterï¼‰ |
| **ã€Œç‚ºä½• NAND å’Œ NOR ç¨±ç‚º universal gatesï¼Ÿã€** | å› ç‚ºåªç”¨ NANDï¼ˆæˆ–åªç”¨ NORï¼‰å°±èƒ½å¯¦ç¾ä»»ä½• Boolean function |
| **ã€Œç”¨ NAND å¯¦ç¾ NOTï¼Ÿã€** | `Y = A NAND A = A'`ï¼Œå…©å€‹è¼¸å…¥æ¥åŒä¸€è¨Šè™Ÿ |
| **ã€Œç”¨ NAND å¯¦ç¾ ANDï¼Ÿã€** | éœ€è¦ 2 å€‹ NANDï¼š`Y = (A NAND B) NAND (A NAND B)` |
| **ã€Œç”¨ NAND å¯¦ç¾ ORï¼Ÿã€** | `Y = (A NAND A) NAND (B NAND B)` = A' NAND B' = A + B |
| **ã€Œç‚ºä½• FPGA ç”¨ LUT å¯¦ç¾é‚è¼¯ï¼Ÿã€** | N è¼¸å…¥ LUT æœ¬è³ªä¸Šæ˜¯ 2^N:1 MUX + SRAMï¼Œå¯å¯¦ç¾ä»»ä½• N è¼¸å…¥ Boolean function |

### **How Cache Accelerates CPU**

Caches bridge the speed gap between fast CPUs and slow main memory by keeping frequently-accessed data close to the processor. The effectiveness of caching depends on program behavior exhibiting localityâ€”the tendency to access the same or nearby memory locations repeatedly.

Cache exploits **temporal** and **spatial locality**:

| Principle | Description |
|-----------|-------------|
| **Temporal locality** | Recently accessed data likely accessed again soon |
| **Spatial locality** | Nearby addresses likely accessed soon (prefetch cache lines) |

**Performance impact:**
- L1 cache hit: ~1-4 cycles
- L2 cache hit: ~10-20 cycles
- L3 cache hit: ~30-50 cycles
- Main memory: ~100-300 cycles

**Cache reduces average memory access time:**
```
AMAT = Hit_time + Miss_rate Ã— Miss_penalty
```

### **Can 2-Stage FF Solve All CDC Problems?**

**No!** 2-stage synchronizer only works for:
- âœ… Single-bit signals
- âœ… Level signals (not pulses shorter than destination clock period)

**Cannot solve:**
- âŒ Multi-bit buses (bits may sync at different times)
- âŒ Very short pulses (may be missed entirely)
- âŒ High-frequency data (MTBF too low)

**Solutions for multi-bit:** Async FIFO, handshake, MCP (multi-cycle path).

### **Files Needed for Synthesis**

Logic synthesis requires the design source code, timing/power characterization of target cells, and constraints specifying timing requirements. Missing or incorrect files result in synthesis failures or designs that don't meet specifications.

| File Type | Description |
|-----------|-------------|
| **RTL files** | Verilog/VHDL source code (.v, .vhd) |
| **Technology library** | .db/.lib files with cell timing/power |
| **Constraints** | SDC file (clocks, I/O delays, exceptions) |
| **Floorplan** | DEF file (optional, for physical-aware synthesis) |

```tcl
# Basic synthesis script
read_verilog design.v
read_db slow.db
source constraints.sdc
compile_ultra
write -format verilog -output netlist.v
write_sdc output.sdc
```

### **Glitch Causes and Prevention**

**Causes:**
- Unequal path delays in combinational logic
- Race conditions
- Clock domain crossing without synchronization

**Prevention:**
- Register outputs of combinational blocks
- Use Gray code for counters crossing domains
- Add synchronizers for async signals
- Use glitch-free clock gating cells (latch-based ICG)

### **Dual-Edge Detection**

Detect both rising and falling edges of a signal:

```verilog
module dual_edge_detect (
    input  clk,
    input  rst_n,
    input  sig_in,
    output rise_edge,
    output fall_edge,
    output any_edge
);

reg sig_d1, sig_d2;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        sig_d1 <= 1'b0;
        sig_d2 <= 1'b0;
    end else begin
        sig_d1 <= sig_in;
        sig_d2 <= sig_d1;
    end
end

assign rise_edge = sig_d1 & ~sig_d2;   // 0â†’1 transition
assign fall_edge = ~sig_d1 & sig_d2;   // 1â†’0 transition
assign any_edge  = sig_d1 ^ sig_d2;    // any transition

endmodule
```

**Timing Diagram:**
```
sig_in:   â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€
              â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜
sig_d1:   â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€
               â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜
sig_d2:   â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€
                â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜
rise:     â”€â”€â”€â”€â”€â”€â•¥â”€â”€â”€â”€â”€â”€â”€â”€â”€â•¥â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                â•‘         â•‘
fall:     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•¥â”€â”€â”€â”€â”€â”€â”€â”€â”€â•¥â”€â”€â”€â”€
                      â•‘         â•‘
```

### **Common Protocols**

Key protocols in digital IC design:

| Protocol | Full Name | Description |
|----------|-----------|-------------|
| **SPI** | Serial Peripheral Interface | 4-wire synchronous serial (MOSI, MISO, SCLK, CS) |
| **I2C** | Inter-Integrated Circuit | 2-wire serial (SDA, SCL), multi-master |
| **UART** | Universal Async Receiver/Transmitter | Asynchronous serial, start/stop bits |
| **LVDS** | Low-Voltage Differential Signaling | High-speed differential pairs |
| **DDR** | Double Data Rate | Data on both clock edges |
| **SerDes** | Serializer/Deserializer | Parallel â†” serial conversion |
| **PCIe** | PCI Express | High-speed serial interconnect |
| **USB** | Universal Serial Bus | Differential serial, multiple speeds |
| **JTAG** | Joint Test Action Group | Boundary scan, debugging (IEEE 1149.1) |
| **AXI** | Advanced eXtensible Interface | ARM AMBA bus protocol |

**DDR Concept:**
- Transfers data on both rising and falling clock edges
- Effectively doubles data rate without increasing clock frequency
- Used in DDR SDRAM (DDR3, DDR4, DDR5)

```
CLK:    â”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€
          â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜
SDR:    â”€â”€D0â”€â”€â”€â”€D1â”€â”€â”€â”€D2â”€â”€â”€â”€  (1 bit per cycle)
DDR:    â”€â”€D0â”€D1â”€D2â”€D3â”€D4â”€D5â”€  (2 bits per cycle)
```

#### **AXI Protocol (AMBA)**

AXI (Advanced eXtensible Interface) is ARM's high-performance bus protocol for SoC interconnects, widely used in ARM-based SoCs.

**Five Independent Channels:**

| Channel | Direction | Purpose |
|---------|-----------|---------|
| **AW** (Write Address) | Master â†’ Slave | Write address and control |
| **W** (Write Data) | Master â†’ Slave | Write data |
| **B** (Write Response) | Slave â†’ Master | Write completion status |
| **AR** (Read Address) | Master â†’ Slave | Read address and control |
| **R** (Read Data) | Slave â†’ Master | Read data and status |

**VALID/READY Handshake:**

Every channel uses the same handshake mechanism:

```
        â”Œâ”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”
VALID â”€â”€â”¤     â”œâ”€â”€ DATA â”€â”€â”¤     â”œâ”€â”€
        â”‚ SRC â”‚          â”‚ DST â”‚
READY â—„â”€â”¤     â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤     â”‚â—„â”€â”€
        â””â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”˜

Transfer occurs when BOTH VALID and READY are HIGH.
```

**Critical Rule (Deadlock Prevention):**
- **VALID must NOT depend on READY** - Source asserts VALID when data is available
- **READY may depend on VALID** - Destination can wait to see data before asserting READY

This asymmetric rule is fundamental to preventing deadlock in AXI systems.

```verilog
// WRONG - causes deadlock (circular dependency)
assign VALID = ready_from_slave;  // Never!

// CORRECT - VALID independent of READY
always @(posedge clk)
    if (have_data) VALID <= 1'b1;
```

**Why Deadlock Occurs:**
```
Deadlock scenario:
  Master: "I'll assert VALID when I see READY"
  Slave:  "I'll assert READY when I see VALID"
  Result: Both wait forever â†’ DEADLOCK

Safe scenario:
  Master: "I have data, asserting VALID" (no wait for READY)
  Slave:  Can assert READY anytime (before, with, or after VALID)
  Result: Transfer completes when both are high â†’ SUCCESS
```

**Additional AXI Protocol Rules:**
- Once VALID is asserted, it must remain asserted until handshake completes
- VALID/READY cannot be de-asserted in the same cycle they are both high
- A master must not wait for AWREADY before driving WVALID (prevents write channel deadlock)

**Key AXI Features:**

| Feature | Description |
|---------|-------------|
| **Out-of-Order** | Transactions with different IDs can complete out of order |
| **Interleaving** | Read data from different transactions can be interleaved |
| **Burst Types** | FIXED (FIFO), INCR (sequential), WRAP (cache line) |
| **Outstanding** | Multiple pending transactions improve throughput |

**Burst Types:**
```
FIXED:  [A][A][A][A]     Same address (FIFO access)
INCR:   [A][A+1][A+2]... Incrementing address
WRAP:   [A+2][A+3][A][A+1] Wraps at boundary (cache line fill)
```

**AXI vs AHB Comparison:**

| Aspect | AXI | AHB |
|--------|-----|-----|
| **Topology** | Point-to-point, multi-channel | Shared bus |
| **Transactions** | Read/Write separated | Multiplexed |
| **Outstanding** | Multiple outstanding | One at a time |
| **Ordering** | Out-of-order supported | In-order only |
| **Complexity** | Higher | Lower |
| **Performance** | Higher throughput | Lower latency |

**Transaction ID (xID):**
- AWID/ARID: Transaction identifier
- Same-ID transactions complete in order
- Different-ID transactions can complete out of order
- Enables efficient memory controller pipelining

#### **AXI-Stream å”è­°**

AXI-Streamï¼ˆAXISï¼‰æ˜¯ AXI å”è­°å®¶æ—ä¸­æœ€ç°¡å–®çš„ä¸€å€‹ï¼Œå°ˆé–€ç”¨æ–¼é«˜é€Ÿé»å°é»çš„ä¸²æµè³‡æ–™å‚³è¼¸ï¼Œä¸æ¶‰åŠè¨˜æ†¶é«”ä½å€ã€‚

**AXI-Stream vs AXI-Fullï¼š**

| é¢å‘ | AXI-Full | AXI-Stream |
|------|----------|------------|
| **é€šé“æ•¸** | 5 å€‹ï¼ˆAW, W, B, AR, Rï¼‰| 1 å€‹ |
| **ä½å€** | éœ€è¦ä½å€ | ç„¡ä½å€ |
| **æ–¹å‘** | é›™å‘ï¼ˆè®€/å¯«ï¼‰| å–®å‘ |
| **æ‹“æ’²** | Master â†” Slave | Source â†’ Destination |
| **æ‡‰ç”¨** | è¨˜æ†¶é«”å­˜å– | å½±åƒè™•ç†ã€DSPã€ç¶²è·¯å°åŒ… |

**æ ¸å¿ƒè¨Šè™Ÿï¼š**

| è¨Šè™Ÿ | æ–¹å‘ | èªªæ˜ |
|------|------|------|
| **TDATA** | Source â†’ Dest | è³‡æ–™åŒ¯æµæ’ |
| **TVALID** | Source â†’ Dest | è³‡æ–™æœ‰æ•ˆè¨Šè™Ÿ |
| **TREADY** | Dest â†’ Source | æ¥æ”¶ç«¯æº–å‚™å¥½ |
| **TLAST** | Source â†’ Dest | å°åŒ…æœ€å¾Œä¸€ç­†è³‡æ–™ |
| **TKEEP** | Source â†’ Dest | æœ‰æ•ˆä½å…ƒçµ„æŒ‡ç¤ºï¼ˆæ¯ byte 1 bitï¼‰|
| **TSTRB** | Source â†’ Dest | è³‡æ–™/ä½ç½®ä½å…ƒçµ„æŒ‡ç¤º |
| **TID** | Source â†’ Dest | è³‡æ–™æµè­˜åˆ¥ç¢¼ |
| **TDEST** | Source â†’ Dest | è·¯ç”±è­˜åˆ¥ç¢¼ |
| **TUSER** | Source â†’ Dest | ä½¿ç”¨è€…è‡ªå®šç¾©è¨Šè™Ÿ |

**æ¡æ‰‹æ©Ÿåˆ¶ï¼ˆèˆ‡ AXI-Full ç›¸åŒï¼‰ï¼š**

```
        TVALID â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”
        TDATA  â”€â”€â”€â”€â–ºâ”‚     â”‚
                    â”‚ DST â”‚
        TREADY â—„â”€â”€â”€â”€â”‚     â”‚
                    â””â”€â”€â”€â”€â”€â”˜

å‚³è¼¸æ¢ä»¶ï¼šTVALID = 1 AND TREADY = 1
```

**ä¸‰ç¨®æ¡æ‰‹å ´æ™¯ï¼š**

```
å ´æ™¯ 1ï¼šSource å…ˆæº–å‚™å¥½
CLK:     â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€
TVALID:  â”€â”€â”€â”€â”€â”€â”€â”€â”
TDATA:   â”€â”€â”€â”€â”€â”€â”€â”€[D0]â”€â”€â”€â”€
TREADY:  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                     â†‘ å‚³è¼¸ç™¼ç”Ÿ

å ´æ™¯ 2ï¼šDestination å…ˆæº–å‚™å¥½
CLK:     â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€
TREADY:  â”€â”€â”€â”€â”€â”€â”€â”€â”
TVALID:  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
TDATA:   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[D0]
                     â†‘ å‚³è¼¸ç™¼ç”Ÿ

å ´æ™¯ 3ï¼šåŒæ™‚æº–å‚™å¥½
CLK:     â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€
TVALID:  â”€â”€â”€â”€â”€â”€â”€â”€â”
TREADY:  â”€â”€â”€â”€â”€â”€â”€â”€â”
TDATA:   â”€â”€â”€â”€â”€â”€â”€â”€[D0]
                 â†‘ å‚³è¼¸ç™¼ç”Ÿ
```

**TLAST èˆ‡å°åŒ…çµæ§‹ï¼š**

```
ä¸€å€‹ Packet åŒ…å«å¤šå€‹ Transferï¼š

CLK:     â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€
TVALID:  â”€â”€â”€â”€â”                       â”Œâ”€â”€â”€
TDATA:   â”€â”€â”€â”€[D0][D1][D2][D3]â”€â”€â”€â”€â”€â”€â”€â”€
TLAST:   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€
                           â†‘
                     å°åŒ…çµæŸ
```

**Verilog ç¯„ä¾‹ï¼šAXI-Stream æ‰“æ‹ï¼ˆPipeline Registerï¼‰**

```verilog
// AXI-Stream Pipeline Registerï¼ˆç„¡æ°£æ³¡å‚³è¼¸ï¼‰
module axis_register #(
    parameter DATA_WIDTH = 32
)(
    input  clk, rst_n,
    // Slave interface (input)
    input  [DATA_WIDTH-1:0] s_tdata,
    input  s_tvalid,
    input  s_tlast,
    output s_tready,
    // Master interface (output)
    output reg [DATA_WIDTH-1:0] m_tdata,
    output reg m_tvalid,
    output reg m_tlast,
    input  m_tready
);

// ç•¶ä¸‹æ¸¸æº–å‚™å¥½æˆ–è¼¸å‡ºç„¡æ•ˆæ™‚ï¼Œå¯æ¥æ”¶æ–°è³‡æ–™
assign s_tready = m_tready || !m_tvalid;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        m_tvalid <= 1'b0;
        m_tdata  <= {DATA_WIDTH{1'b0}};
        m_tlast  <= 1'b0;
    end else if (s_tready) begin
        m_tvalid <= s_tvalid;
        m_tdata  <= s_tdata;
        m_tlast  <= s_tlast;
    end
end

endmodule
```

**åå£“ï¼ˆBackpressureï¼‰è™•ç†ï¼š**

```verilog
// ç•¶ä¸‹æ¸¸ç„¡æ³•æ¥æ”¶æ™‚ï¼Œä¸Šæ¸¸å¿…é ˆä¿æŒè³‡æ–™
always @(posedge clk) begin
    if (s_tvalid && !s_tready) begin
        // ä¸‹æ¸¸åå£“ä¸­ï¼Œä¿æŒç•¶å‰è³‡æ–™
        // ä¸èƒ½ä¸Ÿæ£„ï¼
    end
end
```

**é¢è©¦å¸¸è¦‹å•é¡Œï¼š**

| å•é¡Œ | ç­”æ¡ˆè¦é» |
|------|----------|
| **ã€ŒAXI-Stream å’Œ AXI-Full å·®åœ¨å“ªï¼Ÿã€** | AXIS ç„¡ä½å€ã€å–®å‘ã€é©åˆä¸²æµï¼›AXI-Full æœ‰ä½å€ã€é›™å‘ã€é©åˆè¨˜æ†¶é«”å­˜å– |
| **ã€ŒTLAST çš„ç”¨é€”ï¼Ÿã€** | æ¨™ç¤ºå°åŒ…é‚Šç•Œï¼Œè®“ä¸‹æ¸¸çŸ¥é“ä¸€ç­†å®Œæ•´è³‡æ–™çš„çµæŸ |
| **ã€Œå¦‚ä½•è™•ç†åå£“ï¼Ÿã€** | ç•¶ TREADY=0 æ™‚å¿…é ˆä¿æŒ TDATA å’Œ TVALIDï¼Œç›´åˆ°æ¡æ‰‹å®Œæˆ |
| **ã€ŒTKEEP å’Œ TSTRB çš„å€åˆ¥ï¼Ÿã€** | TKEEP æ¨™ç¤ºæœ‰æ•ˆä½å…ƒçµ„ï¼ŒTSTRB å€åˆ†è³‡æ–™ä½å…ƒçµ„èˆ‡ä½ç½®ä½å…ƒçµ„ |

### **DDR Memory Timing**

DDRï¼ˆDouble Data Rateï¼‰SDRAM åœ¨ clock çš„å…©å€‹é‚Šç·£å‚³è¼¸è³‡æ–™ï¼Œæœ‰æ•ˆåœ°å°‡é »å¯¬åŠ å€ã€‚ç†è§£ DDR timing åƒæ•¸å°æ–¼ memory controller è¨­è¨ˆå’Œç³»çµ± timing closure è‡³é—œé‡è¦ã€‚

**DDR vs SDR:**

```
         CLK
SDR:     â”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€
           â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜
Data:    â”€â”€D0â”€â”€â”€â”€D1â”€â”€â”€â”€D2â”€â”€â”€â”€  (1 transfer per cycle)

DDR:     â”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€
           â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜
Data:    â”€â”€D0â”€D1â”€D2â”€D3â”€D4â”€D5â”€  (2 transfers per cycle)
```

**Key Timing Parameters:**

| Parameter | Full Name | Description |
|-----------|-----------|-------------|
| **CL** | CAS Latency | Clock cycles from READ command to first data |
| **tRCD** | RAS to CAS Delay | Time to activate row before column access |
| **tRP** | Row Precharge Time | Time to close (precharge) a row |
| **tRAS** | Row Active Time | Minimum time row must be active |
| **tRC** | Row Cycle Time | Minimum time between row activations (tRAS + tRP) |

**Memory Timing Notation:**

DDR memory is often specified as CL-tRCD-tRP-tRAS (e.g., "16-18-18-36"):

```
DDR4-3200 CL16-18-18-36:
  CL   = 16 clocks â†’ 16 Ã— 0.625ns = 10.0ns (CAS latency)
  tRCD = 18 clocks â†’ 18 Ã— 0.625ns = 11.25ns
  tRP  = 18 clocks â†’ 18 Ã— 0.625ns = 11.25ns
  tRAS = 36 clocks â†’ 36 Ã— 0.625ns = 22.5ns

Clock period at DDR4-3200: 1 / 1600MHz = 0.625ns
```

**Read Operation Timing:**

```
        tRCD            CL
    â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º
CLK:  â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚
      â”Œâ”€â”       â”Œâ”€â”
CMD:  â”‚ACTâ”‚     â”‚RD â”‚
      â””â”€â”˜       â””â”€â”˜
                              â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”
DQ:   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚D0â”‚D1â”‚D2â”‚D3â”‚ (burst)
                              â””â”€â”´â”€â”´â”€â”´â”€â”˜
      â”‚â†â”€â”€â”€â”€â”€â”€ tAA (Access time) â”€â”€â”€â”€â”€â”€â†’â”‚

tAA = tRCD + CL (total access latency from row activation)
```

**Write Operation Timing:**

```
      tRCD            CWL         tWR
    â—„â”€â”€â”€â”€â”€â”€â–º â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º
CLK: â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚
     â”Œâ”€â”     â”Œâ”€â”
CMD: â”‚ACTâ”‚   â”‚WR â”‚            â”Œâ”€â”€â”€â”
     â””â”€â”˜     â””â”€â”˜              â”‚PREâ”‚
                â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”     â””â”€â”€â”€â”˜
DQ:  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚D0â”‚D1â”‚D2â”‚D3â”‚
                â””â”€â”´â”€â”´â”€â”´â”€â”˜
                        â”‚â†â”€tWRâ†’â”‚ Write recovery

CWL = CAS Write Latency (typically CL - 1 or CL - 2)
tWR = Write Recovery time (data to precharge)
```

**Absolute vs Clock Cycle Latency:**

| DDR Type | Frequency | Clock Period | CL (cycles) | CL (ns) |
|----------|-----------|--------------|-------------|---------|
| DDR3-1600 | 800 MHz | 1.25 ns | 11 | 13.75 ns |
| DDR4-2400 | 1200 MHz | 0.833 ns | 16 | 13.3 ns |
| DDR4-3200 | 1600 MHz | 0.625 ns | 16 | 10.0 ns |
| DDR5-4800 | 2400 MHz | 0.417 ns | 40 | 16.7 ns |

Note: Higher frequency DDR has more CL cycles but similar absolute latency.

**Memory Access Scenarios:**

| Scenario | Description | Latency |
|----------|-------------|---------|
| **Page Hit** | Row already open, same row | CL |
| **Page Miss** | Different row, need precharge + activate | tRP + tRCD + CL |
| **Page Empty** | No row open | tRCD + CL |

**DQS (Data Strobe):**

DDR uses source-synchronous clocking with DQS signal:

```
Write (DQS edge-aligned with DQ):
DQS:  â”€â”€â”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”€â”€
          â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜
DQ:   â”€â”€â”€â”€â”‚D0â”‚D1â”‚D2â”‚D3â”‚D4â”‚D5â”‚D6â”‚D7â”‚â”€â”€â”€â”€
         â†‘  â†‘  â†‘  â†‘  â†‘  â†‘  â†‘  â†‘
      Data valid at DQS edges

Read (DQS center-aligned with DQ):
DQS:  â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”€â”€
            â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜
DQ:   â”€â”€â”€â”€â”‚D0â”‚D1â”‚D2â”‚D3â”‚D4â”‚D5â”‚D6â”‚D7â”‚â”€â”€â”€â”€
            â†‘  â†‘  â†‘  â†‘  â†‘  â†‘  â†‘  â†‘
         Sample at DQS center
```

**Training and Calibration:**

Modern DDR controllers perform training to find optimal timing:

| Training | Purpose |
|----------|---------|
| **Write Leveling** | Align DQS to CK at memory |
| **Read DQS Gate** | Find when DQS is valid |
| **Write/Read DQ** | Optimize data eye centering |
| **VREF Training** | Calibrate voltage reference |

**Interview Question:** "What determines DDR access latency?"

For a page miss: tRP (close old row) + tRCD (open new row) + CL (column access). For DDR4-3200: ~11ns + 11ns + 10ns = ~32ns. This is why keeping rows open (page hit) dramatically improves performance.

### **EDA Scripting (Tcl)**

Tcl (Tool Command Language) is the standard scripting language for EDA tools (Design Compiler, PrimeTime, ICC).

**Essential Tcl Commands:**

```tcl
# Get collections
get_cells *reg*              # All cells matching pattern
get_pins U1/D                # Specific pin
get_nets clk                 # Clock net
get_ports data_in            # I/O port
get_clocks sys_clk           # Defined clocks

# Iterate over collections
foreach_in_collection cell [get_cells *] {
    set name [get_attribute $cell full_name]
    puts "Cell: $name"
}

# Get attributes
get_attribute [get_cells U1] ref_name    # Cell type
get_attribute [get_pins U1/Q] direction  # Pin direction

# Reporting
report_timing -from [get_pins */D] -to [get_pins */Q]
report_area
report_power

# Constraints
set_max_delay 5.0 -from A -to B
set_false_path -from [get_clocks clk_a] -to [get_clocks clk_b]
```

**Log Analysis (Shell/Perl/Python):**

```bash
# Find all errors in log
grep -i "error" synthesis.log

# Count warnings
grep -c "Warning" synthesis.log

# Extract timing violations
grep "VIOLATED" timing.rpt | awk '{print $2, $NF}'

# Find worst slack
grep "slack" timing.rpt | sort -k2 -n | head -1
```

---

## é¢è©¦ç¶“é©—

### **MTK**
éƒ¨é–€ï¼šCAIã€SPD1ã€SPD3ã€ADCT

é¢è©¦é¡Œç›®ï¼š setup/hold calculation, CDC (multi bit), false path & multi cycle differences and settings, input/output delay, synchronous vs asynchronous differences, gray code, write RTL from waveform, IC design flow, SystemVerilog, build adder and multiplier using MUX, async FIFO, build OR using NAND, divide-by-3 circuit, pre/post sim differences, files needed for synthesis, divide-by-1.5 circuit, how cache accelerates CPU, clock gated

### **RTK**
éƒ¨é–€ï¼šCNã€RDCã€MM

é¢è©¦é¡Œç›®ï¼šblocking/non-blockingã€frequency divider circuitã€critical path calculationã€build DFF using two latchesã€low power designã€down counterã€clock skew effect on setup/holdã€setup/hold violation solutionsã€what coding causes latchã€design NAND using MUXã€IC design flowã€how to determine clock timing during synthesisã€can hold time be 0ã€pipelineã€how to set multicycle valueã€PVT violation

### **NTK**
éƒ¨é–€ï¼šTCONã€iHome

é¢è©¦é¡Œç›®ï¼šdivide-by-2 circuit (without using cnt)ã€draw synthesized circuit from RTLã€explain metastabilityã€input/output delay purpose & setting valuesã€pipeline handlingã€fault coverageã€set max/min delay for violationã€async rst issuesã€blocking/non-blockingã€build combinational circuit using NAND/NORã€setup/hold negative value casesã€why hold time is independent of clkã€full adderã€number base conversion

### **PHISON**
éƒ¨é–€ï¼šSSDã€EMMC

é¢è©¦é¡Œç›®ï¼šsetup/hold inequalityã€clock gatedã€IC design flowã€synchronous vs asynchronousã€frequency divider circuitã€build NAND & INV using PMOS and NMOSã€CDC (multi bit)ã€metastabilityã€XOR truth tableã€multicycle & false pathã€design XOR using MUXã€how many cycles from counter input to outputã€critical pathã€how to avoid clock skew/latchã€characteristics of hold time in cell libraryã€SystemVerilog purpose

### **SMI**
éƒ¨é–€ï¼šUFSã€SSD

é¢è©¦é¡Œç›®ï¼šCDCã€FSMã€draw MUX using AND/ORã€low power designã€timing violation handling methodsã€IC design flowã€SDF contentsã€latch/DFF differencesã€glitch causesã€build AND using NORã€input/output delayã€explain timing reportã€can two-stage DFF solve all CDCã€draw clock/data path of setup/holdã€how to place MUX to save areaã€build XOR using INV and MUXã€divide-by-3 circuitã€edge/level trigger

### **GUC**
éƒ¨é–€ï¼šAPRã€DFT

é¢è©¦é¡Œç›®ï¼šAPR flowã€power ringã€CTS purposeã€IR dropã€scan chainã€test/fault coverage differencesã€scan reorderã€lockup latchã€BISTã€stuck at faultã€transition delay faultã€cross talkã€electromigrationã€draw SDFFã€boundary scanã€why DFT is neededã€DRC/LVSã€ATPGã€how to verify APR function matches RTLã€APR commandã€problems encountered in back-end with advanced processã€LEF and DB file contentsã€wire load model

---

## ğŸ“Œ é¢è©¦å‰æœ€å¾Œæé†’

> **è®€å®Œé€™ä»½ç­†è¨˜å¾Œï¼Œä½ å·²ç¶“æŒæ¡äº†æ•¸ä½ IC è¨­è¨ˆé¢è©¦çš„æ ¸å¿ƒçŸ¥è­˜ã€‚ä»¥ä¸‹æ˜¯é¢è©¦ç•¶å¤©çš„é—œéµæé†’ã€‚**

### âœ… é¢è©¦å‰ä¸€å¤© Checklist

- [ ] è¤‡ç¿’ã€Œæ ¸å¿ƒæ¦‚å¿µé€ŸæŸ¥è¡¨ã€ï¼ˆSTAã€CDCã€ä½åŠŸè€—ã€Verilogï¼‰
- [ ] ç¢ºèªèƒ½æ‰‹å¯«ï¼š2-FF Synchronizerã€Divide-by-3ã€Dual-edge detector
- [ ] è¤‡ç¿’ Setup/Hold å…¬å¼ï¼Œç¢ºèª Hold èˆ‡ clock period ç„¡é—œ
- [ ] æº–å‚™ã€Œç‚ºä½•é¸æ“‡æ•¸ä½ IC è¨­è¨ˆã€çš„å›ç­”
- [ ] æŸ¥è©¢è©²å…¬å¸çš„ä¸»è¦ç”¢å“ç·šå’ŒæŠ€è¡“æ–¹å‘

### ğŸ¯ é¢è©¦ä¸­çš„é—œéµæŠ€å·§

**å›ç­”å•é¡Œçš„é»ƒé‡‘æ¡†æ¶ï¼š**
1. **What**ï¼šä¸€å¥è©±å®šç¾©ï¼ˆå±•ç¤ºä½ çŸ¥é“é€™æ˜¯ä»€éº¼ï¼‰
2. **Why**ï¼šç‚ºä½•é‡è¦ï¼ˆå±•ç¤ºä½ ç†è§£èƒŒå¾Œçš„å‹•æ©Ÿï¼‰
3. **How**ï¼šå¦‚ä½•è§£æ±º/å¯¦ç¾ï¼ˆå±•ç¤ºä½ æœ‰å¯¦ä½œèƒ½åŠ›ï¼‰
4. **Trade-off**ï¼šæåŠæ¬Šè¡¡è€ƒé‡ï¼ˆå±•ç¤ºä½ æœ‰æ·±åº¦æ€è€ƒï¼‰

**ç¯„ä¾‹ï¼š** ç•¶è¢«å•åˆ°ã€Œä»€éº¼æ˜¯ Clock Gatingï¼Ÿã€

> âŒ å·®çš„å›ç­”ï¼šã€ŒClock gating å°±æ˜¯ç”¨ gate æ§åˆ¶ clockã€‚ã€
>
> âœ… å¥½çš„å›ç­”ï¼šã€ŒClock gating æ˜¯ä¸€ç¨®ä½åŠŸè€—æŠ€è¡“ï¼ˆWhatï¼‰ï¼Œé€éåœ¨éæ´»å‹•æ¨¡çµ„é—œé–‰ clock ä¾†é™ä½å‹•æ…‹åŠŸè€—ï¼ˆWhyï¼‰ã€‚å¯¦ä½œä¸Šé€šå¸¸ç”¨ latch-based ICG cell è€Œéç°¡å–®çš„ AND gateï¼Œå› ç‚º AND gate åœ¨ enable è®ŠåŒ–æ™‚å¯èƒ½ç”¢ç”Ÿ glitchï¼ˆHowï¼‰ã€‚æ¬Šè¡¡æ˜¯æœƒå¢åŠ å°‘é‡é¢ç©å’Œ clock tree è¤‡é›œåº¦ï¼Œä½†é€šå¸¸èƒ½ç¯€çœ 30-50% çš„å‹•æ…‹åŠŸè€—ï¼ˆTrade-offï¼‰ã€‚ã€

### âš ï¸ å¸¸è¦‹æ‰£åˆ†è¡Œç‚º

| è¡Œç‚º | ç‚ºä½•æ‰£åˆ† | æ­£ç¢ºåšæ³• |
|------|----------|----------|
| **å›ç­”ã€Œä¸çŸ¥é“ã€å°±çµæŸ** | é¡¯ç¤ºç¼ºä¹æ€è€ƒèƒ½åŠ› | èªªå‡ºä½ çŸ¥é“çš„ç›¸é—œçŸ¥è­˜ï¼Œå±•ç¤ºæ¨ç†éç¨‹ |
| **åªèƒŒèª¦å®šç¾©** | é¡¯ç¤ºç¼ºä¹ç†è§£ | é€£çµåˆ°å¯¦éš›æ‡‰ç”¨å ´æ™¯ |
| **å¿½ç•¥è¿½å•** | éŒ¯å¤±å±•ç¤ºæ·±åº¦çš„æ©Ÿæœƒ | è¿½å•æ˜¯åŠ åˆ†æ©Ÿæœƒï¼Œè¦èªçœŸå›ç­” |
| **æ‰‹å¯«ç¨‹å¼å¤ªæ…¢** | é¡¯ç¤ºä¸å¤ ç†Ÿç·´ | äº‹å‰å¤šç·´ç¿’ï¼Œè¨˜ä½ template |
| **Setup/Hold æ··æ·†** | é€™æ˜¯åŸºç¤ä¸­çš„åŸºç¤ | ç¢ºä¿å…¬å¼å’Œæ¦‚å¿µå®Œå…¨æ¸…æ¥š |

### ğŸ† åŠ åˆ†æŠ€å·§

- **ä¸»å‹•æåŠ trade-offs**ï¼šæ¯å€‹è¨­è¨ˆæ±ºç­–éƒ½æœ‰æ¬Šè¡¡ï¼Œå±•ç¤ºä½ ç†è§£é€™é»
- **é€£çµåˆ°å¯¦éš›ç¶“é©—**ï¼šæåŠä½ åšéçš„å°ˆæ¡ˆå¦‚ä½•æ‡‰ç”¨é€™äº›æ¦‚å¿µ
- **å•å¥½å•é¡Œ**ï¼šé¢è©¦æœ€å¾Œå•é—œæ–¼æŠ€è¡“æ–¹å‘ã€åœ˜éšŠæ–‡åŒ–çš„å•é¡Œ
- **å±•ç¤ºå­¸ç¿’èƒ½åŠ›**ï¼šè‹¥ä¸æœƒï¼Œèªªæ˜ä½ æœƒå¦‚ä½•å»å­¸ç¿’

### ğŸ“ å¿…èƒŒå…¬å¼é€Ÿè¨˜

```
Setup Slack = Required Time - Arrival Time  (æ­£ = PASS)
Hold Slack  = Arrival Time - Required Time  (æ­£ = PASS)

Dynamic Power: P = Î± Ã— C Ã— VÂ² Ã— f
Gray Code: gray = bin ^ (bin >> 1)

FIFO Depth â‰¥ Burst Ã— (1 - f_rd/f_wr)
MTBF = e^(Tr/Ï„) / (T0 Ã— Fclk Ã— Fdata)
```

**ç¥é¢è©¦é †åˆ©ï¼ğŸ‰**

---

## åƒè€ƒè³‡æ–™

### CDC
- [https://www.zhihu.com/people/li-hong-jiang-54](https://www.zhihu.com/people/li-hong-jiang-54)
- [Clock Domain Crossing - The Complete Reference Guide](https://thedatabus.in/cdc_complete_guide/)
- [CDC Design & Verification - Cliff Cummings](http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf)

### Metastability & MTBF
- [Metastability and MTBF Explained](https://thedatabus.in/metastab_mtbf/)
- [Metastability and Synchronizers Tutorial - Ran Ginosar](https://www.cs.unc.edu/~montek/teaching/Comp790-Fall11/Home/Home_files/ginosar-tutorial-dt-2011.pdf)

### Setup/Hold Violations
- [16 Ways To Fix Setup and Hold Time Violations - EDN](https://www.edn.com/ways-to-solve-the-setup-and-hold-time-violation-in-digital-logic/)
- [10 Ways to Fix Setup and Hold Violations](https://www.vlsi-expert.com/2014/01/10-ways-to-fix-setup-and-hold-violation.html)

### ä½åŠŸè€—è¨­è¨ˆ
- [What is Low Power Design? - Synopsys](https://www.synopsys.com/glossary/what-is-low-power-design.html)
- [The Ultimate Guide to Clock Gating - AnySilicon](https://anysilicon.com/the-ultimate-guide-to-clock-gating/)

### Latch vs Flip-Flop & Time Borrowing
- [Difference Between Latch and Flip-Flop - GeeksforGeeks](https://www.geeksforgeeks.org/gate/difference-between-flip-flop-and-latch/)
- [Time Borrowing in Latch-Based Designs - LogicMadness](https://logicmadness.com/time-borrowing/)
- [Time Borrowing Concept in STA - PhysicalDesign4U](https://www.physicaldesign4u.com/2020/05/time-borrowing-concept-in-sta.html)

### Gray Code Conversion
- [Verilog Binary to Gray - ChipVerify](https://www.chipverify.com/verilog/verilog-binary-to-gray)

### Digital IC Interview Experience
- [https://www.dcard.tw/f/tech_job/p/238023076](https://www.dcard.tw/f/tech_job/p/238023076)

### Frequency Divider
- [https://www.cnblogs.com/oomusou/archive/2008/07/31/verilog_clock_divider.html](https://www.cnblogs.com/oomusou/archive/2008/07/31/verilog_clock_divider.html)

### Verilog & ASIC Flow
- [Digital IC Design Interview Guide (CSDN)](https://blog.csdn.net/qq_36045093/article/details/120302713)
- [Digital IC Design Fundamentals (CSDN)](https://blog.csdn.net/qq_36045093/article/details/119741748)
- [Digital IC Classic 100 Questions (CSDN)](https://blog.csdn.net/qq_41394155/article/details/89349935)
- [Backend 100 Questions Q91-100 (CSDN)](https://blog.csdn.net/weixin_39522408/article/details/112765703)
- [Nonblocking Assignments in Verilog Synthesis - Cliff Cummings (SNUG)](http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA.pdf)

### On-Chip Variation (OCV)
- [OCV, AOCV, and POCV - SignOff Semiconductors](https://signoffsemiconductors.com/ocv-aocv-and-pocv/)
- [OCV, AOCV and POCV Comparative Analysis - Team VLSI](https://teamvlsi.com/2020/07/ocv-aocv-and-pocv-in-vlsi-comparative.html)
- [On-Chip Variation for Timing Closure - Tech Design Forum](https://www.techdesignforums.com/practice/guides/on-chip-variation-ocv/)

### DFT & Scan Chain
- [Design for Testability - Synopsys](https://www.synopsys.com/glossary/what-is-design-for-test.html)
- [DFT, Scan and ATPG - VLSI Tutorials](https://vlsitutorials.com/dft-scan-and-atpg/)
- [Scan Chain Architectures - Medium](https://medium.com/@ranaumarnadeem/design-for-testability-scan-chain-architectures-and-variants-623ea712fa52)

### Physical Design Effects
- [Antenna Effect in VLSI - Team VLSI](https://teamvlsi.com/2020/05/antenna-effect-in-vlsi-design.html)
- [Antenna Prevention Techniques - Team VLSI](https://teamvlsi.com/2020/06/antenna-prevention-techniques-in-vlsi.html)
- [Latch-up Prevention in CMOS - ResearchGate](https://www.researchgate.net/publication/366552018_Overview_on_Latch-up_Prevention_in_CMOS_Integrated_Circuits_by_Circuit_Solutions)

### AXI Protocol
- [AXI Channel Handshake Deadlock Prevention - System on Chips](https://www.systemonchips.com/axi-channel-handshake-deadlock-prevention-and-protocol-compliance/)
- [AMBA AXI Protocol Specification - ARM](https://developer.arm.com/documentation/ihi0022/e/)
- [Ready/Valid Handshake Rules - FPGA CPU](https://fpgacpu.ca/fpga/handshake.html)

### Cache Coherence
- [MESI Protocol - Wikipedia](https://en.wikipedia.org/wiki/MESI_protocol)
- [Cache Coherence Protocols - Eureka](https://eureka.patsnap.com/article/cache-coherence-protocols-mesi-moesi-and-directory-based-systems)
- [MESI and MOESI Protocols - ARM Developer](https://developer.arm.com/documentation/den0013/latest/Multi-core-processors/Cache-coherency/MESI-and-MOESI-protocols)

### FSM & State Encoding
- [FSM Encoding: Binary, One-Hot, and Others - Sigasi](https://www.sigasi.com/tech/vhdl-onehot-fsm/)
- [Comparing Binary, Gray, and One-Hot Encoding - All About Circuits](https://www.allaboutcircuits.com/technical-articles/comparing-binary-gray-one-hot-encoding/)

### FPGA Metastability
- [Understanding Metastability in FPGAs - Intel](https://cdrdv2-public.intel.com/650346/wp-01082-quartus-ii-metastability.pdf)
- [Synchronization and Metastability - Steve Golson](https://trilobyte.com/pdf/golson_snug14.pdf)

### Power Intent (UPF/CPF)
- [UPF - VLSI Tutorials](https://vlsitutorials.com/upf-low-power-vlsi/)
- [UPF in VLSI: The Smartest Way Forward - ChipEdge](https://chipedge.com/resources/upf-in-vlsi-the-smartest-way-forward/)
- [Unified Power Format Expands Low-Power IC Design - Synopsys Blog](https://www.synopsys.com/blogs/chip-design/unified-power-format-low-power-ic-design.html)
- [Low Power Design and UPF Flow in IC Design - VLSI-Design](https://funrtl.wordpress.com/2023/03/05/low-power-design-and-upf-flow-in-ic-design/)

### Level Shifters & Isolation Cells
- [Isolation Cells and Level Shifter Cells - VLSI Tutorials](https://vlsitutorials.com/isolation-cells-level-shifter-cells-low-power-vlsi/)
- [Level Shifter Cells - Logic Madness](https://logicmadness.com/level-shifter-cells-in-multi-voltage-designs/)
- [Different Cells for Low Power Design - LMR](https://lmr.fi/int/different-cells-used-for-low-power/)
- [Synthesis: Level Shifters - Medium](https://medium.com/@ranaumarnadeem/synthesis-level-shifters-a9b2273c4ccf)

### IR Drop Analysis
- [IR Drop Analysis in Physical Design - Team VLSI](https://teamvlsi.com/2020/07/ir-analysis-in-asic-design-effects-and.html)
- [IR Drop in VLSI - Eletimes](https://www.eletimes.com/ir-drop-in-vlsi-static-and-dynamic-ir-drop-in-vlsi)
- [How to Fix Dynamic IR Drop - SiliconVLSI](https://siliconvlsi.com/how-to-fix-dynamic-ir-drop/)

### Electromigration
- [Electromigration Effect in VLSI - Team VLSI](https://teamvlsi.com/2020/08/electromigration-effect-in-vlsi.html)
- [What is Electromigration? - Synopsys](https://www.synopsys.com/glossary/what-is-electromigration.html)
- [Electromigration (EM) Analysis in VLSI - Cadence](https://resources.pcb.cadence.com/blog/2020-electromigration-em-analysis-in-vlsi-may-your-chips-live-forever)
- [Understanding Electromigration in VLSI Physical Design - Cadence](https://resources.system-analysis.cadence.com/blog/msa2021-understanding-electromigration-in-vlsi-physical-design)

### MBIST & Memory Testing
- [Memory Testing: MBIST, BIRA & BISR - eInfochips](https://www.einfochips.com/blog/memory-testing-an-insight-into-algorithms-and-self-repair-mechanism/)
- [Memory Built-In Self-Test Basic Concepts - VLSI4Freshers](https://www.vlsi4freshers.com/2019/12/memory-built-in-self-test-mbist-basic.html)
- [Basics of Memory Testing in VLSI - VLSI Universe](https://www.vlsiuniverse.com/basics-of-memory-testing-in-vlsi-memory/)
- [What is Memory Test & Repair in VLSI? - Maven Silicon](https://www.maven-silicon.com/blog/what-is-memory-test/)

### SDC Constraints
- [SDC Design Constraint Examples - Centennial Software](https://www.centennialsoftwaresolutions.com/help/sdc-design-constraint-examples-and-explanations/)
- [SDC File in VLSI - Team VLSI](https://teamvlsi.com/2020/05/sdc-synopsys-design-constraint-file-in.html)
- [Clock Constraints - Intel](https://www.intel.com/content/www/us/en/docs/programmable/683243/24-1/clock-constraints.html)

### Pipeline Hazards & CPU Architecture
- [Hazard (Computer Architecture) - Wikipedia](https://en.wikipedia.org/wiki/Hazard_(computer_architecture))
- [Handling Data Hazards - UMD Computer Architecture](https://www.cs.umd.edu/~meesh/411/CA-online/chapter/handling-data-hazards/index.html)
- [Data Hazards and Forwarding - Fiveable](https://fiveable.me/advanced-computer-architecture/unit-3/data-hazards-forwarding/study-guide/UEfsh4VI6bvLQ7dl)
- [Pipeline Hazards - Witscad](https://witscad.com/course/computer-architecture/chapter/pipeline-hazards)
- [Data Hazards and Handling Methods - GeeksforGeeks](https://www.geeksforgeeks.org/computer-organization-architecture/data-hazards-and-its-handling-methods/)

### Cache Architecture
- [Set-Associative Cache - ScienceDirect](https://www.sciencedirect.com/topics/computer-science/set-associative-cache)
- [Cache Associativity - Algorithmica](https://en.algorithmica.org/hpc/cpu-cache/associativity/)
- [Cache Placement Policies - Wikipedia](https://en.wikipedia.org/wiki/Cache_placement_policies)
- [Notes on Caches - University of Toronto](https://www.eecg.utoronto.ca/~enright/teaching/ece243S/notes/l26-caches.html)

### Liberty File Format & Characterization
- [Liberty File - VLSI Master](https://vlsimaster.com/liberty-file/)
- [What is Library Characterization? - Synopsys](https://www.synopsys.com/glossary/what-is-library-characterization.html)
- [LIB File in Physical Design - Team VLSI](https://teamvlsi.com/2020/05/lib-and-lef-file-in-asic-design.html)
- [Timing Library (.lib) in VLSI - iVLSI](https://ivlsi.com/timing-library-lib-in-vlsi-physical-design/)
- [Liberty Timing File Lecture - UMBC](https://courses.cs.umbc.edu/graduate/CMPE641/Fall08/cpatel2/slides/lect05_LIB.pdf)

### CPPR/CRPR (Clock Path Pessimism Removal)
- [Common Path & Clock Reconvergence Pessimism Removal - VLSI Pro](https://vlsi.pro/common-path-clock-reconvergence-pessimism-removal/)
- [Clock Reconvergence Pessimism Basic - VLSI Expert](https://www.vlsi-expert.com/2011/02/clock-reconvergence-pessimism-crp-basic.html)
- [Common Clock Path Pessimism Removal - VLSI System Design](https://www.vlsisystemdesign.com/common-clock-path-pessimism-removal-cppr-part-1/)
- [OCV and CRPR - Physical Design 4U](https://www.physicaldesign4u.com/2020/07/ocv-on-chip-variation-and-crpr-clock.html)
- [Removing Pessimism and Optimism in Timing Analysis - EE Times](https://www.eetimes.com/removing-pessimism-and-optimism-in-timing-analysis/)

### Multi-Corner Multi-Mode (MCMM)
- [Multi-Corner Multi-Mode Analysis - Semiconductor Engineering](https://semiengineering.com/knowledge_centers/eda-design/methodologies-and-flows/multi-corner-multi-mode-analysis/)
- [MCMM Timing Optimization - Ondevtra](https://ondevtra.com/mcmm-optimization.html)
- [How to Close Timing with Hundreds of Views - EE Journal](https://www.eejournal.com/article/20121206-cadence/)
- [Machine-Learning-Based Multi-Corner Timing Prediction - MDPI](https://www.mdpi.com/2079-9292/11/10/1571)

### Signal Integrity & Crosstalk
- [Signal Integrity and Crosstalk in VLSI - iVLSI](https://ivlsi.com/signal-integrity-and-crosstalk-vlsi-physical-design/)
- [Signal Integrity and Crosstalk - Team VLSI](https://teamvlsi.com/2020/06/signal-integrity-and-crosstalk-in-vlsi.html)
- [How to Deal with Noise/Crosstalk - Chipress](https://chipress.online/2024/11/05/how-to-deal-with-noise-crosstalk-in-physical-design/)
- [Signal Integrity Issues - SiliconVLSI](https://siliconvlsi.com/signal-integrity-issues/)
- [Signal Integrity in VLSI - Mosart Labs](https://mosartlabs.com/why-signal-integrity-is-crucial-in-vlsi-how-to-improve-it/)

### SystemVerilog Assertions (SVA)
- [SystemVerilog Assertions Basics - systemverilog.io](https://www.systemverilog.io/verification/sva-basics/)
- [SystemVerilog Assertions Tutorial - Doulos](https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/systemverilog-assertions-tutorial/)
- [Assertions in SystemVerilog - Verification Guide](https://verificationguide.com/systemverilog/systemverilog-assertions/)
- [SystemVerilog Assertions Simplified - eInfochips](https://www.einfochips.com/blog/system-verilog-assertions-simplified/)
- [Using SVA in RTL Code - Design Reuse](https://www.design-reuse.com/articles/10907/using-systemverilog-assertions-in-rtl-code.html)

### Virtual Memory & TLB
- [Translation Lookaside Buffer - Wikipedia](https://en.wikipedia.org/wiki/Translation_lookaside_buffer)
- [Translation Lookaside Buffer (TLB) in Paging - GeeksforGeeks](https://www.geeksforgeeks.org/operating-systems/translation-lookaside-buffer-tlb-in-paging/)
- [Virtual Memory and TLBs - Fiveable](https://fiveable.me/advanced-computer-architecture/unit-7/virtual-memory-translation-lookaside-buffers-tlbs/study-guide/i40ByaEgASybukOQ)
- [What is a TLB? - TechTarget](https://www.techtarget.com/whatis/definition/translation-look-aside-buffer-TLB)
- [Paging: Faster Translations (TLBs) - OSTEP](https://pages.cs.wisc.edu/~remzi/OSTEP/vm-tlbs.pdf)

### FIFO Almost Full/Empty
- [Need for Almost Empty and Almost Full Flags - Stack Exchange](https://electronics.stackexchange.com/questions/573847/need-for-almost-empty-and-almost-full-flags-in-a-fifo-buffer)
- [FIFO Architecture, Functions, and Applications - Texas Instruments](https://www.ti.com/lit/an/scaa042a/scaa042a.pdf)
- [Asynchronous FIFO - VLSI Verify](https://vlsiverify.com/verilog/verilog-codes/asynchronous-fifo/)
- [Async FIFO Design - GitHub](https://github.com/ujjwal-2001/Async_FIFO_Design)

### DDR Memory Timing
- [Memory Timings - Wikipedia](https://en.wikipedia.org/wiki/Memory_timings)
- [CAS Latency - Wikipedia](https://en.wikipedia.org/wiki/CAS_latency)
- [Understanding DDR4 Timing Parameters - systemverilog.io](https://www.systemverilog.io/design/understanding-ddr4-timing-parameters/)
- [What Are Memory Timings? - GamersNexus](https://gamersnexus.net/guides/3333-memory-timings-defined-cas-latency-trcd-trp-tras)
- [Understanding DDR SDRAM Timing Parameters - EE Times](https://www.eetimes.com/understanding-ddr-sdram-timing-parameters/)
- [What is CAS Latency? DDR5 Latencies Explained - Corsair](https://www.corsair.com/us/en/explorer/diy-builder/memory/what-is-cas-latency-ddr5-latencies-explained/)

###### tags: `Work`
