<h3 id=x115><a href=PreExecution_IR.html#x115>x115</a> = DRAMHostNew(dims=[32],zero=0)</h3>
<text><strong>Name</strong>: dram<br></text>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:43:25<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x149>x149</a>, <a href=PreExecution_IR.html#x151>x151</a>, <a href=PreExecution_IR.html#x160>x160</a>, <a href=PreExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x115>x115</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x116><a href=PreExecution_IR.html#x116>x116</a> = SRAMNew(dims=[32],evidence$1=SRAM1[Fix[TRUE,_32,_0]])</h3>
<text><strong>Name</strong>: bram<br></text>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:45:27<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x134>x134</a>, <a href=PreExecution_IR.html#x137>x137</a>, <a href=PreExecution_IR.html#x127>x127</a>, <a href=PreExecution_IR.html#x156>x156</a>, <a href=PreExecution_IR.html#x164>x164</a>, <a href=PreExecution_IR.html#x120>x120</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x116>x116</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x164>x164</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x164>x164</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x164>x164</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x120>x120</a>, <a href=PreExecution_IR.html#x127>x127</a>, <a href=PreExecution_IR.html#x134>x134</a>, <a href=PreExecution_IR.html#x137>x137</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(4)</th>
<td>
<h3 id=x120><a href=PreExecution_IR.html#x120>x120</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x116>x116</a>,data=<a href=PreExecution_IR.html#b5>b5</a>,addr=[<a href=PreExecution_IR.html#b5>b5</a>],ens=[<a href=PreExecution_IR.html#x118>x118</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:50:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x121>x121</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x120>x120</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x120>x120</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x121>x121</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x121>x121</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x121>x121</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
</td>
<td>
<h3 id=x127><a href=PreExecution_IR.html#x127>x127</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x116>x116</a>,data=<a href=PreExecution_IR.html#x126>x126</a>,addr=[<a href=PreExecution_IR.html#b5>b5</a>],ens=[<a href=PreExecution_IR.html#x119>x119</a>, <a href=PreExecution_IR.html#x124>x124</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:52:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x128>x128</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x127>x127</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x127>x127</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x128>x128</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x128>x128</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x128>x128</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
<td>
<h3 id=x134><a href=PreExecution_IR.html#x134>x134</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x116>x116</a>,data=<a href=PreExecution_IR.html#x133>x133</a>,addr=[<a href=PreExecution_IR.html#b5>b5</a>],ens=[<a href=PreExecution_IR.html#x119>x119</a>, <a href=PreExecution_IR.html#x125>x125</a>, <a href=PreExecution_IR.html#x131>x131</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:54:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x134>x134</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x134>x134</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x135>x135</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x135>x135</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x135>x135</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
</td>
<td>
<h3 id=x137><a href=PreExecution_IR.html#x137>x137</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x116>x116</a>,data=<a href=PreExecution_IR.html#x136>x136</a>,addr=[<a href=PreExecution_IR.html#b5>b5</a>],ens=[<a href=PreExecution_IR.html#x119>x119</a>, <a href=PreExecution_IR.html#x125>x125</a>, <a href=PreExecution_IR.html#x132>x132</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:56:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x138>x138</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x137>x137</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x137>x137</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x138>x138</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[3]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=3,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x156><a href=PreExecution_IR.html#x156>x156</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x116>x116</a>,addr=[<a href=PreExecution_IR.html#b100>b100</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x157>x157</a>, <a href=PreExecution_IR.html#x159>x159</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b100>b100</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b100>b100</a>:[<a href=PreExecution_IR.html#b100>b100</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b100>b100</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x156>x156</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b100>b100</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x159>x159</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x159>x159</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x159>x159</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x146><a href=PreExecution_IR.html#x146>x146</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x152>x152</a>, <a href=PreExecution_IR.html#x160>x160</a>, <a href=PreExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x146>x146</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x152>x152</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x152><a href=PreExecution_IR.html#x152>x152</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x146>x146</a>,data=<a href=PreExecution_IR.html#x150>x150</a>,ens=[<a href=PreExecution_IR.html#x151>x151</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x153>x153</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x146}, writes={x146})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x152>x152</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x152>x152</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x153>x153</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x153>x153</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x153>x153</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x147><a href=PreExecution_IR.html#x147>x147</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_32,_0],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x158>x158</a>, <a href=PreExecution_IR.html#x160>x160</a>, <a href=PreExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x147>x147</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x158>x158</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x158><a href=PreExecution_IR.html#x158>x158</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x147>x147</a>,data=<a href=PreExecution_IR.html#x157>x157</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x159>x159</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x147}, writes={x147})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x158>x158</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b100>b100</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b100>b100</a>:[<a href=PreExecution_IR.html#b100>b100</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b100>b100</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x158>x158</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b100>b100</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x159>x159</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x159>x159</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x159>x159</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x148><a href=PreExecution_IR.html#x148>x148</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x160>x160</a>, <a href=PreExecution_IR.html#x161>x161</a>, <a href=PreExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x148>x148</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x163>x163</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x161>x161</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x161><a href=PreExecution_IR.html#x161>x161</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x148>x148</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x162>x162</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x148}, writes={x148})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x161>x161</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x161>x161</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x161>x161</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x162>x162</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x162>x162</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x162>x162</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x115><a href=PostExecution_IR.html#x115>x115</a> = DRAMHostNew(dims=[32],zero=0)</h3>
<text><strong>Name</strong>: dram<br></text>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:43:25<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x149>x149</a>, <a href=PostExecution_IR.html#x151>x151</a>, <a href=PostExecution_IR.html#x160>x160</a>, <a href=PostExecution_IR.html#x166>x166</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x115>x115</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x116><a href=PostExecution_IR.html#x116>x116</a> = SRAMNew(dims=[32],evidence$1=SRAM1[Fix[TRUE,_32,_0]])</h3>
<text><strong>Name</strong>: bram<br></text>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:45:27<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x127>x127</a>, <a href=PostExecution_IR.html#x164>x164</a>, <a href=PostExecution_IR.html#x156>x156</a>, <a href=PostExecution_IR.html#x120>x120</a>, <a href=PostExecution_IR.html#x134>x134</a>, <a href=PostExecution_IR.html#x137>x137</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x116>x116</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x164>x164</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x164>x164</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x164>x164</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x120>x120</a>, <a href=PostExecution_IR.html#x127>x127</a>, <a href=PostExecution_IR.html#x134>x134</a>, <a href=PostExecution_IR.html#x137>x137</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(4)</th>
<td>
<h3 id=x120><a href=PostExecution_IR.html#x120>x120</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x116>x116</a>,data=<a href=PostExecution_IR.html#b5>b5</a>,addr=[<a href=PostExecution_IR.html#b5>b5</a>],ens=[<a href=PostExecution_IR.html#x118>x118</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:50:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x121>x121</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x120>x120</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x120>x120</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x121>x121</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x121>x121</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x121>x121</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
</td>
<td>
<h3 id=x127><a href=PostExecution_IR.html#x127>x127</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x116>x116</a>,data=<a href=PostExecution_IR.html#x126>x126</a>,addr=[<a href=PostExecution_IR.html#b5>b5</a>],ens=[<a href=PostExecution_IR.html#x119>x119</a>, <a href=PostExecution_IR.html#x124>x124</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:52:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x128>x128</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x127>x127</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x127>x127</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x128>x128</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x128>x128</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x128>x128</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
<td>
<h3 id=x134><a href=PostExecution_IR.html#x134>x134</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x116>x116</a>,data=<a href=PostExecution_IR.html#x133>x133</a>,addr=[<a href=PostExecution_IR.html#b5>b5</a>],ens=[<a href=PostExecution_IR.html#x119>x119</a>, <a href=PostExecution_IR.html#x125>x125</a>, <a href=PostExecution_IR.html#x131>x131</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:54:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x134>x134</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x134>x134</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x135>x135</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x135>x135</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x135>x135</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
</td>
<td>
<h3 id=x137><a href=PostExecution_IR.html#x137>x137</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x116>x116</a>,data=<a href=PostExecution_IR.html#x136>x136</a>,addr=[<a href=PostExecution_IR.html#b5>b5</a>],ens=[<a href=PostExecution_IR.html#x119>x119</a>, <a href=PostExecution_IR.html#x125>x125</a>, <a href=PostExecution_IR.html#x132>x132</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:56:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x138>x138</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116}, writes={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x137>x137</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#b5>b5</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#b5>b5</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x137>x137</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b205>b205</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b205>b205</a>:[]})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x138>x138</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x138>x138</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x138>x138</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[3]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=3,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x156><a href=PostExecution_IR.html#x156>x156</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x116>x116</a>,addr=[<a href=PostExecution_IR.html#b100>b100</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x157>x157</a>, <a href=PostExecution_IR.html#x159>x159</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x116})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b100>b100</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b100>b100</a>:[<a href=PostExecution_IR.html#b100>b100</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b100>b100</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x156>x156</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b100>b100</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x159>x159</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x159>x159</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x159>x159</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x146><a href=PostExecution_IR.html#x146>x146</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x152>x152</a>, <a href=PostExecution_IR.html#x160>x160</a>, <a href=PostExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x146>x146</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x152>x152</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x152><a href=PostExecution_IR.html#x152>x152</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x146>x146</a>,data=<a href=PostExecution_IR.html#x150>x150</a>,ens=[<a href=PostExecution_IR.html#x151>x151</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x153>x153</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x146}, writes={x146})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x152>x152</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x152>x152</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x153>x153</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x153>x153</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x153>x153</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x147><a href=PostExecution_IR.html#x147>x147</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_32,_0],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x158>x158</a>, <a href=PostExecution_IR.html#x160>x160</a>, <a href=PostExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x147>x147</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x158>x158</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x158><a href=PostExecution_IR.html#x158>x158</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x147>x147</a>,data=<a href=PostExecution_IR.html#x157>x157</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x159>x159</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x147}, writes={x147})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x158>x158</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b100>b100</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b100>b100</a>:[<a href=PostExecution_IR.html#b100>b100</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b100>b100</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x158>x158</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b100>b100</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x159>x159</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x159>x159</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x159>x159</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x148><a href=PostExecution_IR.html#x148>x148</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x160>x160</a>, <a href=PostExecution_IR.html#x161>x161</a>, <a href=PostExecution_IR.html#x163>x163</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x148>x148</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x163>x163</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x161>x161</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x161><a href=PostExecution_IR.html#x161>x161</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x148>x148</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x162>x162</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x148}, writes={x148})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x161>x161</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x161>x161</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x161>x161</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x162>x162</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x162>x162</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x162>x162</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x206><a href=IR.html#x206>x206</a> = DRAMHostNew(dims=[32],zero=0)</h3>
<text><strong>Name</strong>: dram<br></text>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:43:25<br></text>
<text><strong>Type</strong>: DRAM1[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x115, 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x240>x240</a>, <a href=IR.html#x242>x242</a>, <a href=IR.html#x254>x254</a>, <a href=IR.html#x260>x260</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x206>x206</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x207><a href=IR.html#x207>x207</a> = SRAMNew(dims=[32],evidence$1=SRAM1[Fix[TRUE,_32,_0]])</h3>
<text><strong>Name</strong>: bram_0<br></text>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:45:27<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x116, 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x249>x249</a>, <a href=IR.html#x225>x225</a>, <a href=IR.html#x164>x164</a>, <a href=IR.html#x211>x211</a>, <a href=IR.html#x218>x218</a>, <a href=IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x207>x207</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x164>x164</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x164>x164</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x164>x164</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x116>x116</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x249>x249</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x211>x211</a>, <a href=IR.html#x218>x218</a>, <a href=IR.html#x225>x225</a>, <a href=IR.html#x228>x228</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(4)</th>
<td>
<h3 id=x211><a href=IR.html#x211>x211</a> = SRAMBankedWrite(mem=<a href=IR.html#x207>x207</a>,data=[<a href=IR.html#b5>b5</a>],bank=[[0]],ofs=[<a href=IR.html#b5>b5</a>],enss=[[<a href=IR.html#x209>x209</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:50:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x207}, writes={x207})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x211>x211</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x236>x236</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x236>x236</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x236>x236</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x120>x120</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
</td>
<td>
<h3 id=x218><a href=IR.html#x218>x218</a> = SRAMBankedWrite(mem=<a href=IR.html#x207>x207</a>,data=[<a href=IR.html#x295>x295</a>],bank=[[0]],ofs=[<a href=IR.html#x296>x296</a>],enss=[[<a href=IR.html#x297>x297</a>, <a href=IR.html#x298>x298</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:52:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x207}, writes={x207})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x218>x218</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x236>x236</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x236>x236</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x236>x236</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x127>x127</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x225><a href=IR.html#x225>x225</a> = SRAMBankedWrite(mem=<a href=IR.html#x207>x207</a>,data=[<a href=IR.html#x302>x302</a>],bank=[[0]],ofs=[<a href=IR.html#x299>x299</a>],enss=[[<a href=IR.html#x301>x301</a>, <a href=IR.html#x300>x300</a>, <a href=IR.html#x303>x303</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:54:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x207}, writes={x207})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x225>x225</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x236>x236</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x236>x236</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x236>x236</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x134>x134</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.4<br></text>
</td>
<td>
<h3 id=x228><a href=IR.html#x228>x228</a> = SRAMBankedWrite(mem=<a href=IR.html#x207>x207</a>,data=[<a href=IR.html#x308>x308</a>],bank=[[0]],ofs=[<a href=IR.html#x304>x304</a>],enss=[[<a href=IR.html#x307>x307</a>, <a href=IR.html#x305>x305</a>, <a href=IR.html#x306>x306</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:56:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x207}, writes={x207})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x228>x228</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x236>x236</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x236>x236</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x236>x236</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[3]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x137>x137</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=3,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x249><a href=IR.html#x249>x249</a> = SRAMBankedRead(mem=<a href=IR.html#x207>x207</a>,bank=[[0]],ofs=[<a href=IR.html#b247>b247</a>],enss=[[<a href=IR.html#b248>b248</a>]],evidence$4=Vec[Fix[TRUE,_32,_0]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x250>x250</a>, <a href=IR.html#x253>x253</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x207})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x249>x249</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x249>x249</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x253>x253</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x253>x253</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x253>x253</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x156>x156</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x237><a href=IR.html#x237>x237</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x146, 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x243>x243</a>, <a href=IR.html#x254>x254</a>, <a href=IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x237>x237</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x243>x243</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x243><a href=IR.html#x243>x243</a> = StreamOutBankedWrite(mem=<a href=IR.html#x237>x237</a>,data=[<a href=IR.html#x241>x241</a>],enss=[[<a href=IR.html#x242>x242</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x244>x244</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x237}, writes={x237})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x237>x237</a>, <a href=IR.html#x241>x241</a>, <a href=IR.html#x242>x242</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x243>x243</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x244>x244</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x244>x244</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x244>x244</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x152>x152</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x238><a href=IR.html#x238>x238</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_32,_0],Bit]]<br></text>
<text><strong>Aliases</strong>: 0055: x147, 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x252>x252</a>, <a href=IR.html#x254>x254</a>, <a href=IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x238>x238</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x252>x252</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x252><a href=IR.html#x252>x252</a> = StreamOutBankedWrite(mem=<a href=IR.html#x238>x238</a>,data=[<a href=IR.html#x251>x251</a>],enss=[[<a href=IR.html#x310>x310</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x253>x253</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x238}, writes={x238})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x238>x238</a>, <a href=IR.html#x251>x251</a>, <a href=IR.html#x310>x310</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x252>x252</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x249>x249</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x253>x253</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x253>x253</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x253>x253</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x158>x158</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x239><a href=IR.html#x239>x239</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0055: x148, 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x254>x254</a>, <a href=IR.html#x255>x255</a>, <a href=IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x239>x239</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x255>x255</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x255><a href=IR.html#x255>x255</a> = StreamInBankedRead(mem=<a href=IR.html#x239>x239</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part3.scala:60:19<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x239}, writes={x239})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x239>x239</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x255>x255</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x255>x255</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x257>x257</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x257>x257</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x257>x257</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x161>x161</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
