Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb 18 21:38:46 2020
| Host         : ABBA-NI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_routed.rpt -rpx TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_NEWCitirocDesignforDT0WReadoutsoftware
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_enable_d_reg/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: USBInterface/Inst_ft600_fifo245_core/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 263 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 197 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 106 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.154     -985.044                   2848               164029        0.057        0.000                      0               164008        0.264        0.000                       0                 78299  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
ADC_1_CLK_A_P                {0.000 1.142}        2.283           438.020         
  ADC_DESER1_n_1             {0.000 6.849}        15.981          62.574          
D_LVDS_DCLK                  {0.000 3.125}        6.250           160.000         
  clk_out3_DTClockGenerator  {0.000 6.250}        12.500          80.000          
    clkfbout_fast_clock      {0.000 6.250}        12.500          80.000          
  clk_out5_DTClockGenerator  {0.000 20.000}       40.000          25.000          
  clkfbout_DTClockGenerator  {0.000 3.125}        6.250           160.000         
clk_100                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0         {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         
clk_ftdi                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                  1.034        0.000                       0                    66  
  ADC_DESER1_n_1                   9.823        0.000                      0                 2862        0.108        0.000                      0                 2862        6.499        0.000                       0                  1392  
D_LVDS_DCLK                       -1.154     -985.044                   2848               153030        0.057        0.000                      0               153030        1.625        0.000                       0                 75381  
  clk_out3_DTClockGenerator                                                                                                                                                    3.250        0.000                       0                     3  
    clkfbout_fast_clock                                                                                                                                                       11.091        0.000                       0                     3  
  clk_out5_DTClockGenerator                                                                                                                                                   38.591        0.000                       0                     2  
  clkfbout_DTClockGenerator                                                                                                                                                    4.841        0.000                       0                     3  
clk_100                            6.375        0.000                      0                  337        0.120        0.000                      0                  337        3.000        0.000                       0                   158  
  clk_out1_clk_wiz_0                                                                                                                                                           0.264        0.000                       0                     3  
  clk_out3_clk_wiz_0              34.863        0.000                      0                  509        0.150        0.000                      0                  509       19.600        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                           8.929        0.000                       0                     2  
clk_ftdi                           4.843        0.000                      0                 2124        0.106        0.000                      0                 2124        4.600        0.000                       0                  1078  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_DESER1_n_1      D_LVDS_DCLK              15.231        0.000                      0                    9                                                                        
clk_100             clk_out3_clk_wiz_0        5.007        0.000                      0                  284        0.114        0.000                      0                  284  
D_LVDS_DCLK         clk_ftdi                  5.520        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   ADC_DESER1_n_1      ADC_DESER1_n_1           14.783        0.000                      0                   38        0.304        0.000                      0                   38  
**async_default**   D_LVDS_DCLK         D_LVDS_DCLK               0.933        0.000                      0                 5003        0.138        0.000                      0                 5003  
**async_default**   clk_ftdi            clk_ftdi                  7.772        0.000                      0                   58        0.371        0.000                      0                   58  
**async_default**   clk_100             clk_out3_clk_wiz_0        6.972        0.000                      0                   41        0.653        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.142 }
Period(ns):         2.283
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.283       1.034      BUFIO_X1Y9     adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.283       1.034      BUFR_X1Y9      adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        9.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.309ns (5.264%)  route 5.561ns (94.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 18.852 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.774     9.101    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.516    18.852    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[29]/C
                         clock pessimism              0.308    19.160    
                         clock uncertainty           -0.035    19.125    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.201    18.924    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.309ns (5.264%)  route 5.561ns (94.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 18.852 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.774     9.101    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.516    18.852    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[30]/C
                         clock pessimism              0.308    19.160    
                         clock uncertainty           -0.035    19.125    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.201    18.924    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.309ns (5.264%)  route 5.561ns (94.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 18.852 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.774     9.101    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.516    18.852    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[31]/C
                         clock pessimism              0.308    19.160    
                         clock uncertainty           -0.035    19.125    
    SLICE_X106Y116       FDRE (Setup_fdre_C_CE)      -0.201    18.924    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 0.309ns (5.277%)  route 5.547ns (94.723%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.760     9.087    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[25]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X106Y115       FDRE (Setup_fdre_C_CE)      -0.201    18.925    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 0.309ns (5.277%)  route 5.547ns (94.723%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.760     9.087    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[26]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X106Y115       FDRE (Setup_fdre_C_CE)      -0.201    18.925    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 0.309ns (5.277%)  route 5.547ns (94.723%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.760     9.087    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[27]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X106Y115       FDRE (Setup_fdre_C_CE)      -0.201    18.925    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 0.309ns (5.277%)  route 5.547ns (94.723%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.760     9.087    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y115       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[28]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X106Y115       FDRE (Setup_fdre_C_CE)      -0.201    18.925    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.309ns (5.303%)  route 5.517ns (94.697%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 18.857 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.730     9.058    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y108       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.521    18.857    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y108       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[0]/C
                         clock pessimism              0.308    19.165    
                         clock uncertainty           -0.035    19.130    
    SLICE_X106Y108       FDRE (Setup_fdre_C_CE)      -0.201    18.929    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             9.920ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.309ns (5.351%)  route 5.466ns (94.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 18.854 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.678     9.006    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y114       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.518    18.854    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y114       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[22]/C
                         clock pessimism              0.308    19.162    
                         clock uncertainty           -0.035    19.127    
    SLICE_X106Y114       FDRE (Setup_fdre_C_CE)      -0.201    18.926    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  9.920    

Slack (MET) :             9.920ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A4/BLSlock_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.309ns (5.351%)  route 5.466ns (94.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 18.854 - 15.981 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568     3.231    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X102Y129       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y129       FDRE (Prop_fdre_C_Q)         0.223     3.454 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          2.338     5.793    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X82Y129        LUT2 (Prop_lut2_I0_O)        0.043     5.836 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.449     8.285    adcs/adc_interface1/AF_A4/ssstart_bitsleep_reg
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.043     8.328 r  adcs/adc_interface1/AF_A4/BLSlock_counter[31]_i_1__3/O
                         net (fo=32, routed)          0.678     9.006    adcs/adc_interface1/AF_A4/BLSlock_counter
    SLICE_X106Y114       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.518    18.854    adcs/adc_interface1/AF_A4/aaprog.serdes_ioreset_reg
    SLICE_X106Y114       FDRE                                         r  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[23]/C
                         clock pessimism              0.308    19.162    
                         clock uncertainty           -0.035    19.127    
    SLICE_X106Y114       FDRE (Setup_fdre_C_CE)      -0.201    18.926    adcs/adc_interface1/AF_A4/BLSlock_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  9.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.270     1.368    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y117       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.100     1.468 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.523    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X109Y117       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y117       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.245     1.368    
    SLICE_X109Y117       FDRE (Hold_fdre_C_D)         0.047     1.415    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.516    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.244     1.361    
    SLICE_X107Y124       FDPE (Hold_fdpe_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.516    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X109Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.518    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X107Y127       FDPE (Hold_fdpe_C_D)         0.047     1.410    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.268     1.366    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.100     1.466 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.303     1.611    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.245     1.366    
    SLICE_X107Y119       FDRE (Hold_fdre_C_D)         0.047     1.413    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.268     1.366    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.100     1.466 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X105Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.303     1.611    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.245     1.366    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.047     1.413    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.268     1.366    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.100     1.466 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X105Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.303     1.611    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.245     1.366    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.044     1.410    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.268     1.366    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.100     1.466 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.303     1.611    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.245     1.366    
    SLICE_X107Y119       FDRE (Hold_fdre_C_D)         0.044     1.410    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.267     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.118     1.483 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X108Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.302     1.610    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.245     1.365    
    SLICE_X108Y120       FDRE (Hold_fdre_C_D)         0.045     1.410    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.267     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.118     1.483 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X108Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.302     1.610    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.245     1.365    
    SLICE_X108Y120       FDRE (Hold_fdre_C_D)         0.042     1.407    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 6.849 }
Period(ns):         15.981
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y110   adcs/adc_interface1/ADC_DESER1/pins[10].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y120   adcs/adc_interface1/ADC_DESER1/pins[11].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y116   adcs/adc_interface1/ADC_DESER1/pins[12].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y144   adcs/adc_interface1/ADC_DESER1/pins[13].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y140   adcs/adc_interface1/ADC_DESER1/pins[14].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y148   adcs/adc_interface1/ADC_DESER1/pins[15].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y118   adcs/adc_interface1/ADC_DESER1/pins[16].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y122   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y112   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y128   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y144  adcs/adc_interface1/ADC_SYNC1/word_probe_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X95Y121   adcs/adc_interface1/AF_A0/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X95Y121   adcs/adc_interface1/AF_A0/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X94Y120   adcs/adc_interface1/AF_A1/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X94Y120   adcs/adc_interface1/AF_A1/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X103Y107  adcs/adc_interface1/AF_A4/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X103Y107  adcs/adc_interface1/AF_A4/bl_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y134  adcs/adc_interface1/AF_A7/bl_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y134  adcs/adc_interface1/AF_A7/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X105Y107  adcs/adc_interface1/AF_B5/bl_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X108Y120  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X108Y120  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X108Y120  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X107Y119  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X107Y119  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X109Y112  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X108Y120  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X108Y120  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X108Y120  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X107Y119  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :         2848  Failing Endpoints,  Worst Slack       -1.154ns,  Total Violation     -985.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 2.230ns (32.681%)  route 4.594ns (67.319%))
  Logic Levels:           10  (LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 r  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 f  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.551     7.580    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X77Y59         LUT6 (Prop_lut6_I0_O)        0.043     7.623 f  USBInterface/GENCH[0].xpm_memory_sdpram_inst_i_11__0/O
                         net (fo=50, routed)          0.295     7.917    USBInterface/f_BUS_DATA_RD1275_out
    SLICE_X75Y61         LUT2 (Prop_lut2_I0_O)        0.043     7.960 f  USBInterface/BUS_DATA_RD_inferred_i_2287/O
                         net (fo=2, routed)           0.530     8.491    USBInterface/BUS_Oscilloscope_0_READ_ADDRESS[11]
    SLICE_X75Y64         LUT6 (Prop_lut6_I2_O)        0.043     8.534 r  USBInterface/BUS_DATA_RD_inferred_i_1751/O
                         net (fo=64, routed)          0.621     9.155    U312/bbstub_dout[26]
    SLICE_X63Y63         LUT4 (Prop_lut4_I1_O)        0.043     9.198 r  U312/BUS_DATA_RD_inferred_i_1527/O
                         net (fo=1, routed)           0.570     9.767    U312/BUS_DATA_RD_inferred_i_1527_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.043     9.810 r  U312/BUS_DATA_RD_inferred_i_622/O
                         net (fo=1, routed)           0.178     9.989    USBInterface/BUS_Oscilloscope_0_READ_DATA[6]
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.043    10.032 r  USBInterface/BUS_DATA_RD_inferred_i_230/O
                         net (fo=1, routed)           0.414    10.445    USBInterface/BUS_DATA_RD_inferred_i_230_n_0
    SLICE_X63Y50         LUT5 (Prop_lut5_I0_O)        0.043    10.488 r  USBInterface/BUS_DATA_RD_inferred_i_85/O
                         net (fo=1, routed)           0.308    10.796    USBInterface/BUS_DATA_RD_inferred_i_85_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.043    10.839 r  USBInterface/BUS_DATA_RD_inferred_i_26/O
                         net (fo=1, routed)           0.415    11.254    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.230ns (32.718%)  route 4.586ns (67.282%))
  Logic Levels:           10  (LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 r  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 f  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.551     7.580    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X77Y59         LUT6 (Prop_lut6_I0_O)        0.043     7.623 f  USBInterface/GENCH[0].xpm_memory_sdpram_inst_i_11__0/O
                         net (fo=50, routed)          0.295     7.917    USBInterface/f_BUS_DATA_RD1275_out
    SLICE_X75Y61         LUT2 (Prop_lut2_I0_O)        0.043     7.960 f  USBInterface/BUS_DATA_RD_inferred_i_2287/O
                         net (fo=2, routed)           0.528     8.489    USBInterface/BUS_Oscilloscope_0_READ_ADDRESS[11]
    SLICE_X75Y64         LUT6 (Prop_lut6_I2_O)        0.043     8.532 r  USBInterface/BUS_DATA_RD_inferred_i_1752/O
                         net (fo=64, routed)          0.486     9.018    USBInterface/good_counter_reg[31]_9
    SLICE_X75Y62         LUT2 (Prop_lut2_I1_O)        0.043     9.061 r  USBInterface/BUS_DATA_RD_inferred_i_1272/O
                         net (fo=1, routed)           0.613     9.674    U312/bbstub_dout[26]_15
    SLICE_X71Y52         LUT2 (Prop_lut2_I1_O)        0.043     9.717 r  U312/BUS_DATA_RD_inferred_i_510/O
                         net (fo=1, routed)           0.359    10.076    USBInterface/BUS_Oscilloscope_0_READ_DATA[14]
    SLICE_X67Y52         LUT6 (Prop_lut6_I1_O)        0.043    10.119 r  USBInterface/BUS_DATA_RD_inferred_i_190/O
                         net (fo=1, routed)           0.463    10.582    USBInterface/BUS_DATA_RD_inferred_i_190_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.043    10.625 r  USBInterface/BUS_DATA_RD_inferred_i_69/O
                         net (fo=1, routed)           0.314    10.938    USBInterface/BUS_DATA_RD_inferred_i_69_n_0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.043    10.981 r  USBInterface/BUS_DATA_RD_inferred_i_18/O
                         net (fo=1, routed)           0.265    11.246    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.085ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.345ns (34.718%)  route 4.410ns (65.282%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 f  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 r  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.402     7.431    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X75Y53         LUT6 (Prop_lut6_I0_O)        0.043     7.474 r  USBInterface/BUS_DATA_RD_inferred_i_104/O
                         net (fo=41, routed)          0.734     8.208    USBInterface/f_BUS_DATA_RD1296_out
    SLICE_X52Y54         LUT2 (Prop_lut2_I0_O)        0.043     8.251 r  USBInterface/BUS_DATA_RD_inferred_i_1778/O
                         net (fo=128, routed)         0.557     8.808    U286/bbstub_dout[26]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I4_O)        0.043     8.851 r  U286/BUS_DATA_RD_inferred_i_912/O
                         net (fo=1, routed)           0.000     8.851    U286/BUS_DATA_RD_inferred_i_912_n_0
    SLICE_X47Y55         MUXF7 (Prop_muxf7_I1_O)      0.122     8.973 r  U286/BUS_DATA_RD_inferred_i_352/O
                         net (fo=1, routed)           0.628     9.601    U286/BUS_DATA_RD_inferred_i_352_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.122     9.723 r  U286/BUS_DATA_RD_inferred_i_134/O
                         net (fo=1, routed)           0.449    10.173    USBInterface/BUS_RateMeter_2_READ_DATA[26]
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.043    10.216 r  USBInterface/BUS_DATA_RD_inferred_i_46/O
                         net (fo=1, routed)           0.548    10.763    USBInterface/BUS_DATA_RD_inferred_i_46_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I2_O)        0.043    10.806 r  USBInterface/BUS_DATA_RD_inferred_i_6/O
                         net (fo=1, routed)           0.379    11.185    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 -1.085    

Slack (VIOLATED) :        -1.078ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 2.328ns (34.503%)  route 4.419ns (65.497%))
  Logic Levels:           10  (LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 r  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 f  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.551     7.580    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X77Y59         LUT6 (Prop_lut6_I0_O)        0.043     7.623 f  USBInterface/GENCH[0].xpm_memory_sdpram_inst_i_11__0/O
                         net (fo=50, routed)          0.295     7.917    USBInterface/f_BUS_DATA_RD1275_out
    SLICE_X75Y61         LUT2 (Prop_lut2_I0_O)        0.043     7.960 f  USBInterface/BUS_DATA_RD_inferred_i_2287/O
                         net (fo=2, routed)           0.528     8.489    USBInterface/BUS_Oscilloscope_0_READ_ADDRESS[11]
    SLICE_X75Y64         LUT6 (Prop_lut6_I2_O)        0.043     8.532 r  USBInterface/BUS_DATA_RD_inferred_i_1752/O
                         net (fo=64, routed)          0.593     9.124    USBInterface/good_counter_reg[31]_9
    SLICE_X65Y63         LUT2 (Prop_lut2_I1_O)        0.052     9.176 r  USBInterface/BUS_DATA_RD_inferred_i_1176/O
                         net (fo=1, routed)           0.248     9.425    U312/bbstub_dout[26]_18
    SLICE_X62Y62         LUT2 (Prop_lut2_I1_O)        0.132     9.557 r  U312/BUS_DATA_RD_inferred_i_468/O
                         net (fo=1, routed)           0.383     9.939    USBInterface/BUS_Oscilloscope_0_READ_DATA[17]
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.043     9.982 r  USBInterface/BUS_DATA_RD_inferred_i_175/O
                         net (fo=1, routed)           0.468    10.450    USBInterface/BUS_DATA_RD_inferred_i_175_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I0_O)        0.043    10.493 r  USBInterface/BUS_DATA_RD_inferred_i_63/O
                         net (fo=1, routed)           0.266    10.759    USBInterface/BUS_DATA_RD_inferred_i_63_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.043    10.802 r  USBInterface/BUS_DATA_RD_inferred_i_15/O
                         net (fo=1, routed)           0.376    11.178    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                 -1.078    

Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 2.376ns (35.240%)  route 4.366ns (64.760%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 f  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 r  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.354     7.383    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X79Y51         LUT6 (Prop_lut6_I0_O)        0.043     7.426 r  USBInterface/pending_i_7/O
                         net (fo=41, routed)          0.401     7.826    USBInterface/f_BUS_DATA_RD1290_out
    SLICE_X78Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.869 r  USBInterface/BUS_DATA_RD_inferred_i_2297/O
                         net (fo=128, routed)         0.808     8.678    U282/bbstub_dout[26]
    SLICE_X75Y58         LUT6 (Prop_lut6_I2_O)        0.043     8.721 r  U282/BUS_DATA_RD_inferred_i_1860/O
                         net (fo=1, routed)           0.000     8.721    U282/BUS_DATA_RD_inferred_i_1860_n_0
    SLICE_X75Y58         MUXF7 (Prop_muxf7_I1_O)      0.108     8.829 r  U282/BUS_DATA_RD_inferred_i_923/O
                         net (fo=1, routed)           0.544     9.373    U282/BUS_DATA_RD_inferred_i_923_n_0
    SLICE_X71Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.497 r  U282/BUS_DATA_RD_inferred_i_358/O
                         net (fo=1, routed)           0.440     9.937    USBInterface/BUS_RateMeter_0_READ_DATA[25]
    SLICE_X67Y57         LUT6 (Prop_lut6_I0_O)        0.043     9.980 r  USBInterface/BUS_DATA_RD_inferred_i_137/O
                         net (fo=1, routed)           0.577    10.557    USBInterface/BUS_DATA_RD_inferred_i_137_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.043    10.600 r  USBInterface/BUS_DATA_RD_inferred_i_47/O
                         net (fo=1, routed)           0.188    10.787    USBInterface/BUS_DATA_RD_inferred_i_47_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I0_O)        0.043    10.830 r  USBInterface/BUS_DATA_RD_inferred_i_7/O
                         net (fo=1, routed)           0.342    11.173    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                 -1.073    

Slack (VIOLATED) :        -1.063ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.230ns (33.122%)  route 4.503ns (66.878%))
  Logic Levels:           10  (LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 r  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 f  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.412     7.441    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X77Y54         LUT6 (Prop_lut6_I0_O)        0.043     7.484 f  USBInterface/GENCH[0].xpm_memory_sdpram_inst_i_11__1/O
                         net (fo=50, routed)          0.365     7.849    USBInterface/f_BUS_DATA_RD1281_out
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.043     7.892 f  USBInterface/BUS_DATA_RD_inferred_i_2282/O
                         net (fo=2, routed)           0.447     8.339    USBInterface/BUS_Oscilloscope_2_READ_ADDRESS[10]
    SLICE_X75Y55         LUT6 (Prop_lut6_I3_O)        0.043     8.382 r  USBInterface/BUS_DATA_RD_inferred_i_1750/O
                         net (fo=64, routed)          0.474     8.856    U144/bbstub_dout[26]_0
    SLICE_X69Y57         LUT4 (Prop_lut4_I3_O)        0.043     8.899 r  U144/BUS_DATA_RD_inferred_i_1205/O
                         net (fo=1, routed)           0.338     9.236    U144/BUS_DATA_RD_inferred_i_1205_n_0
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.043     9.279 r  U144/BUS_DATA_RD_inferred_i_481/O
                         net (fo=1, routed)           0.430     9.709    USBInterface/BUS_Oscilloscope_2_READ_DATA[16]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.043     9.752 r  USBInterface/BUS_DATA_RD_inferred_i_180/O
                         net (fo=1, routed)           0.698    10.451    USBInterface/BUS_DATA_RD_inferred_i_180_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.043    10.494 r  USBInterface/BUS_DATA_RD_inferred_i_65/O
                         net (fo=1, routed)           0.265    10.759    USBInterface/BUS_DATA_RD_inferred_i_65_n_0
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.043    10.802 r  USBInterface/BUS_DATA_RD_inferred_i_16/O
                         net (fo=1, routed)           0.362    11.163    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                 -1.063    

Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 2.333ns (34.669%)  route 4.396ns (65.331%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 f  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 r  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.515     7.544    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X77Y56         LUT6 (Prop_lut6_I0_O)        0.043     7.587 r  USBInterface/BUS_DATA_RD_inferred_i_105/O
                         net (fo=41, routed)          0.552     8.139    USBInterface/f_BUS_DATA_RD1293_out
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.043     8.182 r  USBInterface/BUS_DATA_RD_inferred_i_2035/O
                         net (fo=128, routed)         0.603     8.785    U288/BUS_RateMeter_3_READ_ADDRESS[1]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.043     8.828 r  U288/BUS_DATA_RD_inferred_i_1448/O
                         net (fo=1, routed)           0.000     8.828    U288/BUS_DATA_RD_inferred_i_1448_n_0
    SLICE_X60Y65         MUXF7 (Prop_muxf7_I1_O)      0.108     8.936 r  U288/BUS_DATA_RD_inferred_i_586/O
                         net (fo=1, routed)           0.582     9.518    U288/BUS_DATA_RD_inferred_i_586_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  U288/BUS_DATA_RD_inferred_i_218/O
                         net (fo=1, routed)           0.547    10.189    USBInterface/BUS_RateMeter_3_READ_DATA[9]
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.043    10.232 r  USBInterface/BUS_DATA_RD_inferred_i_80/O
                         net (fo=1, routed)           0.475    10.706    USBInterface/BUS_DATA_RD_inferred_i_80_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I2_O)        0.043    10.749 r  USBInterface/BUS_DATA_RD_inferred_i_23/O
                         net (fo=1, routed)           0.410    11.160    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.230ns (33.164%)  route 4.494ns (66.836%))
  Logic Levels:           10  (LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 r  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 f  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.551     7.580    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X77Y59         LUT6 (Prop_lut6_I0_O)        0.043     7.623 f  USBInterface/GENCH[0].xpm_memory_sdpram_inst_i_11__0/O
                         net (fo=50, routed)          0.295     7.917    USBInterface/f_BUS_DATA_RD1275_out
    SLICE_X75Y61         LUT2 (Prop_lut2_I0_O)        0.043     7.960 f  USBInterface/BUS_DATA_RD_inferred_i_2287/O
                         net (fo=2, routed)           0.530     8.491    USBInterface/BUS_Oscilloscope_0_READ_ADDRESS[11]
    SLICE_X75Y64         LUT6 (Prop_lut6_I2_O)        0.043     8.534 r  USBInterface/BUS_DATA_RD_inferred_i_1751/O
                         net (fo=64, routed)          0.506     9.040    U312/bbstub_dout[26]
    SLICE_X71Y63         LUT4 (Prop_lut4_I1_O)        0.043     9.083 r  U312/BUS_DATA_RD_inferred_i_1367/O
                         net (fo=1, routed)           0.324     9.407    U312/BUS_DATA_RD_inferred_i_1367_n_0
    SLICE_X71Y60         LUT2 (Prop_lut2_I0_O)        0.043     9.450 r  U312/BUS_DATA_RD_inferred_i_552/O
                         net (fo=1, routed)           0.595    10.045    USBInterface/BUS_Oscilloscope_0_READ_DATA[11]
    SLICE_X71Y48         LUT6 (Prop_lut6_I1_O)        0.043    10.088 r  USBInterface/BUS_DATA_RD_inferred_i_205/O
                         net (fo=1, routed)           0.462    10.550    USBInterface/BUS_DATA_RD_inferred_i_205_n_0
    SLICE_X65Y44         LUT5 (Prop_lut5_I0_O)        0.043    10.593 r  USBInterface/BUS_DATA_RD_inferred_i_75/O
                         net (fo=1, routed)           0.269    10.862    USBInterface/BUS_DATA_RD_inferred_i_75_n_0
    SLICE_X63Y44         LUT5 (Prop_lut5_I0_O)        0.043    10.905 r  USBInterface/BUS_DATA_RD_inferred_i_21/O
                         net (fo=1, routed)           0.250    11.155    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 2.370ns (35.277%)  route 4.348ns (64.723%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 f  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 r  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.354     7.383    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X79Y51         LUT6 (Prop_lut6_I0_O)        0.043     7.426 r  USBInterface/pending_i_7/O
                         net (fo=41, routed)          0.401     7.826    USBInterface/f_BUS_DATA_RD1290_out
    SLICE_X78Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.869 r  USBInterface/BUS_DATA_RD_inferred_i_2297/O
                         net (fo=128, routed)         0.498     8.367    U282/bbstub_dout[26]
    SLICE_X74Y45         LUT6 (Prop_lut6_I2_O)        0.043     8.410 r  U282/BUS_DATA_RD_inferred_i_1908/O
                         net (fo=1, routed)           0.000     8.410    U282/BUS_DATA_RD_inferred_i_1908_n_0
    SLICE_X74Y45         MUXF7 (Prop_muxf7_I1_O)      0.103     8.513 r  U282/BUS_DATA_RD_inferred_i_1019/O
                         net (fo=1, routed)           0.455     8.968    U282/BUS_DATA_RD_inferred_i_1019_n_0
    SLICE_X74Y45         LUT6 (Prop_lut6_I0_O)        0.123     9.091 r  U282/BUS_DATA_RD_inferred_i_400/O
                         net (fo=1, routed)           0.545     9.636    USBInterface/BUS_RateMeter_0_READ_DATA[22]
    SLICE_X69Y55         LUT6 (Prop_lut6_I0_O)        0.043     9.679 r  USBInterface/BUS_DATA_RD_inferred_i_152/O
                         net (fo=1, routed)           0.601    10.280    USBInterface/BUS_DATA_RD_inferred_i_152_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.043    10.323 r  USBInterface/BUS_DATA_RD_inferred_i_53/O
                         net (fo=1, routed)           0.547    10.869    USBInterface/BUS_DATA_RD_inferred_i_53_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.043    10.912 r  USBInterface/BUS_DATA_RD_inferred_i_10/O
                         net (fo=1, routed)           0.237    11.149    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 -1.049    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 2.332ns (34.765%)  route 4.376ns (65.235%))
  Logic Levels:           10  (LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 10.435 - 6.250 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.480     4.431    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y10         RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     6.231 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=15, routed)          0.612     6.842    USBInterface/BUS_ADDR[27]
    SLICE_X79Y53         LUT4 (Prop_lut4_I2_O)        0.043     6.885 f  USBInterface/REG_EXT_DELAY_WR[30]_i_6/O
                         net (fo=1, routed)           0.101     6.986    USBInterface/REG_EXT_DELAY_WR[30]_i_6_n_0
    SLICE_X79Y53         LUT5 (Prop_lut5_I4_O)        0.043     7.029 r  USBInterface/REG_EXT_DELAY_WR[30]_i_4/O
                         net (fo=14, routed)          0.412     7.441    USBInterface/REG_EXT_DELAY_WR[30]_i_4_n_0
    SLICE_X77Y54         LUT6 (Prop_lut6_I0_O)        0.043     7.484 r  USBInterface/GENCH[0].xpm_memory_sdpram_inst_i_11__1/O
                         net (fo=50, routed)          0.365     7.849    USBInterface/f_BUS_DATA_RD1281_out
    SLICE_X75Y54         LUT2 (Prop_lut2_I0_O)        0.043     7.892 r  USBInterface/BUS_DATA_RD_inferred_i_2282/O
                         net (fo=2, routed)           0.361     8.253    USBInterface/BUS_Oscilloscope_2_READ_ADDRESS[10]
    SLICE_X75Y54         LUT6 (Prop_lut6_I3_O)        0.043     8.296 r  USBInterface/BUS_DATA_RD_inferred_i_1749/O
                         net (fo=64, routed)          0.598     8.894    U144/bbstub_dout[26]
    SLICE_X73Y59         LUT4 (Prop_lut4_I1_O)        0.052     8.946 r  U144/BUS_DATA_RD_inferred_i_1045/O
                         net (fo=1, routed)           0.449     9.394    U144/BUS_DATA_RD_inferred_i_1045_n_0
    SLICE_X69Y59         LUT2 (Prop_lut2_I0_O)        0.136     9.530 r  U144/BUS_DATA_RD_inferred_i_411/O
                         net (fo=1, routed)           0.346     9.877    USBInterface/BUS_Oscilloscope_2_READ_DATA[21]
    SLICE_X69Y58         LUT6 (Prop_lut6_I0_O)        0.043     9.920 r  USBInterface/BUS_DATA_RD_inferred_i_155/O
                         net (fo=1, routed)           0.419    10.338    USBInterface/BUS_DATA_RD_inferred_i_155_n_0
    SLICE_X65Y58         LUT5 (Prop_lut5_I0_O)        0.043    10.381 r  USBInterface/BUS_DATA_RD_inferred_i_55/O
                         net (fo=1, routed)           0.326    10.708    USBInterface/BUS_DATA_RD_inferred_i_55_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I0_O)        0.043    10.751 r  USBInterface/BUS_DATA_RD_inferred_i_11/O
                         net (fo=1, routed)           0.388    11.138    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.463    10.435    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.243    10.679    
                         clock uncertainty           -0.035    10.643    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.543    10.100    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 -1.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 USBInterface/REG_CitirocCfg1_REG_CFG1_WR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U290/ASIC_BITSTREAM_MONITOR_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.027%)  route 0.144ns (58.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.686     1.996    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X13Y49         FDRE                                         r  USBInterface/REG_CitirocCfg1_REG_CFG1_WR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.100     2.096 r  USBInterface/REG_CitirocCfg1_REG_CFG1_WR_reg[7]/Q
                         net (fo=2, routed)           0.144     2.239    U290/REG_CitirocCfg1_REG_CFG1_WR[7]
    SLICE_X13Y50         FDRE                                         r  U290/ASIC_BITSTREAM_MONITOR_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.854     2.316    U290/D_LVDS_DCLK_BUFG
    SLICE_X13Y50         FDRE                                         r  U290/ASIC_BITSTREAM_MONITOR_reg[39]/C
                         clock pessimism             -0.180     2.136    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.047     2.183    U290/ASIC_BITSTREAM_MONITOR_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U288/CPS_GENERATE[25].STATIC_COUNTERS_reg[25][28]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U288/CPS_GENERATE[25].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst/src_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.285%)  route 0.102ns (48.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.596     1.906    U288/D_LVDS_DCLK_BUFG
    SLICE_X50Y98         FDRE                                         r  U288/CPS_GENERATE[25].STATIC_COUNTERS_reg[25][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.107     2.013 r  U288/CPS_GENERATE[25].STATIC_COUNTERS_reg[25][28]/Q
                         net (fo=1, routed)           0.102     2.114    U288/CPS_GENERATE[25].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst/src_in
    SLICE_X50Y100        FDRE                                         r  U288/CPS_GENERATE[25].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.743     2.205    U288/CPS_GENERATE[25].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst/src_clk
    SLICE_X50Y100        FDRE                                         r  U288/CPS_GENERATE[25].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst/src_ff_reg/C
                         clock pessimism             -0.160     2.045    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.007     2.052    U288/CPS_GENERATE[25].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst/src_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U294/ASIC_BITSTREAM_CFG_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U294/ASIC_BITSTREAM_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.957%)  route 0.185ns (59.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.642     1.952    U294/D_LVDS_DCLK_BUFG
    SLICE_X55Y12         FDRE                                         r  U294/ASIC_BITSTREAM_CFG_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.100     2.052 r  U294/ASIC_BITSTREAM_CFG_reg[100]/Q
                         net (fo=1, routed)           0.185     2.236    U294/ASIC_BITSTREAM_CFG[100]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.028     2.264 r  U294/ASIC_BITSTREAM[100]_i_1__2/O
                         net (fo=1, routed)           0.000     2.264    U294/ASIC_BITSTREAM[100]
    SLICE_X57Y15         FDRE                                         r  U294/ASIC_BITSTREAM_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.878     2.340    U294/D_LVDS_DCLK_BUFG
    SLICE_X57Y15         FDRE                                         r  U294/ASIC_BITSTREAM_reg[100]/C
                         clock pessimism             -0.200     2.140    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.060     2.200    U294/ASIC_BITSTREAM_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U322/ANALOG_READOUT.BUFFER_DATA_LG_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U322/ANALOG_READOUT.P_ENERGY_0_LG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.091ns (31.627%)  route 0.197ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.533     1.843    U322/D_LVDS_DCLK_BUFG
    SLICE_X65Y150        FDRE                                         r  U322/ANALOG_READOUT.BUFFER_DATA_LG_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y150        FDRE (Prop_fdre_C_Q)         0.091     1.934 r  U322/ANALOG_READOUT.BUFFER_DATA_LG_reg[0][13]/Q
                         net (fo=1, routed)           0.197     2.130    U322/ANALOG_READOUT.BUFFER_DATA_LG_reg[0]__0__0[13]
    SLICE_X65Y149        FDRE                                         r  U322/ANALOG_READOUT.P_ENERGY_0_LG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.745     2.207    U322/D_LVDS_DCLK_BUFG
    SLICE_X65Y149        FDRE                                         r  U322/ANALOG_READOUT.P_ENERGY_0_LG_reg[13]/C
                         clock pessimism             -0.152     2.055    
    SLICE_X65Y149        FDRE (Hold_fdre_C_D)         0.008     2.063    U322/ANALOG_READOUT.P_ENERGY_0_LG_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 U324/ANALOG_READOUT.P_ENERGY_23_LG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.FIFODATALATCH_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.990%)  route 0.192ns (60.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.581     1.891    U324/D_LVDS_DCLK_BUFG
    SLICE_X93Y146        FDRE                                         r  U324/ANALOG_READOUT.P_ENERGY_23_LG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y146        FDRE (Prop_fdre_C_Q)         0.100     1.991 r  U324/ANALOG_READOUT.P_ENERGY_23_LG_reg[5]/Q
                         net (fo=1, routed)           0.192     2.183    U305/ANALOG_READOUT.P_ENERGY_23_LG_reg[5]
    SLICE_X96Y150        LUT6 (Prop_lut6_I0_O)        0.028     2.211 r  U305/arbiter.FIFODATALATCH[435]_i_1/O
                         net (fo=1, routed)           0.000     2.211    U305/FIFODATALATCH[435]
    SLICE_X96Y150        FDRE                                         r  U305/arbiter.FIFODATALATCH_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.771     2.233    U305/D_LVDS_DCLK_BUFG
    SLICE_X96Y150        FDRE                                         r  U305/arbiter.FIFODATALATCH_reg[435]/C
                         clock pessimism             -0.152     2.081    
    SLICE_X96Y150        FDRE (Hold_fdre_C_D)         0.061     2.142    U305/arbiter.FIFODATALATCH_reg[435]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 U321/ANALOG_READOUT.P_ENERGY_2_HG_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.FIFODATALATCH_reg[1097]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.595%)  route 0.174ns (54.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.541     1.851    U321/D_LVDS_DCLK_BUFG
    SLICE_X54Y144        FDRE                                         r  U321/ANALOG_READOUT.P_ENERGY_2_HG_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y144        FDRE (Prop_fdre_C_Q)         0.118     1.969 r  U321/ANALOG_READOUT.P_ENERGY_2_HG_reg[9]/Q
                         net (fo=1, routed)           0.174     2.143    U305/ANALOG_READOUT.P_ENERGY_2_HG_reg[9]_2
    SLICE_X56Y144        LUT6 (Prop_lut6_I5_O)        0.028     2.171 r  U305/arbiter.FIFODATALATCH[1097]_i_1/O
                         net (fo=1, routed)           0.000     2.171    U305/FIFODATALATCH[1097]
    SLICE_X56Y144        FDRE                                         r  U305/arbiter.FIFODATALATCH_reg[1097]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.740     2.202    U305/D_LVDS_DCLK_BUFG
    SLICE_X56Y144        FDRE                                         r  U305/arbiter.FIFODATALATCH_reg[1097]/C
                         clock pessimism             -0.160     2.042    
    SLICE_X56Y144        FDRE (Hold_fdre_C_D)         0.060     2.102    U305/arbiter.FIFODATALATCH_reg[1097]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U336/U35/U3/IF_rising.b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U503/lIN_100_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.111%)  route 0.193ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.612     1.922    U336/U35/U3/D_LVDS_DCLK_BUFG
    SLICE_X7Y149         FDRE                                         r  U336/U35/U3/IF_rising.b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  U336/U35/U3/IF_rising.b_reg[21]/Q
                         net (fo=1, routed)           0.193     2.215    U503/IF_rising.b_reg[31]_97[21]
    SLICE_X7Y150         FDRE                                         r  U503/lIN_100_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.803     2.265    U503/D_LVDS_DCLK_BUFG
    SLICE_X7Y150         FDRE                                         r  U503/lIN_100_reg[21]/C
                         clock pessimism             -0.152     2.113    
    SLICE_X7Y150         FDRE (Hold_fdre_C_D)         0.032     2.145    U503/lIN_100_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U322/ANALOG_READOUT.P_ENERGY_22_LG_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.FIFODATALATCH_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.157ns (42.403%)  route 0.213ns (57.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.536     1.846    U322/D_LVDS_DCLK_BUFG
    SLICE_X77Y150        FDRE                                         r  U322/ANALOG_READOUT.P_ENERGY_22_LG_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.091     1.937 r  U322/ANALOG_READOUT.P_ENERGY_22_LG_reg[11]/Q
                         net (fo=1, routed)           0.213     2.150    U305/ANALOG_READOUT.P_ENERGY_22_LG_reg[11]_0
    SLICE_X76Y149        LUT6 (Prop_lut6_I1_O)        0.066     2.216 r  U305/arbiter.FIFODATALATCH[473]_i_1/O
                         net (fo=1, routed)           0.000     2.216    U305/FIFODATALATCH[473]
    SLICE_X76Y149        FDRE                                         r  U305/arbiter.FIFODATALATCH_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.749     2.211    U305/D_LVDS_DCLK_BUFG
    SLICE_X76Y149        FDRE                                         r  U305/arbiter.FIFODATALATCH_reg[473]/C
                         clock pessimism             -0.152     2.059    
    SLICE_X76Y149        FDRE (Hold_fdre_C_D)         0.087     2.146    U305/arbiter.FIFODATALATCH_reg[473]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.179ns (43.999%)  route 0.228ns (56.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.547     1.857    U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X65Y101        FDRE                                         r  U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.100     1.957 r  U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[10]/Q
                         net (fo=2, routed)           0.228     2.185    U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg_n_0_[10]
    SLICE_X67Y94         LUT2 (Prop_lut2_I0_O)        0.028     2.213 r  U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[11]_i_3/O
                         net (fo=1, routed)           0.000     2.213    U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[11]_i_3_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.264 r  U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.264    U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc0_out[10]
    SLICE_X67Y94         FDRE                                         r  U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.818     2.280    U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X67Y94         FDRE                                         r  U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
                         clock pessimism             -0.160     2.120    
    SLICE_X67Y94         FDRE (Hold_fdre_C_D)         0.071     2.191    U305/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U321/ANALOG_READOUT.filterMem_HG_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U321/ANALOG_READOUT.filterMem_HG_reg[30][10]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.851%)  route 0.109ns (52.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.580     1.890    U321/D_LVDS_DCLK_BUFG
    SLICE_X96Y109        FDRE                                         r  U321/ANALOG_READOUT.filterMem_HG_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_fdre_C_Q)         0.100     1.990 r  U321/ANALOG_READOUT.filterMem_HG_reg[0][10]/Q
                         net (fo=3, routed)           0.109     2.099    U321/ANALOG_READOUT.filterMem_HG_reg[0]__0[10]
    SLICE_X94Y109        SRLC32E                                      r  U321/ANALOG_READOUT.filterMem_HG_reg[30][10]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.780     2.242    U321/D_LVDS_DCLK_BUFG
    SLICE_X94Y109        SRLC32E                                      r  U321/ANALOG_READOUT.filterMem_HG_reg[30][10]_srl30/CLK
                         clock pessimism             -0.320     1.922    
    SLICE_X94Y109        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.024    U321/ANALOG_READOUT.filterMem_HG_reg[30][10]_srl30
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_LVDS_DCLK
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { D_LVDS_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X4Y2      U98/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X6Y0      U189/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X4Y46     U221/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X3Y5      U503/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X3Y5      U503/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y12     U503/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y12     U503/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y11     U503/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y11     U503/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y9      U503/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X40Y84     U312/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X40Y84     U312/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X40Y84     U312/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X40Y84     U312/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X72Y61     U146/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X72Y61     U146/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X72Y61     U146/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X72Y61     U146/GENCH[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X82Y48     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X82Y48     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X82Y48     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X82Y48     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X58Y41     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X58Y41     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X58Y41     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         3.125       2.357      SLICE_X58Y41     U144/GENCH[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_DTClockGenerator
  To Clock:  clk_out3_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_DTClockGenerator
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         12.500      11.091     BUFGCTRL_X0Y9    dcm_top/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_fast_clock
  To Clock:  clkfbout_fast_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_fast_clock
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         12.500      11.091     BUFGCTRL_X0Y7    FASTCLOCKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_DTClockGenerator
  To Clock:  clk_out5_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_DTClockGenerator
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         40.000      38.591     BUFGCTRL_X0Y1    dcm_top/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DTClockGenerator
  To Clock:  clkfbout_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DTClockGenerator
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         6.250       4.841      BUFGCTRL_X0Y8    dcm_top/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.431ns (12.722%)  route 2.957ns (87.278%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.753     7.339    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.134    13.581    CDCE0/clk_in1
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[2]/C
                         clock pessimism              0.346    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X94Y194        FDRE (Setup_fdre_C_CE)      -0.178    13.714    CDCE0/FSM_onehot_cfg_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.431ns (12.722%)  route 2.957ns (87.278%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.753     7.339    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.134    13.581    CDCE0/clk_in1
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/C
                         clock pessimism              0.346    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X94Y194        FDRE (Setup_fdre_C_CE)      -0.178    13.714    CDCE0/FSM_onehot_cfg_state_machine_reg[7]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.431ns (12.722%)  route 2.957ns (87.278%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.753     7.339    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.134    13.581    CDCE0/clk_in1
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[8]/C
                         clock pessimism              0.346    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X94Y194        FDRE (Setup_fdre_C_CE)      -0.178    13.714    CDCE0/FSM_onehot_cfg_state_machine_reg[8]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.431ns (13.046%)  route 2.873ns (86.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 13.580 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.669     7.255    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.133    13.580    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[12]/C
                         clock pessimism              0.371    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X94Y193        FDRE (Setup_fdre_C_CE)      -0.178    13.738    CDCE0/FSM_onehot_cfg_state_machine_reg[12]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.431ns (13.046%)  route 2.873ns (86.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 13.580 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.669     7.255    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.133    13.580    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[13]/C
                         clock pessimism              0.371    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X94Y193        FDRE (Setup_fdre_C_CE)      -0.178    13.738    CDCE0/FSM_onehot_cfg_state_machine_reg[13]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.431ns (13.046%)  route 2.873ns (86.954%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 13.580 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.669     7.255    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.133    13.580    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                         clock pessimism              0.371    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X94Y193        FDRE (Setup_fdre_C_CE)      -0.178    13.738    CDCE0/FSM_onehot_cfg_state_machine_reg[9]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.431ns (13.475%)  route 2.767ns (86.525%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.564     7.150    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.134    13.581    CDCE0/clk_in1
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                         clock pessimism              0.346    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X93Y194        FDRE (Setup_fdre_C_CE)      -0.201    13.691    CDCE0/FSM_onehot_cfg_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.431ns (13.475%)  route 2.767ns (86.525%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.564     7.150    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.134    13.581    CDCE0/clk_in1
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/C
                         clock pessimism              0.346    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X93Y194        FDRE (Setup_fdre_C_CE)      -0.201    13.691    CDCE0/FSM_onehot_cfg_state_machine_reg[4]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.431ns (13.475%)  route 2.767ns (86.525%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.564     7.150    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.134    13.581    CDCE0/clk_in1
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                         clock pessimism              0.346    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X93Y194        FDRE (Setup_fdre_C_CE)      -0.201    13.691    CDCE0/FSM_onehot_cfg_state_machine_reg[5]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.431ns (13.475%)  route 2.767ns (86.525%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.272     3.952    CDCE0/clk_in1
    SLICE_X94Y193        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.259     4.211 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.744     4.955    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X93Y192        LUT4 (Prop_lut4_I3_O)        0.043     4.998 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.354     5.352    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X94Y191        LUT5 (Prop_lut5_I4_O)        0.043     5.395 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.659     6.054    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X92Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.097 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.447     6.543    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X92Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.586 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.564     7.150    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.134    13.581    CDCE0/clk_in1
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                         clock pessimism              0.346    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X93Y194        FDRE (Setup_fdre_C_CE)      -0.201    13.691    CDCE0/FSM_onehot_cfg_state_machine_reg[6]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  6.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.627    CDCE0/clk_in1
    SLICE_X97Y192        FDRE                                         r  CDCE0/phy_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y192        FDRE (Prop_fdre_C_Q)         0.100     1.727 r  CDCE0/phy_data_reg[26]/Q
                         net (fo=1, routed)           0.093     1.820    CDCE0/SPI_MASTER_CLKGEN/D[22]
    SLICE_X98Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.769     2.069    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X98Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[26]/C
                         clock pessimism             -0.427     1.641    
    SLICE_X98Y192        FDRE (Hold_fdre_C_D)         0.059     1.700    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.469%)  route 0.099ns (43.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.627    CDCE0/clk_in1
    SLICE_X93Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y191        FDRE (Prop_fdre_C_Q)         0.100     1.727 f  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/Q
                         net (fo=24, routed)          0.099     1.826    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[15]
    SLICE_X92Y191        LUT5 (Prop_lut5_I2_O)        0.028     1.854 r  CDCE0/FSM_onehot_cfg_state_machine[18]_i_1/O
                         net (fo=1, routed)           0.000     1.854    CDCE0/FSM_onehot_cfg_state_machine[18]_i_1_n_0
    SLICE_X92Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.769     2.069    CDCE0/clk_in1
    SLICE_X92Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/C
                         clock pessimism             -0.430     1.638    
    SLICE_X92Y191        FDRE (Hold_fdre_C_D)         0.087     1.725    CDCE0/FSM_onehot_cfg_state_machine_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.626    CDCE0/clk_in1
    SLICE_X93Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_fdre_C_Q)         0.100     1.726 f  CDCE0/FSM_onehot_cfg_state_machine_reg[22]/Q
                         net (fo=6, routed)           0.100     1.826    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[22]
    SLICE_X92Y189        LUT4 (Prop_lut4_I2_O)        0.028     1.854 r  CDCE0/FSM_onehot_cfg_state_machine[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    CDCE0/FSM_onehot_cfg_state_machine[0]_i_1_n_0
    SLICE_X92Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.768     2.068    CDCE0/clk_in1
    SLICE_X92Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
                         clock pessimism             -0.430     1.637    
    SLICE_X92Y189        FDRE (Hold_fdre_C_D)         0.087     1.724    CDCE0/FSM_onehot_cfg_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.614%)  route 0.102ns (50.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.627    CDCE0/clk_in1
    SLICE_X95Y192        FDRE                                         r  CDCE0/phy_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y192        FDRE (Prop_fdre_C_Q)         0.100     1.727 r  CDCE0/phy_data_reg[12]/Q
                         net (fo=1, routed)           0.102     1.829    CDCE0/SPI_MASTER_CLKGEN/D[12]
    SLICE_X96Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.769     2.069    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X96Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]/C
                         clock pessimism             -0.410     1.658    
    SLICE_X96Y192        FDRE (Hold_fdre_C_D)         0.033     1.691    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.627    CDCE0/clk_in1
    SLICE_X97Y192        FDRE                                         r  CDCE0/phy_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y192        FDRE (Prop_fdre_C_Q)         0.100     1.727 r  CDCE0/phy_data_reg[6]/Q
                         net (fo=1, routed)           0.095     1.822    CDCE0/SPI_MASTER_CLKGEN/D[6]
    SLICE_X99Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.769     2.069    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X99Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
                         clock pessimism             -0.427     1.641    
    SLICE_X99Y192        FDRE (Hold_fdre_C_D)         0.043     1.684    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.043%)  route 0.113ns (46.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.628    CDCE0/clk_in1
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.100     1.728 f  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.113     1.841    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X94Y194        LUT6 (Prop_lut6_I4_O)        0.028     1.869 r  CDCE0/FSM_onehot_cfg_state_machine[8]_i_1/O
                         net (fo=1, routed)           0.000     1.869    CDCE0/FSM_onehot_cfg_state_machine[8]_i_1_n_0
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.770     2.070    CDCE0/clk_in1
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[8]/C
                         clock pessimism             -0.427     1.642    
    SLICE_X94Y194        FDRE (Hold_fdre_C_D)         0.087     1.729    CDCE0/FSM_onehot_cfg_state_machine_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.824%)  route 0.114ns (47.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.628    CDCE0/clk_in1
    SLICE_X93Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y194        FDRE (Prop_fdre_C_Q)         0.100     1.728 f  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.114     1.842    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X94Y194        LUT6 (Prop_lut6_I3_O)        0.028     1.870 r  CDCE0/FSM_onehot_cfg_state_machine[7]_i_1/O
                         net (fo=1, routed)           0.000     1.870    CDCE0/FSM_onehot_cfg_state_machine[7]_i_1_n_0
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.770     2.070    CDCE0/clk_in1
    SLICE_X94Y194        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/C
                         clock pessimism             -0.427     1.642    
    SLICE_X94Y194        FDRE (Hold_fdre_C_D)         0.087     1.729    CDCE0/FSM_onehot_cfg_state_machine_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.287%)  route 0.107ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.627    CDCE0/clk_in1
    SLICE_X95Y192        FDRE                                         r  CDCE0/phy_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y192        FDRE (Prop_fdre_C_Q)         0.100     1.727 r  CDCE0/phy_data_reg[18]/Q
                         net (fo=1, routed)           0.107     1.834    CDCE0/SPI_MASTER_CLKGEN/D[15]
    SLICE_X96Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.769     2.069    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X96Y192        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/C
                         clock pessimism             -0.410     1.658    
    SLICE_X96Y192        FDRE (Hold_fdre_C_D)         0.033     1.691    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.304%)  route 0.117ns (47.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.627    CDCE0/clk_in1
    SLICE_X93Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y191        FDRE (Prop_fdre_C_Q)         0.100     1.727 f  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/Q
                         net (fo=7, routed)           0.117     1.844    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[14]
    SLICE_X92Y191        LUT5 (Prop_lut5_I3_O)        0.028     1.872 r  CDCE0/FSM_onehot_cfg_state_machine[16]_i_1/O
                         net (fo=1, routed)           0.000     1.872    CDCE0/FSM_onehot_cfg_state_machine[16]_i_1_n_0
    SLICE_X92Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.769     2.069    CDCE0/clk_in1
    SLICE_X92Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[16]/C
                         clock pessimism             -0.430     1.638    
    SLICE_X92Y191        FDRE (Hold_fdre_C_D)         0.087     1.725    CDCE0/FSM_onehot_cfg_state_machine_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.880%)  route 0.119ns (48.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.627    CDCE0/clk_in1
    SLICE_X93Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y191        FDRE (Prop_fdre_C_Q)         0.100     1.727 f  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/Q
                         net (fo=7, routed)           0.119     1.846    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[14]
    SLICE_X92Y191        LUT6 (Prop_lut6_I4_O)        0.028     1.874 r  CDCE0/FSM_onehot_cfg_state_machine[17]_i_1/O
                         net (fo=1, routed)           0.000     1.874    CDCE0/FSM_onehot_cfg_state_machine[17]_i_1_n_0
    SLICE_X92Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.769     2.069    CDCE0/clk_in1
    SLICE_X92Y191        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[17]/C
                         clock pessimism             -0.430     1.638    
    SLICE_X92Y191        FDRE (Hold_fdre_C_D)         0.087     1.725    CDCE0/FSM_onehot_cfg_state_machine_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X100Y183   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X96Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X97Y191    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[23]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X97Y191    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X97Y191    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X96Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X96Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X97Y191    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X97Y191    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X97Y191    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X96Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y192    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[3]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X99Y183    CDCE0/CK_CONFIG_DONE_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X92Y189    CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X93Y193    CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X93Y193    CDCE0/FSM_onehot_cfg_state_machine_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X94Y193    CDCE0/FSM_onehot_cfg_state_machine_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X94Y193    CDCE0/FSM_onehot_cfg_state_machine_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X93Y191    CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X93Y191    CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.863ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.438ns (9.248%)  route 4.298ns (90.752%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.553    11.712    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/C
                         clock pessimism              0.614    46.953    
                         clock uncertainty           -0.074    46.878    
    SLICE_X89Y144        FDRE (Setup_fdre_C_R)       -0.304    46.574    adcs/aaprog.delay_end_reg[29]
  -------------------------------------------------------------------
                         required time                         46.574    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                 34.863    

Slack (MET) :             34.863ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.438ns (9.248%)  route 4.298ns (90.752%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.553    11.712    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/C
                         clock pessimism              0.614    46.953    
                         clock uncertainty           -0.074    46.878    
    SLICE_X89Y144        FDRE (Setup_fdre_C_R)       -0.304    46.574    adcs/aaprog.delay_end_reg[30]
  -------------------------------------------------------------------
                         required time                         46.574    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                 34.863    

Slack (MET) :             34.863ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.438ns (9.248%)  route 4.298ns (90.752%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.553    11.712    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[31]/C
                         clock pessimism              0.614    46.953    
                         clock uncertainty           -0.074    46.878    
    SLICE_X89Y144        FDRE (Setup_fdre_C_R)       -0.304    46.574    adcs/aaprog.delay_end_reg[31]
  -------------------------------------------------------------------
                         required time                         46.574    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                 34.863    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.438ns (9.418%)  route 4.213ns (90.582%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.468    11.626    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[25]/C
                         clock pessimism              0.614    46.952    
                         clock uncertainty           -0.074    46.877    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    46.573    adcs/aaprog.delay_end_reg[25]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.438ns (9.418%)  route 4.213ns (90.582%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.468    11.626    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[26]/C
                         clock pessimism              0.614    46.952    
                         clock uncertainty           -0.074    46.877    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    46.573    adcs/aaprog.delay_end_reg[26]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.438ns (9.418%)  route 4.213ns (90.582%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.468    11.626    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[27]/C
                         clock pessimism              0.614    46.952    
                         clock uncertainty           -0.074    46.877    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    46.573    adcs/aaprog.delay_end_reg[27]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.438ns (9.418%)  route 4.213ns (90.582%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.468    11.626    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y143        FDRE                                         r  adcs/aaprog.delay_end_reg[28]/C
                         clock pessimism              0.614    46.952    
                         clock uncertainty           -0.074    46.877    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    46.573    adcs/aaprog.delay_end_reg[28]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             35.037ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.438ns (9.603%)  route 4.123ns (90.397%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.378    11.537    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[21]/C
                         clock pessimism              0.614    46.952    
                         clock uncertainty           -0.074    46.877    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.304    46.573    adcs/aaprog.delay_end_reg[21]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 35.037    

Slack (MET) :             35.037ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.438ns (9.603%)  route 4.123ns (90.397%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.378    11.537    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[22]/C
                         clock pessimism              0.614    46.952    
                         clock uncertainty           -0.074    46.877    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.304    46.573    adcs/aaprog.delay_end_reg[22]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 35.037    

Slack (MET) :             35.037ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.438ns (9.603%)  route 4.123ns (90.397%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.223     7.199 r  adcs/aaprog.delay_end_reg[18]/Q
                         net (fo=3, routed)           0.464     7.663    adcs/aaprog.delay_end_reg_n_0_[18]
    SLICE_X88Y142        LUT4 (Prop_lut4_I3_O)        0.043     7.706 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_12/O
                         net (fo=1, routed)           0.357     8.063    adcs/aaprog.SMADC_CS_CTRL[0]_i_12_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I4_O)        0.043     8.106 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_7/O
                         net (fo=1, routed)           0.689     8.794    adcs/aaprog.SMADC_CS_CTRL[0]_i_7_n_0
    SLICE_X88Y139        LUT4 (Prop_lut4_I3_O)        0.043     8.837 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.668     9.505    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X99Y138        LUT6 (Prop_lut6_I5_O)        0.043     9.548 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.567    10.116    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X94Y138        LUT6 (Prop_lut6_I1_O)        0.043    10.159 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.378    11.537    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[23]/C
                         clock pessimism              0.614    46.952    
                         clock uncertainty           -0.074    46.877    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.304    46.573    adcs/aaprog.delay_end_reg[23]
  -------------------------------------------------------------------
                         required time                         46.573    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 35.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.060%)  route 0.123ns (48.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.610     2.903    adcs/dcm_ref_n_2
    SLICE_X109Y138       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y138       FDRE (Prop_fdre_C_Q)         0.100     3.003 r  adcs/aaprog.reset_sm_d_reg[2]/Q
                         net (fo=1, routed)           0.123     3.126    adcs/reset_sm_d[2]
    SLICE_X108Y139       LUT6 (Prop_lut6_I2_O)        0.028     3.154 r  adcs/aaprog.reset_sm[2]_i_1/O
                         net (fo=1, routed)           0.000     3.154    adcs/aaprog.reset_sm[2]_i_1_n_0
    SLICE_X108Y139       FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.810     3.618    adcs/dcm_ref_n_2
    SLICE_X108Y139       FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/C
                         clock pessimism             -0.700     2.917    
    SLICE_X108Y139       FDCE (Hold_fdce_C_D)         0.087     3.004    adcs/aaprog.reset_sm_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 adcs/aaprog.sinitialized1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.ssinitialized1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.569     2.862    adcs/dcm_ref_n_2
    SLICE_X98Y126        FDRE                                         r  adcs/aaprog.sinitialized1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y126        FDRE (Prop_fdre_C_Q)         0.118     2.980 r  adcs/aaprog.sinitialized1_reg/Q
                         net (fo=1, routed)           0.096     3.076    adcs/sinitialized1
    SLICE_X99Y127        FDRE                                         r  adcs/aaprog.ssinitialized1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.768     3.576    adcs/dcm_ref_n_2
    SLICE_X99Y127        FDRE                                         r  adcs/aaprog.ssinitialized1_reg/C
                         clock pessimism             -0.700     2.875    
    SLICE_X99Y127        FDRE (Hold_fdre_C_D)         0.040     2.915    adcs/aaprog.ssinitialized1_reg
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 adcs/aaprog.sbitlock1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.ssbitlock1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.612     2.905    adcs/dcm_ref_n_2
    SLICE_X108Y143       FDRE                                         r  adcs/aaprog.sbitlock1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.118     3.023 r  adcs/aaprog.sbitlock1_reg/Q
                         net (fo=1, routed)           0.101     3.125    adcs/sbitlock1
    SLICE_X109Y141       FDRE                                         r  adcs/aaprog.ssbitlock1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.811     3.619    adcs/dcm_ref_n_2
    SLICE_X109Y141       FDRE                                         r  adcs/aaprog.ssbitlock1_reg/C
                         clock pessimism             -0.700     2.918    
    SLICE_X109Y141       FDRE (Hold_fdre_C_D)         0.040     2.958    adcs/aaprog.ssbitlock1_reg
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 adcs/aaprog.adc_programmed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.adc_programmed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.504%)  route 0.111ns (46.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.579     2.872    adcs/dcm_ref_n_2
    SLICE_X99Y139        FDRE                                         r  adcs/aaprog.adc_programmed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y139        FDRE (Prop_fdre_C_Q)         0.100     2.972 r  adcs/aaprog.adc_programmed_reg/Q
                         net (fo=6, routed)           0.111     3.083    adcs/adc_programmed
    SLICE_X99Y139        LUT6 (Prop_lut6_I5_O)        0.028     3.111 r  adcs/aaprog.adc_programmed_i_1/O
                         net (fo=1, routed)           0.000     3.111    adcs/aaprog.adc_programmed_i_1_n_0
    SLICE_X99Y139        FDRE                                         r  adcs/aaprog.adc_programmed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X99Y139        FDRE                                         r  adcs/aaprog.adc_programmed_reg/C
                         clock pessimism             -0.714     2.872    
    SLICE_X99Y139        FDRE (Hold_fdre_C_D)         0.060     2.932    adcs/aaprog.adc_programmed_reg
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.567%)  route 0.072ns (27.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.579     2.872    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.100     2.972 r  adcs/aaprog.delay_end_reg[17]/Q
                         net (fo=3, routed)           0.072     3.044    adcs/aaprog.delay_end_reg_n_0_[17]
    SLICE_X89Y141        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.134 r  adcs/aaprog.delay_end_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.134    adcs/aaprog.delay_end_reg[20]_i_1_n_6
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.778     3.586    adcs/dcm_ref_n_2
    SLICE_X89Y141        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
                         clock pessimism             -0.713     2.872    
    SLICE_X89Y141        FDRE (Hold_fdre_C_D)         0.071     2.943    adcs/aaprog.delay_end_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.SMdelay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.567%)  route 0.072ns (27.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.611     2.904    adcs/dcm_ref_n_2
    SLICE_X107Y141       FDSE                                         r  adcs/aaprog.SMdelay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y141       FDSE (Prop_fdse_C_Q)         0.100     3.004 r  adcs/aaprog.SMdelay_reg[5]/Q
                         net (fo=3, routed)           0.072     3.076    adcs/SMdelay[5]
    SLICE_X107Y141       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.166 r  adcs/aaprog.SMdelay_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.166    adcs/data0[6]
    SLICE_X107Y141       FDSE                                         r  adcs/aaprog.SMdelay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.811     3.619    adcs/dcm_ref_n_2
    SLICE_X107Y141       FDSE                                         r  adcs/aaprog.SMdelay_reg[6]/C
                         clock pessimism             -0.714     2.904    
    SLICE_X107Y141       FDSE (Hold_fdse_C_D)         0.071     2.975    adcs/aaprog.SMdelay_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.516%)  route 0.072ns (27.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.579     2.872    adcs/dcm_ref_n_2
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.100     2.972 r  adcs/aaprog.delay_end_reg[21]/Q
                         net (fo=3, routed)           0.072     3.044    adcs/aaprog.delay_end_reg_n_0_[21]
    SLICE_X89Y142        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.134 r  adcs/aaprog.delay_end_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.134    adcs/aaprog.delay_end_reg[24]_i_1_n_6
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.778     3.586    adcs/dcm_ref_n_2
    SLICE_X89Y142        FDRE                                         r  adcs/aaprog.delay_end_reg[22]/C
                         clock pessimism             -0.713     2.872    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.071     2.943    adcs/aaprog.delay_end_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.516%)  route 0.072ns (27.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.100     2.973 r  adcs/aaprog.delay_end_reg[29]/Q
                         net (fo=3, routed)           0.072     3.045    adcs/aaprog.delay_end_reg_n_0_[29]
    SLICE_X89Y144        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.135 r  adcs/aaprog.delay_end_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.135    adcs/aaprog.delay_end_reg[31]_i_2_n_6
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X89Y144        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/C
                         clock pessimism             -0.713     2.873    
    SLICE_X89Y144        FDRE (Hold_fdre_C_D)         0.071     2.944    adcs/aaprog.delay_end_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.693%)  route 0.072ns (25.307%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X92Y140        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y140        FDRE (Prop_fdre_C_Q)         0.118     2.991 r  adcs/aaprog.WATCH_DOG_reg[9]/Q
                         net (fo=3, routed)           0.072     3.063    adcs/aaprog.WATCH_DOG_reg_n_0_[9]
    SLICE_X92Y140        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.157 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.157    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_6
    SLICE_X92Y140        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X92Y140        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[10]/C
                         clock pessimism             -0.714     2.873    
    SLICE_X92Y140        FDRE (Hold_fdre_C_D)         0.092     2.965    adcs/aaprog.WATCH_DOG_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_rs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.609     2.902    adcs/dcm_ref_n_2
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y141       FDRE (Prop_fdre_C_Q)         0.118     3.020 r  adcs/aaprog.delay_rs_reg[13]/Q
                         net (fo=3, routed)           0.072     3.092    adcs/delay_rs[13]
    SLICE_X104Y141       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.186 r  adcs/aaprog.delay_rs_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.186    adcs/aaprog.delay_rs_reg[15]_i_3_n_6
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.809     3.617    adcs/dcm_ref_n_2
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/C
                         clock pessimism             -0.714     2.902    
    SLICE_X104Y141       FDRE (Hold_fdre_C_D)         0.092     2.994    adcs/aaprog.delay_rs_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y4    adcs/dcm_ref/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X101Y137   adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X101Y137   adcs/aaprog.SMADCwordwrite_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X101Y138   adcs/aaprog.SMADCwordwrite_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X101Y137   adcs/aaprog.SMADCwordwrite_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X101Y138   adcs/aaprog.SMADCwordwrite_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X100Y137   adcs/aaprog.SMADCwordwrite_reg[3]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X107Y140   adcs/aaprog.SMdelay_reg[0]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X108Y142   adcs/aaprog.SMdelay_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y137   adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y137   adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y137   adcs/aaprog.SMADCwordwrite_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y137   adcs/aaprog.SMADCwordwrite_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y138   adcs/aaprog.SMADCwordwrite_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y137   adcs/aaprog.SMADCwordwrite_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y137   adcs/aaprog.SMADCwordwrite_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X101Y138   adcs/aaprog.SMADCwordwrite_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y137   adcs/aaprog.SMADCwordwrite_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X100Y137   adcs/aaprog.SMADCwordwrite_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X107Y138   adcs/aaprog.SMADC_1_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X107Y138   adcs/aaprog.SMADC_1_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X100Y138   adcs/aaprog.SMADC_1_MOSI_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X101Y137   adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X101Y135   adcs/aaprog.SMADC_CS_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X105Y139   adcs/aaprog.SMADC_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X105Y139   adcs/aaprog.SMADC_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X100Y140   adcs/aaprog.SMADC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X105Y139   adcs/aaprog.SMADC_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X106Y140   adcs/aaprog.SMADCnew_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        4.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/use_alter_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.459ns (9.165%)  route 4.549ns (90.835%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.668     4.683    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X109Y28        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/use_alter_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.204     4.887 f  USBInterface/Inst_ft600_fifo245_core/use_alter_data_reg[0]/Q
                         net (fo=34, routed)          0.867     5.754    USBInterface/Inst_ft600_fifo245_core/use_alter_data[0]
    SLICE_X103Y24        LUT3 (Prop_lut3_I1_O)        0.126     5.880 r  USBInterface/Inst_ft600_fifo245_core/req_read_data_inferred_i_1/O
                         net (fo=5, routed)           1.669     7.550    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X61Y23         LUT6 (Prop_lut6_I4_O)        0.043     7.593 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.358     7.951    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.043     7.994 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.456     8.450    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.043     8.493 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           1.198     9.691    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/dest_out_bin_ff_reg[4]
    SLICE_X93Y18         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.483    14.258    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X93Y18         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.330    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X93Y18         FDPE (Setup_fdpe_C_D)       -0.019    14.534    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[153]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.153ns (23.299%)  route 3.796ns (76.701%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          1.287     8.767    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y8         LUT6 (Prop_lut6_I0_O)        0.043     8.810 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[159]_i_1/O
                         net (fo=16, routed)          0.774     9.584    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_3
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[153]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[153]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X108Y12        FDRE (Setup_fdre_C_CE)      -0.178    14.434    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[153]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[154]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.153ns (23.299%)  route 3.796ns (76.701%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          1.287     8.767    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y8         LUT6 (Prop_lut6_I0_O)        0.043     8.810 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[159]_i_1/O
                         net (fo=16, routed)          0.774     9.584    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_3
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[154]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[154]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X108Y12        FDRE (Setup_fdre_C_CE)      -0.178    14.434    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[154]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[158]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.153ns (23.299%)  route 3.796ns (76.701%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          1.287     8.767    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y8         LUT6 (Prop_lut6_I0_O)        0.043     8.810 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[159]_i_1/O
                         net (fo=16, routed)          0.774     9.584    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_3
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[158]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[158]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X108Y12        FDRE (Setup_fdre_C_CE)      -0.178    14.434    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[158]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[159]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.153ns (23.299%)  route 3.796ns (76.701%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          1.287     8.767    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y8         LUT6 (Prop_lut6_I0_O)        0.043     8.810 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[159]_i_1/O
                         net (fo=16, routed)          0.774     9.584    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_3
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[159]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X108Y12        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[159]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X108Y12        FDRE (Setup_fdre_C_CE)      -0.178    14.434    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[159]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.153ns (23.944%)  route 3.662ns (76.056%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.843     8.323    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X100Y11        LUT6 (Prop_lut6_I0_O)        0.043     8.366 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.085     9.451    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.492    14.267    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]/C
                         clock pessimism              0.351    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X99Y6          FDRE (Setup_fdre_C_CE)      -0.201    14.382    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.153ns (23.944%)  route 3.662ns (76.056%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.843     8.323    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X100Y11        LUT6 (Prop_lut6_I0_O)        0.043     8.366 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.085     9.451    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.492    14.267    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[104]/C
                         clock pessimism              0.351    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X99Y6          FDRE (Setup_fdre_C_CE)      -0.201    14.382    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[104]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.153ns (23.944%)  route 3.662ns (76.056%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.843     8.323    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X100Y11        LUT6 (Prop_lut6_I0_O)        0.043     8.366 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.085     9.451    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.492    14.267    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[106]/C
                         clock pessimism              0.351    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X99Y6          FDRE (Setup_fdre_C_CE)      -0.201    14.382    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[106]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.153ns (23.944%)  route 3.662ns (76.056%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.843     8.323    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X100Y11        LUT6 (Prop_lut6_I0_O)        0.043     8.366 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.085     9.451    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.492    14.267    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]/C
                         clock pessimism              0.351    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X99Y6          FDRE (Setup_fdre_C_CE)      -0.201    14.382    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.153ns (23.944%)  route 3.662ns (76.056%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y16         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y16         FDRE (Prop_fdre_C_Q)         0.259     4.894 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.738     5.632    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X95Y15         LUT1 (Prop_lut1_I0_O)        0.043     5.675 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.675    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X95Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.942 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.942    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.995 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.995    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.048 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.048    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X95Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.101 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.101    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.154 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.154    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.207 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.207    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.318 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[2]
                         net (fo=1, routed)           0.530     6.848    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[29]
    SLICE_X94Y21         LUT4 (Prop_lut4_I2_O)        0.122     6.970 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9/O
                         net (fo=1, routed)           0.466     7.437    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_9_n_0
    SLICE_X94Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.480 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.843     8.323    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X100Y11        LUT6 (Prop_lut6_I0_O)        0.043     8.366 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.085     9.451    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.492    14.267    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X99Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]/C
                         clock pessimism              0.351    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X99Y6          FDRE (Setup_fdre_C_CE)      -0.201    14.382    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  4.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.642     1.888    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.100     1.988 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.043    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.879     2.364    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.476     1.888    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.049     1.937    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.707     1.953    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X105Y18        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y18        FDRE (Prop_fdre_C_Q)         0.100     2.053 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.108    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X105Y18        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X105Y18        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.477     1.953    
    SLICE_X105Y18        FDRE (Hold_fdre_C_D)         0.047     2.000    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.100     2.023 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.078    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.915     2.400    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.477     1.923    
    SLICE_X99Y19         FDPE (Hold_fdpe_C_D)         0.047     1.970    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.642     1.888    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.100     1.988 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.043    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.879     2.364    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.476     1.888    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.047     1.935    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.642     1.888    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.100     1.988 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.043    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.879     2.364    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.476     1.888    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.047     1.935    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.644     1.890    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y9          FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.100     1.990 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.045    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X57Y9          FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.883     2.368    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y9          FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.478     1.890    
    SLICE_X57Y9          FDRE (Hold_fdre_C_D)         0.047     1.937    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y35        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35        FDRE (Prop_fdre_C_Q)         0.100     2.027 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.082    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X101Y35        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.920     2.405    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y35        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.478     1.927    
    SLICE_X101Y35        FDRE (Hold_fdre_C_D)         0.047     1.974    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.030%)  route 0.054ns (34.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.683     1.929    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X96Y10         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y10         FDRE (Prop_fdre_C_Q)         0.100     2.029 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[68]/Q
                         net (fo=1, routed)           0.054     2.083    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg_n_0_[68]
    SLICE_X97Y10         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.923     2.408    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X97Y10         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK3_reg[4]/C
                         clock pessimism             -0.468     1.940    
    SLICE_X97Y10         FDRE (Hold_fdre_C_D)         0.033     1.973    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.683     1.929    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X100Y38        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y38        FDRE (Prop_fdre_C_Q)         0.100     2.029 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.057     2.086    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X100Y38        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.923     2.408    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X100Y38        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.479     1.929    
    SLICE_X100Y38        FDRE (Hold_fdre_C_D)         0.047     1.976    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.642     1.888    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.100     1.988 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.043    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.879     2.364    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.476     1.888    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.044     1.932    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ftdi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y10   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y18   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X100Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X101Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X101Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X99Y37   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X60Y22   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X60Y22   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X60Y22   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X61Y23   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X61Y23   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X61Y22   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X61Y22   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y15  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_CMD_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y14  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK5_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y14  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK8_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X100Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X101Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X101Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X100Y38  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X100Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X101Y35  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack       15.231ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.662ns  (logic 0.204ns (30.797%)  route 0.458ns (69.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X106Y125       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.458     0.662    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X107Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X107Y123       FDRE (Setup_fdre_C_D)       -0.088    15.893    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.279ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.256%)  route 0.409ns (66.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.409     0.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X107Y120       FDRE (Setup_fdre_C_D)       -0.089    15.892    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 15.279    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.595ns  (logic 0.204ns (34.267%)  route 0.391ns (65.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.391     0.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X106Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y122       FDRE (Setup_fdre_C_D)       -0.091    15.890    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.317ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.581%)  route 0.369ns (64.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.369     0.573    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X106Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y122       FDRE (Setup_fdre_C_D)       -0.091    15.890    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 15.317    

Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.612ns  (logic 0.223ns (36.413%)  route 0.389ns (63.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.389     0.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X107Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X107Y120       FDRE (Setup_fdre_C_D)       -0.019    15.962    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.962    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.387ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.585ns  (logic 0.223ns (38.140%)  route 0.362ns (61.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.362     0.585    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y122       FDRE (Setup_fdre_C_D)       -0.009    15.972    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.972    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 15.387    

Slack (MET) :             15.394ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.494ns  (logic 0.204ns (41.275%)  route 0.290ns (58.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.290     0.494    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X107Y120       FDRE (Setup_fdre_C_D)       -0.093    15.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 15.394    

Slack (MET) :             15.422ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.582ns  (logic 0.223ns (38.316%)  route 0.359ns (61.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.582    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y121       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X108Y121       FDRE (Setup_fdre_C_D)        0.023    16.004    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 15.422    

Slack (MET) :             15.476ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.992%)  route 0.273ns (55.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.273     0.496    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X106Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y122       FDRE (Setup_fdre_C_D)       -0.009    15.972    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.972    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 15.476    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.236ns  (logic 0.309ns (4.270%)  route 6.927ns (95.730%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 46.389 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.608    41.180    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.202    46.389    adcs/dcm_ref_n_2
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
                         clock pessimism              0.232    46.622    
                         clock uncertainty           -0.154    46.468    
    SLICE_X104Y141       FDRE (Setup_fdre_C_R)       -0.281    46.187    adcs/aaprog.delay_rs_reg[13]
  -------------------------------------------------------------------
                         required time                         46.187    
                         arrival time                         -41.180    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.236ns  (logic 0.309ns (4.270%)  route 6.927ns (95.730%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 46.389 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.608    41.180    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.202    46.389    adcs/dcm_ref_n_2
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/C
                         clock pessimism              0.232    46.622    
                         clock uncertainty           -0.154    46.468    
    SLICE_X104Y141       FDRE (Setup_fdre_C_R)       -0.281    46.187    adcs/aaprog.delay_rs_reg[14]
  -------------------------------------------------------------------
                         required time                         46.187    
                         arrival time                         -41.180    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.236ns  (logic 0.309ns (4.270%)  route 6.927ns (95.730%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 46.389 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.608    41.180    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.202    46.389    adcs/dcm_ref_n_2
    SLICE_X104Y141       FDRE                                         r  adcs/aaprog.delay_rs_reg[15]/C
                         clock pessimism              0.232    46.622    
                         clock uncertainty           -0.154    46.468    
    SLICE_X104Y141       FDRE (Setup_fdre_C_R)       -0.281    46.187    adcs/aaprog.delay_rs_reg[15]
  -------------------------------------------------------------------
                         required time                         46.187    
                         arrival time                         -41.180    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.066ns  (logic 0.309ns (4.373%)  route 6.757ns (95.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 46.388 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.438    41.010    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y139       FDSE                                         r  adcs/aaprog.delay_rs_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.201    46.388    adcs/dcm_ref_n_2
    SLICE_X104Y139       FDSE                                         r  adcs/aaprog.delay_rs_reg[0]/C
                         clock pessimism              0.232    46.621    
                         clock uncertainty           -0.154    46.467    
    SLICE_X104Y139       FDSE (Setup_fdse_C_S)       -0.281    46.186    adcs/aaprog.delay_rs_reg[0]
  -------------------------------------------------------------------
                         required time                         46.186    
                         arrival time                         -41.010    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.066ns  (logic 0.309ns (4.373%)  route 6.757ns (95.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 46.388 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.438    41.010    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y139       FDRE                                         r  adcs/aaprog.delay_rs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.201    46.388    adcs/dcm_ref_n_2
    SLICE_X104Y139       FDRE                                         r  adcs/aaprog.delay_rs_reg[6]/C
                         clock pessimism              0.232    46.621    
                         clock uncertainty           -0.154    46.467    
    SLICE_X104Y139       FDRE (Setup_fdre_C_R)       -0.281    46.186    adcs/aaprog.delay_rs_reg[6]
  -------------------------------------------------------------------
                         required time                         46.186    
                         arrival time                         -41.010    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.066ns  (logic 0.309ns (4.373%)  route 6.757ns (95.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 46.388 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.438    41.010    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y139       FDRE                                         r  adcs/aaprog.delay_rs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.201    46.388    adcs/dcm_ref_n_2
    SLICE_X104Y139       FDRE                                         r  adcs/aaprog.delay_rs_reg[7]/C
                         clock pessimism              0.232    46.621    
                         clock uncertainty           -0.154    46.467    
    SLICE_X104Y139       FDRE (Setup_fdre_C_R)       -0.281    46.186    adcs/aaprog.delay_rs_reg[7]
  -------------------------------------------------------------------
                         required time                         46.186    
                         arrival time                         -41.010    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.066ns  (logic 0.309ns (4.373%)  route 6.757ns (95.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 46.388 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.438    41.010    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y139       FDRE                                         r  adcs/aaprog.delay_rs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.201    46.388    adcs/dcm_ref_n_2
    SLICE_X104Y139       FDRE                                         r  adcs/aaprog.delay_rs_reg[8]/C
                         clock pessimism              0.232    46.621    
                         clock uncertainty           -0.154    46.467    
    SLICE_X104Y139       FDRE (Setup_fdre_C_R)       -0.281    46.186    adcs/aaprog.delay_rs_reg[8]
  -------------------------------------------------------------------
                         required time                         46.186    
                         arrival time                         -41.010    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.058ns  (logic 0.309ns (4.378%)  route 6.749ns (95.622%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 46.389 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.430    41.002    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y140       FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.202    46.389    adcs/dcm_ref_n_2
    SLICE_X104Y140       FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/C
                         clock pessimism              0.232    46.622    
                         clock uncertainty           -0.154    46.468    
    SLICE_X104Y140       FDRE (Setup_fdre_C_R)       -0.281    46.187    adcs/aaprog.delay_rs_reg[10]
  -------------------------------------------------------------------
                         required time                         46.187    
                         arrival time                         -41.002    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.058ns  (logic 0.309ns (4.378%)  route 6.749ns (95.622%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 46.389 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.430    41.002    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y140       FDRE                                         r  adcs/aaprog.delay_rs_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.202    46.389    adcs/dcm_ref_n_2
    SLICE_X104Y140       FDRE                                         r  adcs/aaprog.delay_rs_reg[11]/C
                         clock pessimism              0.232    46.622    
                         clock uncertainty           -0.154    46.468    
    SLICE_X104Y140       FDRE (Setup_fdre_C_R)       -0.281    46.187    adcs/aaprog.delay_rs_reg[11]
  -------------------------------------------------------------------
                         required time                         46.187    
                         arrival time                         -41.002    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.058ns  (logic 0.309ns (4.378%)  route 6.749ns (95.622%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 46.389 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.489    38.656    adcs/CK_CONFIG_DONE
    SLICE_X106Y139       LUT6 (Prop_lut6_I0_O)        0.043    38.699 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          0.830    39.529    adcs/delay_rs0
    SLICE_X107Y138       LUT2 (Prop_lut2_I0_O)        0.043    39.572 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.430    41.002    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X104Y140       FDRE                                         r  adcs/aaprog.delay_rs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.202    46.389    adcs/dcm_ref_n_2
    SLICE_X104Y140       FDRE                                         r  adcs/aaprog.delay_rs_reg[12]/C
                         clock pessimism              0.232    46.622    
                         clock uncertainty           -0.154    46.468    
    SLICE_X104Y140       FDRE (Setup_fdre_C_R)       -0.281    46.187    adcs/aaprog.delay_rs_reg[12]
  -------------------------------------------------------------------
                         required time                         46.187    
                         arrival time                         -41.002    
  -------------------------------------------------------------------
                         slack                                  5.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_CS_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.214ns (6.182%)  route 3.248ns (93.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.973ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.694     6.446    adcs/CK_CONFIG_DONE
    SLICE_X101Y136       LUT5 (Prop_lut5_I0_O)        0.036     6.482 r  adcs/aaprog.SMADC_CS[0]_i_1/O
                         net (fo=1, routed)           0.554     7.036    adcs/SMADC_CS0
    SLICE_X101Y135       FDRE                                         r  adcs/aaprog.SMADC_CS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.278     6.973    adcs/dcm_ref_n_2
    SLICE_X101Y135       FDRE                                         r  adcs/aaprog.SMADC_CS_reg[0]/C
                         clock pessimism             -0.232     6.740    
                         clock uncertainty            0.154     6.894    
    SLICE_X101Y135       FDRE (Hold_fdre_C_CE)        0.028     6.922    adcs/aaprog.SMADC_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.922    
                         arrival time                           7.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.214ns (6.117%)  route 3.285ns (93.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.550     7.073    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[1]/C
                         clock pessimism             -0.232     6.742    
                         clock uncertainty            0.154     6.896    
    SLICE_X92Y138        FDRE (Hold_fdre_C_CE)        0.040     6.936    adcs/aaprog.WATCH_DOG_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.936    
                         arrival time                           7.073    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.214ns (6.117%)  route 3.285ns (93.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.550     7.073    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[2]/C
                         clock pessimism             -0.232     6.742    
                         clock uncertainty            0.154     6.896    
    SLICE_X92Y138        FDRE (Hold_fdre_C_CE)        0.040     6.936    adcs/aaprog.WATCH_DOG_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.936    
                         arrival time                           7.073    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.214ns (6.117%)  route 3.285ns (93.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.550     7.073    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[3]/C
                         clock pessimism             -0.232     6.742    
                         clock uncertainty            0.154     6.896    
    SLICE_X92Y138        FDRE (Hold_fdre_C_CE)        0.040     6.936    adcs/aaprog.WATCH_DOG_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.936    
                         arrival time                           7.073    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.214ns (6.117%)  route 3.285ns (93.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.550     7.073    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X92Y138        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[4]/C
                         clock pessimism             -0.232     6.742    
                         clock uncertainty            0.154     6.896    
    SLICE_X92Y138        FDRE (Hold_fdre_C_CE)        0.040     6.936    adcs/aaprog.WATCH_DOG_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.936    
                         arrival time                           7.073    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.214ns (6.105%)  route 3.292ns (93.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.557     7.080    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y140        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.282     6.977    adcs/dcm_ref_n_2
    SLICE_X92Y140        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[10]/C
                         clock pessimism             -0.232     6.744    
                         clock uncertainty            0.154     6.898    
    SLICE_X92Y140        FDRE (Hold_fdre_C_CE)        0.040     6.938    adcs/aaprog.WATCH_DOG_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.938    
                         arrival time                           7.080    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.214ns (6.105%)  route 3.292ns (93.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.557     7.080    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y140        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.282     6.977    adcs/dcm_ref_n_2
    SLICE_X92Y140        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[11]/C
                         clock pessimism             -0.232     6.744    
                         clock uncertainty            0.154     6.898    
    SLICE_X92Y140        FDSE (Hold_fdse_C_CE)        0.040     6.938    adcs/aaprog.WATCH_DOG_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.938    
                         arrival time                           7.080    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.214ns (6.105%)  route 3.292ns (93.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.557     7.080    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y140        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.282     6.977    adcs/dcm_ref_n_2
    SLICE_X92Y140        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
                         clock pessimism             -0.232     6.744    
                         clock uncertainty            0.154     6.898    
    SLICE_X92Y140        FDSE (Hold_fdse_C_CE)        0.040     6.938    adcs/aaprog.WATCH_DOG_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.938    
                         arrival time                           7.080    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.214ns (6.105%)  route 3.292ns (93.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.735     6.487    adcs/CK_CONFIG_DONE
    SLICE_X94Y140        LUT6 (Prop_lut6_I0_O)        0.036     6.523 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.557     7.080    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y140        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.282     6.977    adcs/dcm_ref_n_2
    SLICE_X92Y140        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[9]/C
                         clock pessimism             -0.232     6.744    
                         clock uncertainty            0.154     6.898    
    SLICE_X92Y140        FDRE (Hold_fdre_C_CE)        0.040     6.938    adcs/aaprog.WATCH_DOG_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.938    
                         arrival time                           7.080    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_end_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.214ns (6.053%)  route 3.322ns (93.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.976ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.127     3.574    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.178     3.752 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.525     6.277    adcs/CK_CONFIG_DONE
    SLICE_X94Y138        LUT5 (Prop_lut5_I0_O)        0.036     6.313 r  adcs/aaprog.delay_end[16]_i_1/O
                         net (fo=7, routed)           0.797     7.110    adcs/aaprog.delay_end[16]_i_1_n_0
    SLICE_X90Y139        FDRE                                         r  adcs/aaprog.delay_end_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X90Y139        FDRE                                         r  adcs/aaprog.delay_end_reg[10]/C
                         clock pessimism             -0.232     6.743    
                         clock uncertainty            0.154     6.897    
    SLICE_X90Y139        FDRE (Hold_fdre_C_R)         0.059     6.956    adcs/aaprog.delay_end_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.956    
                         arrival time                           7.110    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        5.520ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.640ns  (logic 0.204ns (31.892%)  route 0.436ns (68.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y39                                     0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X100Y39        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.436     0.640    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X101Y35        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X101Y35        FDRE (Setup_fdre_C_D)       -0.090     6.160    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.702ns  (logic 0.259ns (36.906%)  route 0.443ns (63.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.443     0.702    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.603ns  (logic 0.236ns (39.148%)  route 0.367ns (60.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9                                       0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.367     0.603    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X57Y9          FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X57Y9          FDRE (Setup_fdre_C_D)       -0.090     6.160    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.682ns  (logic 0.223ns (32.687%)  route 0.459ns (67.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.459     0.682    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.590ns  (logic 0.204ns (34.582%)  route 0.386ns (65.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.386     0.590    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)       -0.092     6.158    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.627ns  (logic 0.223ns (35.585%)  route 0.404ns (64.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y39                                     0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X100Y39        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.404     0.627    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X100Y35        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X100Y35        FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.624ns  (logic 0.259ns (41.502%)  route 0.365ns (58.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X98Y39         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.365     0.624    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X100Y38        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X100Y38        FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.536ns  (logic 0.236ns (44.023%)  route 0.300ns (55.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y39                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X98Y39         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.300     0.536    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X100Y38        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X100Y38        FDRE (Setup_fdre_C_D)       -0.091     6.159    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.159    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.517ns  (logic 0.236ns (45.649%)  route 0.281ns (54.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.281     0.517    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X51Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)       -0.090     6.160    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.568ns  (logic 0.223ns (39.282%)  route 0.345ns (60.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y39                                     0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X100Y39        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.345     0.568    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X100Y38        FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X100Y38        FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  5.673    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       14.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.783ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.204ns (23.464%)  route 0.665ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.665     4.097    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X108Y124       FDCE (Recov_fdce_C_CLR)     -0.237    18.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 14.783    

Slack (MET) :             14.810ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDCE (Recov_fdce_C_CLR)     -0.295    18.822    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.810    

Slack (MET) :             14.810ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDCE (Recov_fdce_C_CLR)     -0.295    18.822    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.810    

Slack (MET) :             14.810ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDCE (Recov_fdce_C_CLR)     -0.295    18.822    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.810    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDPE (Recov_fdpe_C_PRE)     -0.261    18.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDPE (Recov_fdpe_C_PRE)     -0.261    18.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDPE (Recov_fdpe_C_PRE)     -0.261    18.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDPE (Recov_fdpe_C_PRE)     -0.261    18.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.987%)  route 0.581ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.564     3.227    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.431 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.581     4.012    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y124       FDPE (Recov_fdpe_C_PRE)     -0.261    18.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.992ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.419%)  route 0.562ns (71.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 18.850 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.447 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.562     4.009    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y119       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.514    18.850    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y119       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.340    19.190    
                         clock uncertainty           -0.035    19.155    
    SLICE_X108Y119       FDCE (Recov_fdce_C_CLR)     -0.154    19.001    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.001    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                 14.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.570%)  route 0.153ns (60.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.153     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.570%)  route 0.153ns (60.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.153     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.570%)  route 0.153ns (60.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.153     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.570%)  route 0.153ns (60.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.153     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.570%)  route 0.153ns (60.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.153     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.570%)  route 0.153ns (60.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.153     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.570%)  route 0.153ns (60.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.153     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.244%)  route 0.155ns (60.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.155     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X106Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.244%)  route 0.155ns (60.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.155     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X106Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.244%)  route 0.155ns (60.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.155     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y118       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y118       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.233     1.379    
    SLICE_X106Y118       FDCE (Remov_fdce_C_CLR)     -0.069     1.310    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[0]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.266ns (5.489%)  route 4.580ns (94.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.822     9.233    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y136        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y136        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[0]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y136        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[1]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.266ns (5.489%)  route 4.580ns (94.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.822     9.233    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y136        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y136        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[1]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y136        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[2]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.266ns (5.489%)  route 4.580ns (94.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.822     9.233    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y136        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y136        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[2]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y136        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[3]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.266ns (5.489%)  route 4.580ns (94.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.822     9.233    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y136        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y136        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[3]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y136        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[10]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.266ns (5.596%)  route 4.487ns (94.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.729     9.140    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y138        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y138        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[10]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y138        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[11]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.266ns (5.596%)  route 4.487ns (94.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.729     9.140    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y138        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y138        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[11]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y138        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[8]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.266ns (5.596%)  route 4.487ns (94.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.729     9.140    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y138        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y138        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[8]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y138        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[9]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.266ns (5.596%)  route 4.487ns (94.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 10.115 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.729     9.140    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y138        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.142    10.115    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y138        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[9]/C
                         clock pessimism              0.241    10.356    
                         clock uncertainty           -0.035    10.321    
    SLICE_X78Y138        FDCE (Recov_fdce_C_CLR)     -0.154    10.167    U305/arbiter.TotalEventCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[28]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.266ns (5.682%)  route 4.415ns (94.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 10.118 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.657     9.068    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y143        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.145    10.118    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y143        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[28]/C
                         clock pessimism              0.241    10.359    
                         clock uncertainty           -0.035    10.324    
    SLICE_X78Y143        FDCE (Recov_fdce_C_CLR)     -0.154    10.170    U305/arbiter.TotalEventCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 USBInterface/REG_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U305/arbiter.TotalEventCounter_reg[29]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.266ns (5.682%)  route 4.415ns (94.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 10.118 - 6.250 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     2.858    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.951 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.436     4.387    USBInterface/D_LVDS_DCLK_BUFG
    SLICE_X85Y72         FDRE                                         r  USBInterface/REG_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.223     4.610 f  USBInterface/REG_RUNSTART_WR_reg[0]/Q
                         net (fo=141, routed)         2.758     7.368    USBInterface/REG_RUNSTART_WR
    SLICE_X74Y115        LUT2 (Prop_lut2_I0_O)        0.043     7.411 f  USBInterface/FSM_sequential_arbiter.ARBITERID[1]_i_2/O
                         net (fo=44, routed)          1.657     9.068    U305/REG_RUNSTART_WR_reg[0]
    SLICE_X78Y143        FDCE                                         f  U305/arbiter.TotalEventCounter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       1.145    10.118    U305/D_LVDS_DCLK_BUFG
    SLICE_X78Y143        FDCE                                         r  U305/arbiter.TotalEventCounter_reg[29]/C
                         clock pessimism              0.241    10.359    
                         clock uncertainty           -0.035    10.324    
    SLICE_X78Y143        FDCE (Recov_fdce_C_CLR)     -0.154    10.170    U305/arbiter.TotalEventCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  1.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U333/U55/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U333/U55/U1/COUNTER_REGISTER_reg[0]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.471%)  route 0.160ns (57.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.544     1.854    U333/U55/U7/D_LVDS_DCLK_BUFG
    SLICE_X50Y149        FDRE                                         r  U333/U55/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.118     1.972 f  U333/U55/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.160     2.132    U333/U55/U1/b
    SLICE_X50Y150        FDCE                                         f  U333/U55/U1/COUNTER_REGISTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.734     2.196    U333/U55/U1/D_LVDS_DCLK_BUFG
    SLICE_X50Y150        FDCE                                         r  U333/U55/U1/COUNTER_REGISTER_reg[0]/C
                         clock pessimism             -0.152     2.044    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     1.994    U333/U55/U1/COUNTER_REGISTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U333/U55/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U333/U55/U1/COUNTER_REGISTER_reg[1]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.471%)  route 0.160ns (57.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.544     1.854    U333/U55/U7/D_LVDS_DCLK_BUFG
    SLICE_X50Y149        FDRE                                         r  U333/U55/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.118     1.972 f  U333/U55/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.160     2.132    U333/U55/U1/b
    SLICE_X50Y150        FDCE                                         f  U333/U55/U1/COUNTER_REGISTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.734     2.196    U333/U55/U1/D_LVDS_DCLK_BUFG
    SLICE_X50Y150        FDCE                                         r  U333/U55/U1/COUNTER_REGISTER_reg[1]/C
                         clock pessimism             -0.152     2.044    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     1.994    U333/U55/U1/COUNTER_REGISTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U333/U55/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U333/U55/U1/COUNTER_REGISTER_reg[2]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.471%)  route 0.160ns (57.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.544     1.854    U333/U55/U7/D_LVDS_DCLK_BUFG
    SLICE_X50Y149        FDRE                                         r  U333/U55/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.118     1.972 f  U333/U55/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.160     2.132    U333/U55/U1/b
    SLICE_X50Y150        FDCE                                         f  U333/U55/U1/COUNTER_REGISTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.734     2.196    U333/U55/U1/D_LVDS_DCLK_BUFG
    SLICE_X50Y150        FDCE                                         r  U333/U55/U1/COUNTER_REGISTER_reg[2]/C
                         clock pessimism             -0.152     2.044    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     1.994    U333/U55/U1/COUNTER_REGISTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U333/U55/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U333/U55/U1/COUNTER_REGISTER_reg[3]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.471%)  route 0.160ns (57.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.544     1.854    U333/U55/U7/D_LVDS_DCLK_BUFG
    SLICE_X50Y149        FDRE                                         r  U333/U55/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.118     1.972 f  U333/U55/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.160     2.132    U333/U55/U1/b
    SLICE_X50Y150        FDCE                                         f  U333/U55/U1/COUNTER_REGISTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.734     2.196    U333/U55/U1/D_LVDS_DCLK_BUFG
    SLICE_X50Y150        FDCE                                         r  U333/U55/U1/COUNTER_REGISTER_reg[3]/C
                         clock pessimism             -0.152     2.044    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     1.994    U333/U55/U1/COUNTER_REGISTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U335/U35/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U335/U35/U1/COUNTER_REGISTER_reg[16]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.776%)  route 0.188ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.532     1.842    U335/U35/U7/D_LVDS_DCLK_BUFG
    SLICE_X48Y124        FDRE                                         r  U335/U35/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDRE (Prop_fdre_C_Q)         0.100     1.942 f  U335/U35/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.188     2.129    U335/U35/U1/b
    SLICE_X58Y120        FDCE                                         f  U335/U35/U1/COUNTER_REGISTER_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.729     2.191    U335/U35/U1/D_LVDS_DCLK_BUFG
    SLICE_X58Y120        FDCE                                         r  U335/U35/U1/COUNTER_REGISTER_reg[16]/C
                         clock pessimism             -0.160     2.031    
    SLICE_X58Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.981    U335/U35/U1/COUNTER_REGISTER_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U335/U35/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U335/U35/U1/COUNTER_REGISTER_reg[17]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.776%)  route 0.188ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.532     1.842    U335/U35/U7/D_LVDS_DCLK_BUFG
    SLICE_X48Y124        FDRE                                         r  U335/U35/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDRE (Prop_fdre_C_Q)         0.100     1.942 f  U335/U35/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.188     2.129    U335/U35/U1/b
    SLICE_X58Y120        FDCE                                         f  U335/U35/U1/COUNTER_REGISTER_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.729     2.191    U335/U35/U1/D_LVDS_DCLK_BUFG
    SLICE_X58Y120        FDCE                                         r  U335/U35/U1/COUNTER_REGISTER_reg[17]/C
                         clock pessimism             -0.160     2.031    
    SLICE_X58Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.981    U335/U35/U1/COUNTER_REGISTER_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U335/U35/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U335/U35/U1/COUNTER_REGISTER_reg[18]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.776%)  route 0.188ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.532     1.842    U335/U35/U7/D_LVDS_DCLK_BUFG
    SLICE_X48Y124        FDRE                                         r  U335/U35/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDRE (Prop_fdre_C_Q)         0.100     1.942 f  U335/U35/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.188     2.129    U335/U35/U1/b
    SLICE_X58Y120        FDCE                                         f  U335/U35/U1/COUNTER_REGISTER_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.729     2.191    U335/U35/U1/D_LVDS_DCLK_BUFG
    SLICE_X58Y120        FDCE                                         r  U335/U35/U1/COUNTER_REGISTER_reg[18]/C
                         clock pessimism             -0.160     2.031    
    SLICE_X58Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.981    U335/U35/U1/COUNTER_REGISTER_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U335/U35/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U335/U35/U1/COUNTER_REGISTER_reg[19]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.776%)  route 0.188ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.532     1.842    U335/U35/U7/D_LVDS_DCLK_BUFG
    SLICE_X48Y124        FDRE                                         r  U335/U35/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDRE (Prop_fdre_C_Q)         0.100     1.942 f  U335/U35/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.188     2.129    U335/U35/U1/b
    SLICE_X58Y120        FDCE                                         f  U335/U35/U1/COUNTER_REGISTER_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.729     2.191    U335/U35/U1/D_LVDS_DCLK_BUFG
    SLICE_X58Y120        FDCE                                         r  U335/U35/U1/COUNTER_REGISTER_reg[19]/C
                         clock pessimism             -0.160     2.031    
    SLICE_X58Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.981    U335/U35/U1/COUNTER_REGISTER_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U333/U55/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U333/U55/U1/COUNTER_REGISTER_reg[4]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.834%)  route 0.186ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.544     1.854    U333/U55/U7/D_LVDS_DCLK_BUFG
    SLICE_X50Y149        FDRE                                         r  U333/U55/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.118     1.972 f  U333/U55/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.186     2.158    U333/U55/U1/b
    SLICE_X50Y151        FDCE                                         f  U333/U55/U1/COUNTER_REGISTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.734     2.196    U333/U55/U1/D_LVDS_DCLK_BUFG
    SLICE_X50Y151        FDCE                                         r  U333/U55/U1/COUNTER_REGISTER_reg[4]/C
                         clock pessimism             -0.152     2.044    
    SLICE_X50Y151        FDCE (Remov_fdce_C_CLR)     -0.050     1.994    U333/U55/U1/COUNTER_REGISTER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U333/U55/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U333/U55/U1/COUNTER_REGISTER_reg[5]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK rise@0.000ns - D_LVDS_DCLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.834%)  route 0.186ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     1.284    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.310 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.544     1.854    U333/U55/U7/D_LVDS_DCLK_BUFG
    SLICE_X50Y149        FDRE                                         r  U333/U55/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.118     1.972 f  U333/U55/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.186     2.158    U333/U55/U1/b
    SLICE_X50Y151        FDCE                                         f  U333/U55/U1/COUNTER_REGISTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      0.000     0.000 r  
    AC9                                               0.000     0.000 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     1.432    D_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.462 r  D_LVDS_DCLK_BUFG_inst/O
                         net (fo=75380, routed)       0.734     2.196    U333/U55/U1/D_LVDS_DCLK_BUFG
    SLICE_X50Y151        FDCE                                         r  U333/U55/U1/COUNTER_REGISTER_reg[5]/C
                         clock pessimism             -0.152     2.044    
    SLICE_X50Y151        FDCE (Remov_fdce_C_CLR)     -0.050     1.994    U333/U55/U1/COUNTER_REGISTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        7.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.259ns (13.900%)  route 1.604ns (86.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 14.195 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.604     6.505    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y22         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.420    14.195    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y22         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.330    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.212    14.278    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.259ns (13.900%)  route 1.604ns (86.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 14.195 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.604     6.505    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y22         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.420    14.195    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y22         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.330    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.212    14.278    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.259ns (13.900%)  route 1.604ns (86.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 14.195 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.604     6.505    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y22         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.420    14.195    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y22         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.330    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.212    14.278    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.259ns (13.900%)  route 1.604ns (86.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 14.195 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.604     6.505    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y22         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.420    14.195    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y22         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.330    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.212    14.278    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.259ns (14.543%)  route 1.522ns (85.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.522     6.423    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X60Y23         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.419    14.194    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y23         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.330    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.212    14.277    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.259ns (14.543%)  route 1.522ns (85.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.522     6.423    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X60Y23         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.419    14.194    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y23         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.330    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.212    14.277    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.259ns (14.543%)  route 1.522ns (85.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.522     6.423    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X60Y23         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.419    14.194    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y23         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.330    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.212    14.277    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.259ns (14.543%)  route 1.522ns (85.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.522     6.423    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X60Y23         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.419    14.194    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X60Y23         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.330    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.212    14.277    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.259ns (14.560%)  route 1.520ns (85.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.520     6.421    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y23         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.419    14.194    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y23         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.330    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X61Y23         FDCE (Recov_fdce_C_CLR)     -0.212    14.277    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.259ns (14.560%)  route 1.520ns (85.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          FDPE (Prop_fdpe_C_Q)         0.259     4.901 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.520     6.421    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y23         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.419    14.194    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y23         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.330    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X61Y23         FDCE (Recov_fdce_C_CLR)     -0.212    14.277    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  7.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDCE (Remov_fdce_C_CLR)     -0.088     1.895    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDCE (Remov_fdce_C_CLR)     -0.088     1.895    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDCE (Remov_fdce_C_CLR)     -0.088     1.895    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDCE (Remov_fdce_C_CLR)     -0.088     1.895    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDPE (Remov_fdpe_C_PRE)     -0.090     1.893    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDPE (Remov_fdpe_C_PRE)     -0.090     1.893    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDPE (Remov_fdpe_C_PRE)     -0.090     1.893    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.504%)  route 0.252ns (73.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252     2.266    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y18        FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.945     2.430    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y18        FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.447     1.983    
    SLICE_X104Y18        FDPE (Remov_fdpe_C_PRE)     -0.090     1.893    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.091ns (21.731%)  route 0.328ns (78.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.328     2.342    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y7          FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.924     2.409    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.447     1.962    
    SLICE_X94Y7          FDCE (Remov_fdce_C_CLR)     -0.086     1.876    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.091ns (21.731%)  route 0.328ns (78.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y19         FDPE (Prop_fdpe_C_Q)         0.091     2.014 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.328     2.342    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y7          FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.924     2.409    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y7          FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.447     1.962    
    SLICE_X94Y7          FDCE (Remov_fdce_C_CLR)     -0.086     1.876    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.290ns  (logic 0.266ns (5.028%)  route 5.024ns (94.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.457    39.234    adcs/ADCreset
    SLICE_X97Y143        FDCE                                         f  adcs/aaprog.SMID_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y143        FDCE                                         r  adcs/aaprog.SMID_reg[28]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y143        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.SMID_reg[28]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.234    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.290ns  (logic 0.266ns (5.028%)  route 5.024ns (94.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.457    39.234    adcs/ADCreset
    SLICE_X97Y143        FDCE                                         f  adcs/aaprog.SMID_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y143        FDCE                                         r  adcs/aaprog.SMID_reg[29]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y143        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.SMID_reg[29]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.234    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.290ns  (logic 0.266ns (5.028%)  route 5.024ns (94.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.457    39.234    adcs/ADCreset
    SLICE_X97Y143        FDCE                                         f  adcs/aaprog.SMID_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y143        FDCE                                         r  adcs/aaprog.SMID_reg[30]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y143        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.SMID_reg[30]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.234    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.290ns  (logic 0.266ns (5.028%)  route 5.024ns (94.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.457    39.234    adcs/ADCreset
    SLICE_X97Y143        FDCE                                         f  adcs/aaprog.SMID_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y143        FDCE                                         r  adcs/aaprog.SMID_reg[31]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y143        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.SMID_reg[31]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.234    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.144ns  (logic 0.266ns (5.171%)  route 4.878ns (94.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.310    39.087    adcs/ADCreset
    SLICE_X97Y136        FDCE                                         f  adcs/aaprog.SMID_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y136        FDCE                                         r  adcs/aaprog.SMID_reg[0]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y136        FDCE (Recov_fdce_C_CLR)     -0.212    46.203    adcs/aaprog.SMID_reg[0]
  -------------------------------------------------------------------
                         required time                         46.203    
                         arrival time                         -39.087    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.144ns  (logic 0.266ns (5.171%)  route 4.878ns (94.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.310    39.087    adcs/ADCreset
    SLICE_X97Y136        FDCE                                         f  adcs/aaprog.SMID_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y136        FDCE                                         r  adcs/aaprog.SMID_reg[1]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y136        FDCE (Recov_fdce_C_CLR)     -0.212    46.203    adcs/aaprog.SMID_reg[1]
  -------------------------------------------------------------------
                         required time                         46.203    
                         arrival time                         -39.087    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.144ns  (logic 0.266ns (5.171%)  route 4.878ns (94.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.310    39.087    adcs/ADCreset
    SLICE_X97Y136        FDCE                                         f  adcs/aaprog.SMID_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y136        FDCE                                         r  adcs/aaprog.SMID_reg[2]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y136        FDCE (Recov_fdce_C_CLR)     -0.212    46.203    adcs/aaprog.SMID_reg[2]
  -------------------------------------------------------------------
                         required time                         46.203    
                         arrival time                         -39.087    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.144ns  (logic 0.266ns (5.171%)  route 4.878ns (94.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.310    39.087    adcs/ADCreset
    SLICE_X97Y136        FDCE                                         f  adcs/aaprog.SMID_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y136        FDCE                                         r  adcs/aaprog.SMID_reg[3]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y136        FDCE (Recov_fdce_C_CLR)     -0.212    46.203    adcs/aaprog.SMID_reg[3]
  -------------------------------------------------------------------
                         required time                         46.203    
                         arrival time                         -39.087    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.120ns  (logic 0.266ns (5.195%)  route 4.854ns (94.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.287    39.064    adcs/ADCreset
    SLICE_X97Y137        FDCE                                         f  adcs/aaprog.SMID_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y137        FDCE                                         r  adcs/aaprog.SMID_reg[4]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y137        FDCE (Recov_fdce_C_CLR)     -0.212    46.203    adcs/aaprog.SMID_reg[4]
  -------------------------------------------------------------------
                         required time                         46.203    
                         arrival time                         -39.064    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.120ns  (logic 0.266ns (5.195%)  route 4.854ns (94.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.944ns = ( 33.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.264    33.944    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.223    34.167 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.568    37.734    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.043    37.777 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.287    39.064    adcs/ADCreset
    SLICE_X97Y137        FDCE                                         f  adcs/aaprog.SMID_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y137        FDCE                                         r  adcs/aaprog.SMID_reg[5]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y137        FDCE (Recov_fdce_C_CLR)     -0.212    46.203    adcs/aaprog.SMID_reg[5]
  -------------------------------------------------------------------
                         required time                         46.203    
                         arrival time                         -39.064    
  -------------------------------------------------------------------
                         slack                                  7.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.128ns (5.192%)  route 2.337ns (94.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.442     4.088    adcs/ADCreset
    SLICE_X100Y140       FDCE                                         f  adcs/aaprog.SMADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X100Y140       FDCE                                         r  adcs/aaprog.SMADC_reg[2]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X100Y140       FDCE (Remov_fdce_C_CLR)     -0.069     3.435    adcs/aaprog.SMADC_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.128ns (5.039%)  route 2.412ns (94.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.516     4.163    adcs/ADCreset
    SLICE_X105Y139       FDCE                                         f  adcs/aaprog.SMADC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.808     3.616    adcs/dcm_ref_n_2
    SLICE_X105Y139       FDCE                                         r  adcs/aaprog.SMADC_reg[0]/C
                         clock pessimism             -0.237     3.378    
                         clock uncertainty            0.154     3.532    
    SLICE_X105Y139       FDCE (Remov_fdce_C_CLR)     -0.069     3.463    adcs/aaprog.SMADC_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.128ns (5.039%)  route 2.412ns (94.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.516     4.163    adcs/ADCreset
    SLICE_X105Y139       FDCE                                         f  adcs/aaprog.SMADC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.808     3.616    adcs/dcm_ref_n_2
    SLICE_X105Y139       FDCE                                         r  adcs/aaprog.SMADC_reg[1]/C
                         clock pessimism             -0.237     3.378    
                         clock uncertainty            0.154     3.532    
    SLICE_X105Y139       FDCE (Remov_fdce_C_CLR)     -0.069     3.463    adcs/aaprog.SMADC_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.128ns (5.039%)  route 2.412ns (94.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.516     4.163    adcs/ADCreset
    SLICE_X105Y139       FDCE                                         f  adcs/aaprog.SMADC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.808     3.616    adcs/dcm_ref_n_2
    SLICE_X105Y139       FDCE                                         r  adcs/aaprog.SMADC_reg[3]/C
                         clock pessimism             -0.237     3.378    
                         clock uncertainty            0.154     3.532    
    SLICE_X105Y139       FDCE (Remov_fdce_C_CLR)     -0.069     3.463    adcs/aaprog.SMADC_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[16]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.128ns (5.003%)  route 2.431ns (94.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.535     4.182    adcs/ADCreset
    SLICE_X97Y140        FDCE                                         f  adcs/aaprog.SMID_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y140        FDCE                                         r  adcs/aaprog.SMID_reg[16]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X97Y140        FDCE (Remov_fdce_C_CLR)     -0.069     3.435    adcs/aaprog.SMID_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[17]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.128ns (5.003%)  route 2.431ns (94.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.535     4.182    adcs/ADCreset
    SLICE_X97Y140        FDCE                                         f  adcs/aaprog.SMID_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y140        FDCE                                         r  adcs/aaprog.SMID_reg[17]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X97Y140        FDCE (Remov_fdce_C_CLR)     -0.069     3.435    adcs/aaprog.SMID_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[18]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.128ns (5.003%)  route 2.431ns (94.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.535     4.182    adcs/ADCreset
    SLICE_X97Y140        FDCE                                         f  adcs/aaprog.SMID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y140        FDCE                                         r  adcs/aaprog.SMID_reg[18]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X97Y140        FDCE (Remov_fdce_C_CLR)     -0.069     3.435    adcs/aaprog.SMID_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[19]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.128ns (5.003%)  route 2.431ns (94.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.535     4.182    adcs/ADCreset
    SLICE_X97Y140        FDCE                                         f  adcs/aaprog.SMID_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y140        FDCE                                         r  adcs/aaprog.SMID_reg[19]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X97Y140        FDCE (Remov_fdce_C_CLR)     -0.069     3.435    adcs/aaprog.SMID_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[20]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.128ns (4.994%)  route 2.435ns (95.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.540     4.186    adcs/ADCreset
    SLICE_X97Y141        FDCE                                         f  adcs/aaprog.SMID_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y141        FDCE                                         r  adcs/aaprog.SMID_reg[20]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X97Y141        FDCE (Remov_fdce_C_CLR)     -0.069     3.435    adcs/aaprog.SMID_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.186    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[21]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.128ns (4.994%)  route 2.435ns (95.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          1.896     3.619    CDCE0/CK_CONFIG_DONE
    SLICE_X102Y140       LUT1 (Prop_lut1_I0_O)        0.028     3.647 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.540     4.186    adcs/ADCreset
    SLICE_X97Y141        FDCE                                         f  adcs/aaprog.SMID_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y141        FDCE                                         r  adcs/aaprog.SMID_reg[21]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X97Y141        FDCE (Remov_fdce_C_CLR)     -0.069     3.435    adcs/aaprog.SMID_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.186    
  -------------------------------------------------------------------
                         slack                                  0.751    





