# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do run_alu_1_bit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:36 on Feb 14,2021
# vlog -reportprogress 300 -sv -work work alu_1_bit.sv 
# -- Compiling module alu_1_bit
# -- Compiling module alu_1_bit_testbench
# 
# Top level modules:
# 	alu_1_bit_testbench
# End time: 01:46:37 on Feb 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:37 on Feb 14,2021
# vlog -reportprogress 300 -sv -work work full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 01:46:37 on Feb 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:37 on Feb 14,2021
# vlog -reportprogress 300 -sv -work work mux_8_1.sv 
# -- Compiling module mux_8_1
# -- Compiling module mux_8_1_testbench
# 
# Top level modules:
# 	mux_8_1_testbench
# End time: 01:46:37 on Feb 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:37 on Feb 14,2021
# vlog -reportprogress 300 -sv -work work mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 01:46:37 on Feb 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:37 on Feb 14,2021
# vlog -reportprogress 300 -sv -work work mux_2_1.sv 
# -- Compiling module mux_2_1
# -- Compiling module mux_2_1_testbench
# 
# Top level modules:
# 	mux_2_1_testbench
# End time: 01:46:37 on Feb 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_1_bit_testbench 
# Start time: 01:46:42 on Feb 14,2021
# Loading sv_std.std
# Loading work.alu_1_bit_testbench
# Loading work.alu_1_bit
# ** Error: (vsim-3033) alu_1_bit.sv(33): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_1_bit_testbench/dut File: alu_1_bit.sv
#         Searched libraries:
#             C:/Users/mollyle/EE469/Lab1/work
# Loading work.full_adder
# Loading work.mux_8_1
# Loading work.mux_4_1
# Loading work.mux_2_1
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_alu_1_bit.do PAUSED at line 24
# Error opening C:/Users/mollyle/EE469/Lab1/(vsim-3033) alu_1_bit.sv
# Path name 'C:/Users/mollyle/EE469/Lab1/(vsim-3033) alu_1_bit.sv' doesn't exist.
# Error opening C:/Users/mollyle/EE469/Lab1/(vsim-3033) alu_1_bit.sv
# Path name 'C:/Users/mollyle/EE469/Lab1/(vsim-3033) alu_1_bit.sv' doesn't exist.
# End time: 02:20:37 on Feb 14,2021, Elapsed time: 0:33:55
# Errors: 1, Warnings: 0
