[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273153",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273153",
        "articleTitle": "An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis",
        "volume": "2",
        "issue": "1",
        "startPage": "124",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266230900,
                "preferredName": "V.G. Oklobdzija",
                "firstName": "V.G.",
                "lastName": "Oklobdzija"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285754",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285754",
        "articleTitle": "Low power design using double edge triggered flip-flops",
        "volume": "2",
        "issue": "2",
        "startPage": "261",
        "endPage": "265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37337505800,
                "preferredName": "R. Hossain",
                "firstName": "R.",
                "lastName": "Hossain"
            },
            {
                "id": 37389067500,
                "preferredName": "L.D. Wronski",
                "firstName": "L.D.",
                "lastName": "Wronski"
            },
            {
                "id": 37332905300,
                "preferredName": "A. Albicki",
                "firstName": "A.",
                "lastName": "Albicki"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273156",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273156",
        "articleTitle": "A Gaussian synapse circuit for analog VLSI neural networks",
        "volume": "2",
        "issue": "1",
        "startPage": "129",
        "endPage": "133",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087271509,
                "preferredName": "Joongho Choi",
                "firstName": null,
                "lastName": "Joongho Choi"
            },
            {
                "id": 37338835800,
                "preferredName": "B.J. Sheu",
                "firstName": "B.J.",
                "lastName": "Sheu"
            },
            {
                "id": 37384582800,
                "preferredName": "J.C.-F. Chang",
                "firstName": "J.C.-F.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335019",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335019",
        "articleTitle": "Diagnosing scan chain faults",
        "volume": "2",
        "issue": "4",
        "startPage": "512",
        "endPage": "516",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072500,
                "preferredName": "S. Kundu",
                "firstName": "S.",
                "lastName": "Kundu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311649",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311649",
        "articleTitle": "Power-delay characteristics of CMOS adders",
        "volume": "2",
        "issue": "3",
        "startPage": "377",
        "endPage": "381",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352508300,
                "preferredName": "C. Nagendra",
                "firstName": "C.",
                "lastName": "Nagendra"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311646",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311646",
        "articleTitle": "Field programmable gate arrays and floating point arithmetic",
        "volume": "2",
        "issue": "3",
        "startPage": "365",
        "endPage": "367",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37389038800,
                "preferredName": "B. Fagin",
                "firstName": "B.",
                "lastName": "Fagin"
            },
            {
                "id": 37087719878,
                "preferredName": "C. Renard",
                "firstName": "C.",
                "lastName": "Renard"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311647",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311647",
        "articleTitle": "On broad-side delay test",
        "volume": "2",
        "issue": "3",
        "startPage": "368",
        "endPage": "372",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267256400,
                "preferredName": "J. Savir",
                "firstName": "J.",
                "lastName": "Savir"
            },
            {
                "id": 37348297400,
                "preferredName": "S. Patil",
                "firstName": "S.",
                "lastName": "Patil"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335027",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335027",
        "articleTitle": "Novel sorting network-based architectures for rank order filters",
        "volume": "2",
        "issue": "4",
        "startPage": "502",
        "endPage": "507",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271330900,
                "preferredName": "C. Chakrabarti",
                "firstName": "C.",
                "lastName": "Chakrabarti"
            },
            {
                "id": 37087369110,
                "preferredName": "Li-Yu Wang",
                "firstName": null,
                "lastName": "Li-Yu Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311645",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311645",
        "articleTitle": "A VLSI architecture for a real-time code book generator and encoder of a vector quantizer",
        "volume": "2",
        "issue": "3",
        "startPage": "360",
        "endPage": "364",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087720977,
                "preferredName": "K. Tsang",
                "firstName": "K.",
                "lastName": "Tsang"
            },
            {
                "id": 37345855500,
                "preferredName": "B.W.Y. Wei",
                "firstName": "B.W.Y.",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311644",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311644",
        "articleTitle": "Determining objective functions in systolic array designs",
        "volume": "2",
        "issue": "3",
        "startPage": "357",
        "endPage": "360",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37346348200,
                "preferredName": "C.N. Zhang",
                "firstName": "C.N.",
                "lastName": "Zhang"
            },
            {
                "id": 37431724500,
                "preferredName": "J.H. Weston",
                "firstName": "J.H.",
                "lastName": "Weston"
            },
            {
                "id": 37652408800,
                "preferredName": "Y.-F. Yan",
                "firstName": "Y.-F.",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335021",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335021",
        "articleTitle": "A modified Booth algorithm for high radix fixed-point multiplication",
        "volume": "2",
        "issue": "4",
        "startPage": "522",
        "endPage": "524",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265520300,
                "preferredName": "R. Katti",
                "firstName": "R.",
                "lastName": "Katti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335018",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335018",
        "articleTitle": "Automatic synthesis of FPGA channel architecture for routability and performance",
        "volume": "2",
        "issue": "4",
        "startPage": "508",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37368019600,
                "preferredName": "S. Nag",
                "firstName": "S.",
                "lastName": "Nag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285755",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285755",
        "articleTitle": "Algorithms and bounds for layer assignment of MCM routing",
        "volume": "2",
        "issue": "2",
        "startPage": "265",
        "endPage": "270",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37355973200,
                "preferredName": "M.H. Heydari",
                "firstName": "M.H.",
                "lastName": "Heydari"
            },
            {
                "id": 37356017600,
                "preferredName": "I.G. Tollis",
                "firstName": "I.G.",
                "lastName": "Tollis"
            },
            {
                "id": 37086990540,
                "preferredName": "Chunliang Xis",
                "firstName": null,
                "lastName": "Chunliang Xis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285753",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285753",
        "articleTitle": "On concurrent error location and correction of FFT networks",
        "volume": "2",
        "issue": "2",
        "startPage": "257",
        "endPage": "260",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087703474,
                "preferredName": "Choong Gun Oh",
                "firstName": null,
                "lastName": "Choong Gun Oh"
            },
            {
                "id": 37087177839,
                "preferredName": "Hee Yong Youn",
                "firstName": null,
                "lastName": "Hee Yong Youn"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311643",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311643",
        "articleTitle": "Loop based design for wafer scale systems",
        "volume": "2",
        "issue": "3",
        "startPage": "354",
        "endPage": "357",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37387897200,
                "preferredName": "R.V. Pelletier",
                "firstName": "R.V.",
                "lastName": "Pelletier"
            },
            {
                "id": 37318569700,
                "preferredName": "R.D. McLeod",
                "firstName": "R.D.",
                "lastName": "McLeod"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335012",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335012",
        "articleTitle": "Power analysis of embedded software: a first step towards software power minimization",
        "volume": "2",
        "issue": "4",
        "startPage": "437",
        "endPage": "445",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37357531000,
                "preferredName": "V. Tiwari",
                "firstName": "V.",
                "lastName": "Tiwari"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            },
            {
                "id": 37352321900,
                "preferredName": "A. Wolfe",
                "firstName": "A.",
                "lastName": "Wolfe"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335013",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335013",
        "articleTitle": "A survey of power estimation techniques in VLSI circuits",
        "volume": "2",
        "issue": "4",
        "startPage": "446",
        "endPage": "455",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335009",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335009",
        "articleTitle": "Low-power digital systems based on adiabatic-switching principles",
        "volume": "2",
        "issue": "4",
        "startPage": "398",
        "endPage": "407",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328671500,
                "preferredName": "W.C. Athas",
                "firstName": "W.C.",
                "lastName": "Athas"
            },
            {
                "id": 37089110214,
                "preferredName": "L.J. Svensson",
                "firstName": "L.J.",
                "lastName": "Svensson"
            },
            {
                "id": 37372952000,
                "preferredName": "J.G. Koller",
                "firstName": "J.G.",
                "lastName": "Koller"
            },
            {
                "id": 37282968900,
                "preferredName": "N. Tzartzanis",
                "firstName": "N.",
                "lastName": "Tzartzanis"
            },
            {
                "id": 37087396317,
                "preferredName": "E. Ying-Chin Chou",
                "firstName": "E.",
                "lastName": "Ying-Chin Chou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335011",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335011",
        "articleTitle": "Precomputation-based sequential logic optimization for low power",
        "volume": "2",
        "issue": "4",
        "startPage": "426",
        "endPage": "436",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37621581700,
                "preferredName": "M. Alidina",
                "firstName": "M.",
                "lastName": "Alidina"
            },
            {
                "id": 37270010900,
                "preferredName": "J. Monteiro",
                "firstName": "J.",
                "lastName": "Monteiro"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37350250700,
                "preferredName": "A. Ghosh",
                "firstName": "A.",
                "lastName": "Ghosh"
            },
            {
                "id": 37275945500,
                "preferredName": "M. Papaefthymiou",
                "firstName": "M.",
                "lastName": "Papaefthymiou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335008",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335008",
        "articleTitle": "Low-power operation using self-timed circuits and adaptive scaling of the supply voltage",
        "volume": "2",
        "issue": "4",
        "startPage": "391",
        "endPage": "397",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37365623700,
                "preferredName": "L.S. Nielsen",
                "firstName": "L.S.",
                "lastName": "Nielsen"
            },
            {
                "id": 37389099100,
                "preferredName": "C. Niessen",
                "firstName": "C.",
                "lastName": "Niessen"
            },
            {
                "id": 37265824500,
                "preferredName": "J. Sparso",
                "firstName": "J.",
                "lastName": "Sparso"
            },
            {
                "id": 37329965300,
                "preferredName": "K. van Berkel",
                "firstName": "K.",
                "lastName": "van Berkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285745",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285745",
        "articleTitle": "RSYN: a system for automated synthesis of reliable multilevel circuits",
        "volume": "2",
        "issue": "2",
        "startPage": "186",
        "endPage": "195",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290178000,
                "preferredName": "K. De",
                "firstName": "K.",
                "lastName": "De"
            },
            {
                "id": 37295770100,
                "preferredName": "C. Natarajan",
                "firstName": "C.",
                "lastName": "Natarajan"
            },
            {
                "id": 37087701113,
                "preferredName": "D. Nair",
                "firstName": "D.",
                "lastName": "Nair"
            },
            {
                "id": 37272513800,
                "preferredName": "P. Banerjee",
                "firstName": "P.",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335010",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335010",
        "articleTitle": "Simultaneous driver and wire sizing for performance and power optimization",
        "volume": "2",
        "issue": "4",
        "startPage": "408",
        "endPage": "425",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087144939,
                "preferredName": "Cheng-Kok Koh",
                "firstName": null,
                "lastName": "Cheng-Kok Koh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285741",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285741",
        "articleTitle": "On area/depth trade-off in LUT-based FPGA technology mapping",
        "volume": "2",
        "issue": "2",
        "startPage": "137",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087142220,
                "preferredName": "Yuzheng Ding",
                "firstName": null,
                "lastName": "Yuzheng Ding"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335020",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335020",
        "articleTitle": "Reliability of majority voting based VLSI fault-tolerant circuits",
        "volume": "2",
        "issue": "4",
        "startPage": "516",
        "endPage": "521",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265075500,
                "preferredName": "C.E. Stroud",
                "firstName": "C.E.",
                "lastName": "Stroud"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273147",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273147",
        "articleTitle": "The yield enhancement of field-programmable gate arrays",
        "volume": "2",
        "issue": "1",
        "startPage": "115",
        "endPage": "123",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37389999800,
                "preferredName": "N.J. Howard",
                "firstName": "N.J.",
                "lastName": "Howard"
            },
            {
                "id": 37284038300,
                "preferredName": "A.M. Tyrrell",
                "firstName": "A.M.",
                "lastName": "Tyrrell"
            },
            {
                "id": 37278467000,
                "preferredName": "N.M. Allinson",
                "firstName": "N.M.",
                "lastName": "Allinson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285744",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285744",
        "articleTitle": "Clairvoyant: a synthesis system for production-based specification",
        "volume": "2",
        "issue": "2",
        "startPage": "172",
        "endPage": "185",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326039100,
                "preferredName": "A. Seawright",
                "firstName": "A.",
                "lastName": "Seawright"
            },
            {
                "id": 37326038700,
                "preferredName": "F. Brewer",
                "firstName": "F.",
                "lastName": "Brewer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335014",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335014",
        "articleTitle": "Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem",
        "volume": "2",
        "issue": "4",
        "startPage": "456",
        "endPage": "471",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37333601500,
                "preferredName": "S. Chaudhuri",
                "firstName": "S.",
                "lastName": "Chaudhuri"
            },
            {
                "id": 37278046400,
                "preferredName": "R.A. Walker",
                "firstName": "R.A.",
                "lastName": "Walker"
            },
            {
                "id": 37652618800,
                "preferredName": "J.E. Mitchell",
                "firstName": "J.E.",
                "lastName": "Mitchell"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311639",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311639",
        "articleTitle": "Coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures",
        "volume": "2",
        "issue": "3",
        "startPage": "304",
        "endPage": "311",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            },
            {
                "id": 37269471300,
                "preferredName": "R. Karri",
                "firstName": "R.",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285750",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285750",
        "articleTitle": "A statistical study of defect maps of large area VLSI IC's",
        "volume": "2",
        "issue": "2",
        "startPage": "249",
        "endPage": "256",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274556400,
                "preferredName": "I. Koren",
                "firstName": "I.",
                "lastName": "Koren"
            },
            {
                "id": 37270711600,
                "preferredName": "Z. Koren",
                "firstName": "Z.",
                "lastName": "Koren"
            },
            {
                "id": 37325449200,
                "preferredName": "C.H. Stapper",
                "firstName": "C.H.",
                "lastName": "Stapper"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311641",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311641",
        "articleTitle": "Logic design error diagnosis and correction",
        "volume": "2",
        "issue": "3",
        "startPage": "320",
        "endPage": "332",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087150507,
                "preferredName": "Pi-Yu Chung",
                "firstName": null,
                "lastName": "Pi-Yu Chung"
            },
            {
                "id": 37087213668,
                "preferredName": "Yi-Min Wang",
                "firstName": null,
                "lastName": "Yi-Min Wang"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273146",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273146",
        "articleTitle": "MULTIPAR: behavioral partition for synthesizing multiprocessor architectures",
        "volume": "2",
        "issue": "1",
        "startPage": "21",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086982817,
                "preferredName": "Yunn-Yen Chen",
                "firstName": null,
                "lastName": "Yunn-Yen Chen"
            },
            {
                "id": 37086981946,
                "preferredName": "Yu-Chin Hsu",
                "firstName": null,
                "lastName": "Yu-Chin Hsu"
            },
            {
                "id": 37087196185,
                "preferredName": "Chung-Ta King",
                "firstName": null,
                "lastName": "Chung-Ta King"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273155",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273155",
        "articleTitle": "Channel width tapering of serially connected MOSFET's with emphasis on power dissipation",
        "volume": "2",
        "issue": "1",
        "startPage": "100",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294480500,
                "preferredName": "B.S. Cherkauer",
                "firstName": "B.S.",
                "lastName": "Cherkauer"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311634",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311634",
        "articleTitle": "A new, cellular automaton-based, nearest neighbor pattern classifier and its VLSI implementation",
        "volume": "2",
        "issue": "3",
        "startPage": "343",
        "endPage": "353",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37354616700,
                "preferredName": "P.G. Tzionas",
                "firstName": "P.G.",
                "lastName": "Tzionas"
            },
            {
                "id": 37326152000,
                "preferredName": "P.G. Tsalides",
                "firstName": "P.G.",
                "lastName": "Tsalides"
            },
            {
                "id": 37271397600,
                "preferredName": "A. Thanailakis",
                "firstName": "A.",
                "lastName": "Thanailakis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273148",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273148",
        "articleTitle": "VLSI systolic binary tree-searched vector quantizer for image compression",
        "volume": "2",
        "issue": "1",
        "startPage": "33",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087142380,
                "preferredName": "Wai-Chi Fang",
                "firstName": null,
                "lastName": "Wai-Chi Fang"
            },
            {
                "id": 37088049430,
                "preferredName": "Chi-Yung Chang",
                "firstName": null,
                "lastName": "Chi-Yung Chang"
            },
            {
                "id": 37338835800,
                "preferredName": "B.J. Sheu",
                "firstName": "B.J.",
                "lastName": "Sheu"
            },
            {
                "id": 37087637433,
                "preferredName": "O.T.-C. Chen",
                "firstName": "O.T.-C.",
                "lastName": "Chen"
            },
            {
                "id": 37295695100,
                "preferredName": "J.C. Curlander",
                "firstName": "J.C.",
                "lastName": "Curlander"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273145",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273145",
        "articleTitle": "An optimization approach to the synthesis of multichip architectures",
        "volume": "2",
        "issue": "1",
        "startPage": "11",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265040400,
                "preferredName": "C.H. Gebotys",
                "firstName": "C.H.",
                "lastName": "Gebotys"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273151",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273151",
        "articleTitle": "Performance-driven synthesis in controller-datapath systems",
        "volume": "2",
        "issue": "1",
        "startPage": "68",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37383743400,
                "preferredName": "S.C.-Y. Huang",
                "firstName": "S.C.-Y.",
                "lastName": "Huang"
            },
            {
                "id": 37284351200,
                "preferredName": "W.H. Wolf",
                "firstName": "W.H.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311637",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311637",
        "articleTitle": "Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design",
        "volume": "2",
        "issue": "3",
        "startPage": "273",
        "endPage": "291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280751800,
                "preferredName": "C.-I.H. Chen",
                "firstName": "C.-I.H.",
                "lastName": "Chen"
            },
            {
                "id": 37378631500,
                "preferredName": "J.T. Yuen",
                "firstName": "J.T.",
                "lastName": "Yuen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285747",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285747",
        "articleTitle": "Optimal and heuristic algorithms for solving the binding problem",
        "volume": "2",
        "issue": "2",
        "startPage": "211",
        "endPage": "225",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089133655,
                "preferredName": "M. Rim",
                "firstName": "M.",
                "lastName": "Rim"
            },
            {
                "id": 37354709600,
                "preferredName": "A. Mujumdar",
                "firstName": "A.",
                "lastName": "Mujumdar"
            },
            {
                "id": 37279812500,
                "preferredName": "R. Jain",
                "firstName": "R.",
                "lastName": "Jain"
            },
            {
                "id": 37389367600,
                "preferredName": "R. de Leone",
                "firstName": "R.",
                "lastName": "de Leone"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311642",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311642",
        "articleTitle": "Certified timing verification and the transition delay of a logic circuit",
        "volume": "2",
        "issue": "3",
        "startPage": "333",
        "endPage": "342",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            },
            {
                "id": 37382984800,
                "preferredName": "A. Wang",
                "firstName": "A.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285743",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285743",
        "articleTitle": "ALADIN: a multilevel testability analyzer for VLSI system design",
        "volume": "2",
        "issue": "2",
        "startPage": "157",
        "endPage": "171",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37344445100,
                "preferredName": "M. Bombana",
                "firstName": "M.",
                "lastName": "Bombana"
            },
            {
                "id": 37344321700,
                "preferredName": "G. Buonanno",
                "firstName": "G.",
                "lastName": "Buonanno"
            },
            {
                "id": 37344446800,
                "preferredName": "P. Cavalloro",
                "firstName": "P.",
                "lastName": "Cavalloro"
            },
            {
                "id": 37298982800,
                "preferredName": "F. Ferrandi",
                "firstName": "F.",
                "lastName": "Ferrandi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37344420700,
                "preferredName": "G. Zaza",
                "firstName": "G.",
                "lastName": "Zaza"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311638",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311638",
        "articleTitle": "Design of a pipelined datapath synthesis system for digital signal processing",
        "volume": "2",
        "issue": "3",
        "startPage": "292",
        "endPage": "303",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087145912,
                "preferredName": "Hong-Shin Jun",
                "firstName": null,
                "lastName": "Hong-Shin Jun"
            },
            {
                "id": 37087256912,
                "preferredName": "Sun-Young Hwang",
                "firstName": null,
                "lastName": "Sun-Young Hwang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335016",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335016",
        "articleTitle": "Fuzzy logic approach to VLSI placement",
        "volume": "2",
        "issue": "4",
        "startPage": "489",
        "endPage": "501",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37610800000,
                "preferredName": "E.Q. Kang",
                "firstName": "E.Q.",
                "lastName": "Kang"
            },
            {
                "id": 37087142988,
                "preferredName": "Rung-Bin Lin",
                "firstName": null,
                "lastName": "Rung-Bin Lin"
            },
            {
                "id": 37330546600,
                "preferredName": "E. Shragowitz",
                "firstName": "E.",
                "lastName": "Shragowitz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311648",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311648",
        "articleTitle": "A low latency asynchronous arbitration circuit",
        "volume": "2",
        "issue": "3",
        "startPage": "372",
        "endPage": "377",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            },
            {
                "id": 37087721640,
                "preferredName": "A. Petrov",
                "firstName": "A.",
                "lastName": "Petrov"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285748",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285748",
        "articleTitle": "Partial address directory for cache access",
        "volume": "2",
        "issue": "2",
        "startPage": "226",
        "endPage": "240",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087401935,
                "preferredName": "Lishing Liu",
                "firstName": null,
                "lastName": "Lishing Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273152",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273152",
        "articleTitle": "Rate-optimal DSP synthesis by pipeline and minimum unfolding",
        "volume": "2",
        "issue": "1",
        "startPage": "81",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087199862,
                "preferredName": "Lih-Gwo Jeng",
                "firstName": null,
                "lastName": "Lih-Gwo Jeng"
            },
            {
                "id": 37087142734,
                "preferredName": "Liang-Gee Chen",
                "firstName": null,
                "lastName": "Liang-Gee Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273144",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273144",
        "articleTitle": "Pipelining communications in large VLSI/ULSI systems",
        "volume": "2",
        "issue": "1",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37344432500,
                "preferredName": "D. Audet",
                "firstName": "D.",
                "lastName": "Audet"
            },
            {
                "id": 37276922900,
                "preferredName": "Y. Savaria",
                "firstName": "Y.",
                "lastName": "Savaria"
            },
            {
                "id": 37389617600,
                "preferredName": "N. Arel",
                "firstName": "N.",
                "lastName": "Arel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273154",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273154",
        "articleTitle": "The simulation automation system (SAS); concepts, implementation, and results",
        "volume": "2",
        "issue": "1",
        "startPage": "89",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087143675,
                "preferredName": "Sungho Kang",
                "firstName": null,
                "lastName": "Sungho Kang"
            },
            {
                "id": 37273647200,
                "preferredName": "S.A. Szygenda",
                "firstName": "S.A.",
                "lastName": "Szygenda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285746",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285746",
        "articleTitle": "A syntax-directed translation for the synthesis of delay-insensitive circuits",
        "volume": "2",
        "issue": "2",
        "startPage": "196",
        "endPage": "210",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37377353400,
                "preferredName": "S.C. Leung",
                "firstName": "S.C.",
                "lastName": "Leung"
            },
            {
                "id": 37351479800,
                "preferredName": "H.F. Li",
                "firstName": "H.F.",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285742",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285742",
        "articleTitle": "Design and DCVS implementation of a self-checking bus-monitor unit for highly reliable fault-tolerant system configurations",
        "volume": "2",
        "issue": "2",
        "startPage": "149",
        "endPage": "156",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37388890500,
                "preferredName": "T. Markas",
                "firstName": "T.",
                "lastName": "Markas"
            },
            {
                "id": 38557230200,
                "preferredName": "M. Royals",
                "firstName": "M.",
                "lastName": "Royals"
            },
            {
                "id": 37341029300,
                "preferredName": "N. Kanopoulos",
                "firstName": "N.",
                "lastName": "Kanopoulos"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.311640",
        "publicationYear": "1994",
        "publicationDate": "Sept. 1994",
        "articleNumber": "311640",
        "articleTitle": "A fault-tolerant permutation network modulo arithmetic processor",
        "volume": "2",
        "issue": "3",
        "startPage": "312",
        "endPage": "319",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087209001,
                "preferredName": "Ming-Bo Lin",
                "firstName": null,
                "lastName": "Ming-Bo Lin"
            },
            {
                "id": 37295419400,
                "preferredName": "A.Y. Oruc",
                "firstName": "A.Y.",
                "lastName": "Oruc"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273150",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273150",
        "articleTitle": "Distributed control schemes for fast arbitration in large crossbar networks",
        "volume": "2",
        "issue": "1",
        "startPage": "54",
        "endPage": "67",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275116200,
                "preferredName": "J. Ghosh",
                "firstName": "J.",
                "lastName": "Ghosh"
            },
            {
                "id": 37276076900,
                "preferredName": "A. Varma",
                "firstName": "A.",
                "lastName": "Varma"
            },
            {
                "id": 37271102400,
                "preferredName": "N. Krishnamurthy",
                "firstName": "N.",
                "lastName": "Krishnamurthy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.335015",
        "publicationYear": "1994",
        "publicationDate": "Dec. 1994",
        "articleNumber": "335015",
        "articleTitle": "A C-testable carry-free divider",
        "volume": "2",
        "issue": "4",
        "startPage": "472",
        "endPage": "488",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37349390400,
                "preferredName": "H.R. Srinivas",
                "firstName": "H.R.",
                "lastName": "Srinivas"
            },
            {
                "id": 37282339700,
                "preferredName": "B. Vinnakota",
                "firstName": "B.",
                "lastName": "Vinnakota"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.285749",
        "publicationYear": "1994",
        "publicationDate": "June 1994",
        "articleNumber": "285749",
        "articleTitle": "BiCMOS logic testing",
        "volume": "2",
        "issue": "2",
        "startPage": "241",
        "endPage": "248",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282143500,
                "preferredName": "M.E. Levitt",
                "firstName": "M.E.",
                "lastName": "Levitt"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.273149",
        "publicationYear": "1994",
        "publicationDate": "March 1994",
        "articleNumber": "273149",
        "articleTitle": "Block-oriented programmable design with switching network interconnect",
        "volume": "2",
        "issue": "1",
        "startPage": "45",
        "endPage": "53",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087332554,
                "preferredName": "Ching-Wei Yeh",
                "firstName": null,
                "lastName": "Ching-Wei Yeh"
            },
            {
                "id": 37087260943,
                "preferredName": "Lung-Tien Liu",
                "firstName": null,
                "lastName": "Lung-Tien Liu"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37379431800,
                "preferredName": "T.C. Hu",
                "firstName": "T.C.",
                "lastName": "Hu"
            },
            {
                "id": 37087976077,
                "preferredName": "S. Ahmed",
                "firstName": "S.",
                "lastName": "Ahmed"
            },
            {
                "id": 37087976384,
                "preferredName": "M. Liddell",
                "firstName": "M.",
                "lastName": "Liddell"
            }
        ]
    }
]