{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562012661981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562012661983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  1 17:24:21 2019 " "Processing started: Mon Jul  1 17:24:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562012661983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562012661983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562012661984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562012662158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_baudrate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_baudrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_baudrate-ifsc " "Found design unit 1: gera_baudrate-ifsc" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662629 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_baudrate " "Found entity 1: gera_baudrate" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012662629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-ifsc " "Found design unit 1: entrada-ifsc" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662630 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012662630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_paralelo_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_paralelo_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_paralelo_serial-ifsc " "Found design unit 1: conv_paralelo_serial-ifsc" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662631 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_paralelo_serial " "Found entity 1: conv_paralelo_serial" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012662631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial-ifsc " "Found design unit 1: tx_serial-ifsc" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662632 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial " "Found entity 1: tx_serial" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012662632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_paridade-gerador_paridade_v1 " "Found design unit 1: gerador_paridade-gerador_paridade_v1" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662633 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_paridade " "Found entity 1: gerador_paridade" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012662633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012662633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_serial " "Elaborating entity \"tx_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562012662699 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "baudrate_tx tx_serial.vhd(29) " "VHDL Signal Declaration warning at tx_serial.vhd(29): used implicit default value for signal \"baudrate_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562012662701 "|tx_serial"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_baud tx_serial.vhd(95) " "Verilog HDL or VHDL warning at tx_serial.vhd(95): object \"clk_baud\" assigned a value but never read" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562012662701 "|tx_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "tx_serial.vhd" "ent" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562012662705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_paralelo_serial conv_paralelo_serial:conv " "Elaborating entity \"conv_paralelo_serial\" for hierarchy \"conv_paralelo_serial:conv\"" {  } { { "tx_serial.vhd" "conv" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562012662710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_paridade conv_paralelo_serial:conv\|gerador_paridade:paridade " "Elaborating entity \"gerador_paridade\" for hierarchy \"conv_paralelo_serial:conv\|gerador_paridade:paridade\"" {  } { { "conv_paralelo_serial.vhd" "paridade" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562012662711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_baudrate gera_baudrate:gdb " "Elaborating entity \"gera_baudrate\" for hierarchy \"gera_baudrate:gdb\"" {  } { { "tx_serial.vhd" "gdb" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562012662713 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "gera_baudrate.vhd(41) " "VHDL Subtype or Type Declaration warning at gera_baudrate.vhd(41): subtype or type has null range" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 41 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1562012662715 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd1 gera_baudrate.vhd(13) " "VHDL Signal Declaration warning at gera_baudrate.vhd(13): used implicit default value for signal \"led_baudrate_gbd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562012662715 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd2 gera_baudrate.vhd(14) " "VHDL Signal Declaration warning at gera_baudrate.vhd(14): used implicit default value for signal \"led_baudrate_gbd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562012662715 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd3 gera_baudrate.vhd(15) " "VHDL Signal Declaration warning at gera_baudrate.vhd(15): used implicit default value for signal \"led_baudrate_gbd3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562012662715 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd4 gera_baudrate.vhd(16) " "VHDL Signal Declaration warning at gera_baudrate.vhd(16): used implicit default value for signal \"led_baudrate_gbd4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562012662715 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N_9600 gera_baudrate.vhd(23) " "VHDL Signal Declaration warning at gera_baudrate.vhd(23): used explicit default value for signal \"N_9600\" because signal was never assigned a value" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562012662716 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N_1 gera_baudrate.vhd(24) " "VHDL Signal Declaration warning at gera_baudrate.vhd(24): used explicit default value for signal \"N_1\" because signal was never assigned a value" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562012662716 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N_05 gera_baudrate.vhd(25) " "VHDL Signal Declaration warning at gera_baudrate.vhd(25): used explicit default value for signal \"N_05\" because signal was never assigned a value" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562012662716 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N_025 gera_baudrate.vhd(26) " "VHDL Signal Declaration warning at gera_baudrate.vhd(26): used explicit default value for signal \"N_025\" because signal was never assigned a value" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562012662716 "|tx_serial|gera_baudrate:gdb"}
{ "Error" "EVRFX_VHDL_RIGHT_BOUND_OF_RANGE_NOT_CONSTANT" "gera_baudrate.vhd(41) " "VHDL syntax error at gera_baudrate.vhd(41): right bound of range must be a constant" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 41 0 0 } }  } 0 10454 "VHDL syntax error at %1!s!: right bound of range must be a constant" 0 0 "Quartus II" 0 -1 1562012662717 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "gera_baudrate:gdb " "Can't elaborate user hierarchy \"gera_baudrate:gdb\"" {  } { { "tx_serial.vhd" "gdb" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 107 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562012662717 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562012662813 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul  1 17:24:22 2019 " "Processing ended: Mon Jul  1 17:24:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562012662813 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562012662813 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562012662813 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562012662813 ""}
