<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:27:20.026+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:31.170+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (apply_fir_io_s_axi_U/rdata_data_reg[31]) is unused and will be removed from module apply.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1635.094 ; gain = 452.113 ; free physical = 3168 ; free virtual = 10316&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|Module Name | RTL Object                      | Inference      | Size (Depth x Width) | Primitives                     | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|apply       | hist_U/apply_hist_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1S x 16  RAM32X1S x 16   | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;&#xA;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xA;&#xA;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xA;+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xA;+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;|apply       | (A:0x18f9d)*B'' | 18     | 16     | -      | -      | 34     | 0    | 2    | -    | -    | -     | 1    | 0    | &#xA;|apply       | (A:0x18f9d)*B'' | 18     | 16     | -      | -      | 34     | 0    | 2    | -    | -    | -     | 1    | 0    | &#xA;+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;&#xA;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xA;---------------------------------------------------------------------------------&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1635.094 ; gain = 452.113 ; free physical = 3004 ; free virtual = 10151&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1645.109 ; gain = 462.129 ; free physical = 3002 ; free virtual = 10150&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Distributed RAM: Final Mapping  Report&#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|Module Name | RTL Object                      | Inference      | Size (Depth x Width) | Primitives                     | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|apply       | hist_U/apply_hist_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1S x 16  RAM32X1S x 16   | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;&#xA;&#xA;---------------------------------------------------------------------------------&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------+------+&#xA;|      |Cell      |Count |&#xA;+------+----------+------+&#xA;|1     |CARRY4    |    13|&#xA;|2     |DSP48E1_1 |     2|&#xA;|3     |LUT1      |    35|&#xA;|4     |LUT2      |     9|&#xA;|5     |LUT3      |    60|&#xA;|6     |LUT4      |    37|&#xA;|7     |LUT5      |    18|&#xA;|8     |LUT6      |    32|&#xA;|9     |RAM16X1S  |    16|&#xA;|10    |RAM32X1S  |    16|&#xA;|11    |FDRE      |   145|&#xA;|12    |FDSE      |     6|&#xA;+------+----------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+-----------------------+-------------------+------+&#xA;|      |Instance               |Module             |Cells |&#xA;+------+-----------------------+-------------------+------+&#xA;|1     |top                    |                   |   389|&#xA;|2     |  apply_fir_io_s_axi_U |apply_fir_io_s_axi |   143|&#xA;|3     |  hist_U               |apply_hist         |   101|&#xA;|4     |    apply_hist_ram_U   |apply_hist_ram     |   101|&#xA;+------+-----------------------+-------------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.141 ; gain = 474.160 ; free physical = 2997 ; free virtual = 10145&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1657.141 ; gain = 148.535 ; free physical = 3065 ; free virtual = 10213&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3070 ; free virtual = 10217" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:31.158+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WSTRB[2]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.312+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WSTRB[3]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.300+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[16]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.282+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[17]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.251+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[18]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.241+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[19]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.217+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[20]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.194+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[21]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.171+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[22]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.163+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[23]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.154+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[24]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.146+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[25]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.119+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[26]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.112+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[27]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.106+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[28]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.097+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[29]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.089+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[30]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.078+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[31]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.062+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_BRESP[0] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.052+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_BRESP[1] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.044+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_RRESP[0] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.036+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_RRESP[1] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.008+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element hist_load_reg_296_reg was removed.  [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hls/project_filters/solution1/impl/vhdl/apply.vhd:265]&#xA;DSP Report: Generating DSP mul_reg_307_reg, operation Mode is: (A:0x18f9d)*B''.&#xA;DSP Report: register mul_reg_307_reg is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: register hist_U/apply_hist_ram_U/q0_reg is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: register hist_load_reg_296_reg is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: operator apply_mul_mul_18nbkb_U1/apply_mul_mul_18nbkb_DSP48_0_U/p_cvt is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: Generating DSP tmp_8_reg_312_reg, operation Mode is: (A:0x18f9d)*B''.&#xA;DSP Report: register tmp_8_reg_312_reg is absorbed into DSP tmp_8_reg_312_reg.&#xA;DSP Report: register hist_U/apply_hist_ram_U/q0_reg is absorbed into DSP tmp_8_reg_312_reg.&#xA;DSP Report: register hist_load_reg_296_reg is absorbed into DSP tmp_8_reg_312_reg.&#xA;DSP Report: operator apply_mul_mul_18nbkb_U1/apply_mul_mul_18nbkb_DSP48_0_U/p_cvt is absorbed into DSP tmp_8_reg_312_reg." projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:19.000+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="project_filters" solutionName="solution1" date="2019-01-06T01:26:18.983+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_hist has unconnected port reset&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.469 ; gain = 126.488 ; free physical = 3367 ; free virtual = 10512&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.469 ; gain = 126.488 ; free physical = 3366 ; free virtual = 10512&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.469 ; gain = 126.488 ; free physical = 3366 ; free virtual = 10512&#xA;---------------------------------------------------------------------------------" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.226+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WSTRB[2]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.211+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WSTRB[3]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.201+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[16]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.189+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[17]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.174+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[18]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.159+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[19]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.149+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[20]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.138+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[21]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.128+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[22]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.105+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[23]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.096+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[24]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.074+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[25]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.056+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[26]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.046+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[27]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.039+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[28]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.030+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[29]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.011+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[30]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:49.004+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[31]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:25:48.969+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:23:36.455+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:46.389+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (apply_fir_io_s_axi_U/rdata_data_reg[31]) is unused and will be removed from module apply.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1635.102 ; gain = 452.113 ; free physical = 3192 ; free virtual = 10339&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|Module Name | RTL Object                      | Inference      | Size (Depth x Width) | Primitives                     | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|apply       | hist_U/apply_hist_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1S x 16  RAM32X1S x 16   | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;&#xA;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xA;&#xA;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xA;+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xA;+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;|apply       | (A:0x18f9d)*B'' | 18     | 16     | -      | -      | 34     | 0    | 2    | -    | -    | -     | 1    | 0    | &#xA;|apply       | (A:0x18f9d)*B'' | 18     | 16     | -      | -      | 34     | 0    | 2    | -    | -    | -     | 1    | 0    | &#xA;+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;&#xA;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xA;---------------------------------------------------------------------------------&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 1635.102 ; gain = 452.113 ; free physical = 3031 ; free virtual = 10178&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 1645.117 ; gain = 462.129 ; free physical = 3028 ; free virtual = 10176&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Distributed RAM: Final Mapping  Report&#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|Module Name | RTL Object                      | Inference      | Size (Depth x Width) | Primitives                     | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;|apply       | hist_U/apply_hist_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1S x 16  RAM32X1S x 16   | &#xA;+------------+---------------------------------+----------------+----------------------+--------------------------------+&#xA;&#xA;&#xA;---------------------------------------------------------------------------------&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------+------+&#xA;|      |Cell      |Count |&#xA;+------+----------+------+&#xA;|1     |CARRY4    |    13|&#xA;|2     |DSP48E1_1 |     2|&#xA;|3     |LUT1      |    35|&#xA;|4     |LUT2      |     9|&#xA;|5     |LUT3      |    60|&#xA;|6     |LUT4      |    37|&#xA;|7     |LUT5      |    18|&#xA;|8     |LUT6      |    32|&#xA;|9     |RAM16X1S  |    16|&#xA;|10    |RAM32X1S  |    16|&#xA;|11    |FDRE      |   145|&#xA;|12    |FDSE      |     6|&#xA;+------+----------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+-----------------------+-------------------+------+&#xA;|      |Instance               |Module             |Cells |&#xA;+------+-----------------------+-------------------+------+&#xA;|1     |top                    |                   |   389|&#xA;|2     |  apply_fir_io_s_axi_U |apply_fir_io_s_axi |   143|&#xA;|3     |  hist_U               |apply_hist         |   101|&#xA;|4     |    apply_hist_ram_U   |apply_hist_ram     |   101|&#xA;+------+-----------------------+-------------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.148 ; gain = 474.160 ; free physical = 3024 ; free virtual = 10171&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1657.148 ; gain = 148.535 ; free physical = 3091 ; free virtual = 10238&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1657.156 ; gain = 474.160 ; free physical = 3091 ; free virtual = 10238" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:45.417+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WSTRB[2]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.711+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WSTRB[3]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.700+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[16]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.680+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[17]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.673+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[18]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.655+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[19]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.634+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[20]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.618+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[21]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.610+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[22]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.605+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[23]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.595+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[24]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.573+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[25]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.536+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[26]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.517+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[27]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.504+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[28]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.490+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[29]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.484+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[30]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.477+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply has unconnected port s_axi_fir_io_WDATA[31]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.467+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_BRESP[0] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.458+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_BRESP[1] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.448+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_RRESP[0] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.443+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design apply has port s_axi_fir_io_RRESP[1] driven by constant 0" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.432+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element hist_load_reg_296_reg was removed.  [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hls/project_filters/solution1/impl/vhdl/apply.vhd:265]&#xA;DSP Report: Generating DSP mul_reg_307_reg, operation Mode is: (A:0x18f9d)*B''.&#xA;DSP Report: register mul_reg_307_reg is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: register hist_U/apply_hist_ram_U/q0_reg is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: register hist_load_reg_296_reg is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: operator apply_mul_mul_18nbkb_U1/apply_mul_mul_18nbkb_DSP48_0_U/p_cvt is absorbed into DSP mul_reg_307_reg.&#xA;DSP Report: Generating DSP tmp_8_reg_312_reg, operation Mode is: (A:0x18f9d)*B''.&#xA;DSP Report: register tmp_8_reg_312_reg is absorbed into DSP tmp_8_reg_312_reg.&#xA;DSP Report: register hist_U/apply_hist_ram_U/q0_reg is absorbed into DSP tmp_8_reg_312_reg.&#xA;DSP Report: register hist_load_reg_296_reg is absorbed into DSP tmp_8_reg_312_reg.&#xA;DSP Report: operator apply_mul_mul_18nbkb_U1/apply_mul_mul_18nbkb_DSP48_0_U/p_cvt is absorbed into DSP tmp_8_reg_312_reg." projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.422+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:30.406+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_hist has unconnected port reset&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.477 ; gain = 126.488 ; free physical = 3387 ; free virtual = 10532&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.477 ; gain = 126.488 ; free physical = 3387 ; free virtual = 10532&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.477 ; gain = 126.488 ; free physical = 3387 ; free virtual = 10532&#xA;---------------------------------------------------------------------------------" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.633+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WSTRB[2]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.600+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WSTRB[3]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.590+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[16]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.581+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[17]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.574+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[18]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.557+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[19]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.537+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[20]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.516+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[21]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.495+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[22]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.477+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[23]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.462+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[24]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.447+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[25]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.440+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[26]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.430+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[27]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.421+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[28]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.416+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[29]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.410+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[30]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.405+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design apply_fir_io_s_axi has unconnected port WDATA[31]" projectName="project_filters" solutionName="solution1" date="2019-01-06T01:22:00.385+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
