\hypertarget{struct_u_s_a_r_t___clock_init_type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___clock_init_type_def}\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}


U\+S\+A\+RT Clock Init Structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+usart.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a17b0a201922d9d4bad57583b9766904a}{U\+S\+A\+R\+T\+\_\+\+Clock}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_ab6507c7489a2e05e4ef1ade9fbf057d5}{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_ae8d00e2e6f99439097a1b56cd33dd9f4}{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a998735e29b6f77d3e993d8d34c74cbca}{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT Clock Init Structure definition. 



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a17b0a201922d9d4bad57583b9766904a}\label{struct_u_s_a_r_t___clock_init_type_def_a17b0a201922d9d4bad57583b9766904a}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_Clock@{USART\_Clock}}
\index{USART\_Clock@{USART\_Clock}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\subsubsection{\texorpdfstring{USART\_Clock}{USART\_Clock}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Clock}

Specifies whether the U\+S\+A\+RT clock is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___u_s_a_r_t___clock}{U\+S\+A\+R\+T\+\_\+\+Clock}} \mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_ae8d00e2e6f99439097a1b56cd33dd9f4}\label{struct_u_s_a_r_t___clock_init_type_def_ae8d00e2e6f99439097a1b56cd33dd9f4}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_CPHA@{USART\_CPHA}}
\index{USART\_CPHA@{USART\_CPHA}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\subsubsection{\texorpdfstring{USART\_CPHA}{USART\_CPHA}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \mbox{\hyperlink{group___u_s_a_r_t___clock___phase}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Phase}} \mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_ab6507c7489a2e05e4ef1ade9fbf057d5}\label{struct_u_s_a_r_t___clock_init_type_def_ab6507c7489a2e05e4ef1ade9fbf057d5}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_CPOL@{USART\_CPOL}}
\index{USART\_CPOL@{USART\_CPOL}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\subsubsection{\texorpdfstring{USART\_CPOL}{USART\_CPOL}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}

Specifies the steady state value of the serial clock. This parameter can be a value of \mbox{\hyperlink{group___u_s_a_r_t___clock___polarity}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Polarity}} \mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a998735e29b6f77d3e993d8d34c74cbca}\label{struct_u_s_a_r_t___clock_init_type_def_a998735e29b6f77d3e993d8d34c74cbca}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_LastBit@{USART\_LastBit}}
\index{USART\_LastBit@{USART\_LastBit}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\subsubsection{\texorpdfstring{USART\_LastBit}{USART\_LastBit}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Last\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (M\+SB) has to be output on the S\+C\+LK pin in synchronous mode. This parameter can be a value of \mbox{\hyperlink{group___u_s_a_r_t___last___bit}{U\+S\+A\+R\+T\+\_\+\+Last\+\_\+\+Bit}} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__usart_8h}{stm32f10x\+\_\+usart.\+h}}\end{DoxyCompactItemize}
