================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Jan 30 10:04:52 UTC 2026
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         proj_tensor_slice_test
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  virtexuplus
    * Target device:   xcvu9p-flga2104-2-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              7
FF:               136
DSP:              8
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 0.853       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                             | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                             | 7   | 136 | 8   |      |      |     |        |      |         |          |        |
|   (inst)                         | 2   | 132 |     |      |      |     |        |      |         |          |        |
|   grp_tensor_slice_wrapper_fu_44 | 5   | 4   | 8   |      |      |     |        |      |         |          |        |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.12%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.12%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 22167     | 3      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.65   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN     | ENDPOINT PIN                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                    |                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.147 | ap_CS_fsm_reg[0]/C | grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST/CEP    |            1 |          8 |          0.615 |          0.240 |        0.375 |
| Path2 | 4.147 | ap_CS_fsm_reg[0]/C | grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST/CEP |            1 |          8 |          0.615 |          0.240 |        0.375 |
| Path3 | 4.147 | ap_CS_fsm_reg[0]/C | grp_tensor_slice_wrapper_fu_44/c_data_out0__1/DSP_OUTPUT_INST/CEP |            1 |          8 |          0.615 |          0.240 |        0.375 |
| Path4 | 4.147 | ap_CS_fsm_reg[0]/C | grp_tensor_slice_wrapper_fu_44/c_data_out0__2/DSP_OUTPUT_INST/CEP |            1 |          8 |          0.615 |          0.240 |        0.375 |
| Path5 | 4.147 | ap_CS_fsm_reg[0]/C | grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CEP |            1 |          8 |          0.615 |          0.240 |        0.375 |
+-------+-------+--------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------+------------------------+
    | Path1 Cells                                                   | Primitive Type         |
    +---------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__1/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------+------------------------+
    | Path2 Cells                                                   | Primitive Type         |
    +---------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__1/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------+------------------------+
    | Path3 Cells                                                   | Primitive Type         |
    +---------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__1/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------+------------------------+
    | Path4 Cells                                                   | Primitive Type         |
    +---------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__1/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------+------------------------+
    | Path5 Cells                                                   | Primitive Type         |
    +---------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0/DSP_OUTPUT_INST    | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__0/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__1/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[0]                                              | REGISTER.SDR.FDSE      |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1                | CLB.LUT.LUT5           |
    | grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------------+
| Report Type              | Report Location                                                          |
+--------------------------+--------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/tensor_slice_test_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/tensor_slice_test_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/tensor_slice_test_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/tensor_slice_test_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/tensor_slice_test_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/tensor_slice_test_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------------+


