0.6
2017.3
Oct  4 2017
20:11:37
Z:/Downloads/MSD_coursework/Stage1_clkdiv/coursework.sim/sim_1/synth/timing/xsim/clkdiv_tb_time_synth.v,1513237749,verilog,,,,clkdiv;glbl,,,,,,,,
Z:/Downloads/MSD_coursework/Stage1_clkdiv/coursework.srcs/sim_1/imports/Downloads/clkdiv_tb.vhd,1512989387,vhdl,,,,clkdiv_tb,,,,,,,,
