module Reg_1 (
    input wire crypto_clk, crypto_rstn, zeroize,
    input wire D_in,
    output reg D_out
);

always @(posedge crypto_clk or negedge crypto_rstn) begin
    if (!crypto_rstn) begin
        D_out <= 'b0;
    end
    else if (zeroize) begin
        D_out <= 'b0;
    end
    else begin
        D_out <= D_in;
    end
end
    
endmodule