Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:28
gem5 executing on mnemosyne23.ecn.purdue.edu, pid 5912
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42cc668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42d46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42dc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42e76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42ef6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42796d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42816d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e428b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42946d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e429c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42a66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42ae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42386d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e424a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e425d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42656d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e426e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41f76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41ff6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42096d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42126d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e421c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e42256d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e422e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41b76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41c06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41ca6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41d36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41dc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41e46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41ee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41766d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e417f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41886d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41926d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e419b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41a46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41ad6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41486d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41516d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e415a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41636d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e416c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41756d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40fe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41086d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41116d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e411b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e41246d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e412d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40b66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40bf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40c86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40d16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40da6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40e26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40ec6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40f46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e407e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40e40866d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40913c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4091e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4097898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40a2320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40a2d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40aa7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40b4278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40b4cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e403a748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40471d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4047c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e404d6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4057128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4057b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e405d5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4069080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4069ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4073550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4073f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3ffda20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e40044a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4004ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e400c978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4017400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4017e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e401f8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4028358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e4028da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e402f828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fbb2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fbbcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fc3780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fce208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fcec50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fd36d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fde160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fdeba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fe7630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3ff00b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3ff0b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f7a588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f7afd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f85a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f8d4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f8df28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f939b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f9e438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f9ee80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fa5908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fb0390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3fb0dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f38860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f412e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f41d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f487b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f54240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f54c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f5d710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e50150b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e5015b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3f6c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3ef6080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3ef6ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40e3eff550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3effe80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f060f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f06320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f06550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f06780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f069b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f06be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f06e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f13080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f132b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f134e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f13710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f13940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f13b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f13da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40e3f13fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f40e3ec5ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f40e3ece550>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52166196885500 because a thread reached the max instruction count
