#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x244c9a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x244cb30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2457750 .functor NOT 1, L_0x2481d10, C4<0>, C4<0>, C4<0>;
L_0x2481a70 .functor XOR 1, L_0x2481910, L_0x24819d0, C4<0>, C4<0>;
L_0x2481c00 .functor XOR 1, L_0x2481a70, L_0x2481b30, C4<0>, C4<0>;
v0x247dfe0_0 .net *"_ivl_10", 0 0, L_0x2481b30;  1 drivers
v0x247e0e0_0 .net *"_ivl_12", 0 0, L_0x2481c00;  1 drivers
v0x247e1c0_0 .net *"_ivl_2", 0 0, L_0x247ff90;  1 drivers
v0x247e280_0 .net *"_ivl_4", 0 0, L_0x2481910;  1 drivers
v0x247e360_0 .net *"_ivl_6", 0 0, L_0x24819d0;  1 drivers
v0x247e490_0 .net *"_ivl_8", 0 0, L_0x2481a70;  1 drivers
v0x247e570_0 .net "a", 0 0, v0x247b060_0;  1 drivers
v0x247e610_0 .net "b", 0 0, v0x247b100_0;  1 drivers
v0x247e6b0_0 .net "c", 0 0, v0x247b1a0_0;  1 drivers
v0x247e750_0 .var "clk", 0 0;
v0x247e7f0_0 .net "d", 0 0, v0x247b2e0_0;  1 drivers
v0x247e890_0 .net "q_dut", 0 0, L_0x24817b0;  1 drivers
v0x247e930_0 .net "q_ref", 0 0, L_0x247efd0;  1 drivers
v0x247e9d0_0 .var/2u "stats1", 159 0;
v0x247ea70_0 .var/2u "strobe", 0 0;
v0x247eb10_0 .net "tb_match", 0 0, L_0x2481d10;  1 drivers
v0x247ebd0_0 .net "tb_mismatch", 0 0, L_0x2457750;  1 drivers
v0x247ec90_0 .net "wavedrom_enable", 0 0, v0x247b3d0_0;  1 drivers
v0x247ed30_0 .net "wavedrom_title", 511 0, v0x247b470_0;  1 drivers
L_0x247ff90 .concat [ 1 0 0 0], L_0x247efd0;
L_0x2481910 .concat [ 1 0 0 0], L_0x247efd0;
L_0x24819d0 .concat [ 1 0 0 0], L_0x24817b0;
L_0x2481b30 .concat [ 1 0 0 0], L_0x247efd0;
L_0x2481d10 .cmp/eeq 1, L_0x247ff90, L_0x2481c00;
S_0x244ccc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x244cb30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2438ea0 .functor NOT 1, v0x247b060_0, C4<0>, C4<0>, C4<0>;
L_0x244d420 .functor XOR 1, L_0x2438ea0, v0x247b100_0, C4<0>, C4<0>;
L_0x24577c0 .functor XOR 1, L_0x244d420, v0x247b1a0_0, C4<0>, C4<0>;
L_0x247efd0 .functor XOR 1, L_0x24577c0, v0x247b2e0_0, C4<0>, C4<0>;
v0x24579c0_0 .net *"_ivl_0", 0 0, L_0x2438ea0;  1 drivers
v0x2457a60_0 .net *"_ivl_2", 0 0, L_0x244d420;  1 drivers
v0x2438ff0_0 .net *"_ivl_4", 0 0, L_0x24577c0;  1 drivers
v0x2439090_0 .net "a", 0 0, v0x247b060_0;  alias, 1 drivers
v0x247a420_0 .net "b", 0 0, v0x247b100_0;  alias, 1 drivers
v0x247a530_0 .net "c", 0 0, v0x247b1a0_0;  alias, 1 drivers
v0x247a5f0_0 .net "d", 0 0, v0x247b2e0_0;  alias, 1 drivers
v0x247a6b0_0 .net "q", 0 0, L_0x247efd0;  alias, 1 drivers
S_0x247a810 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x244cb30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x247b060_0 .var "a", 0 0;
v0x247b100_0 .var "b", 0 0;
v0x247b1a0_0 .var "c", 0 0;
v0x247b240_0 .net "clk", 0 0, v0x247e750_0;  1 drivers
v0x247b2e0_0 .var "d", 0 0;
v0x247b3d0_0 .var "wavedrom_enable", 0 0;
v0x247b470_0 .var "wavedrom_title", 511 0;
E_0x2447900/0 .event negedge, v0x247b240_0;
E_0x2447900/1 .event posedge, v0x247b240_0;
E_0x2447900 .event/or E_0x2447900/0, E_0x2447900/1;
E_0x2447b50 .event posedge, v0x247b240_0;
E_0x24319f0 .event negedge, v0x247b240_0;
S_0x247ab60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x247a810;
 .timescale -12 -12;
v0x247ad60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x247ae60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x247a810;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x247b5d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x244cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x247f100 .functor NOT 1, v0x247b060_0, C4<0>, C4<0>, C4<0>;
L_0x247f170 .functor NOT 1, v0x247b100_0, C4<0>, C4<0>, C4<0>;
L_0x247f200 .functor AND 1, L_0x247f100, L_0x247f170, C4<1>, C4<1>;
L_0x247f2c0 .functor NOT 1, v0x247b1a0_0, C4<0>, C4<0>, C4<0>;
L_0x247f360 .functor AND 1, L_0x247f200, L_0x247f2c0, C4<1>, C4<1>;
L_0x247f470 .functor NOT 1, v0x247b2e0_0, C4<0>, C4<0>, C4<0>;
L_0x247f520 .functor AND 1, L_0x247f360, L_0x247f470, C4<1>, C4<1>;
L_0x247f630 .functor NOT 1, v0x247b100_0, C4<0>, C4<0>, C4<0>;
L_0x247f6f0 .functor AND 1, v0x247b060_0, L_0x247f630, C4<1>, C4<1>;
L_0x247f7b0 .functor NOT 1, v0x247b1a0_0, C4<0>, C4<0>, C4<0>;
L_0x247f880 .functor AND 1, L_0x247f6f0, L_0x247f7b0, C4<1>, C4<1>;
L_0x247f940 .functor AND 1, L_0x247f880, v0x247b2e0_0, C4<1>, C4<1>;
L_0x247fa70 .functor OR 1, L_0x247f520, L_0x247f940, C4<0>, C4<0>;
L_0x247fb80 .functor NOT 1, v0x247b100_0, C4<0>, C4<0>, C4<0>;
L_0x247fa00 .functor AND 1, v0x247b060_0, L_0x247fb80, C4<1>, C4<1>;
L_0x247fcc0 .functor AND 1, L_0x247fa00, v0x247b1a0_0, C4<1>, C4<1>;
L_0x247fe10 .functor NOT 1, v0x247b2e0_0, C4<0>, C4<0>, C4<0>;
L_0x247fe80 .functor AND 1, L_0x247fcc0, L_0x247fe10, C4<1>, C4<1>;
L_0x2480030 .functor OR 1, L_0x247fa70, L_0x247fe80, C4<0>, C4<0>;
L_0x2480140 .functor AND 1, v0x247b060_0, v0x247b100_0, C4<1>, C4<1>;
L_0x2480480 .functor NOT 1, v0x247b1a0_0, C4<0>, C4<0>, C4<0>;
L_0x2480600 .functor AND 1, L_0x2480140, L_0x2480480, C4<1>, C4<1>;
L_0x24807d0 .functor NOT 1, v0x247b2e0_0, C4<0>, C4<0>, C4<0>;
L_0x2480950 .functor AND 1, L_0x2480600, L_0x24807d0, C4<1>, C4<1>;
L_0x2480b30 .functor OR 1, L_0x2480030, L_0x2480950, C4<0>, C4<0>;
L_0x2480c40 .functor AND 1, v0x247b060_0, v0x247b100_0, C4<1>, C4<1>;
L_0x2480d90 .functor NOT 1, v0x247b1a0_0, C4<0>, C4<0>, C4<0>;
L_0x2480e00 .functor AND 1, L_0x2480c40, L_0x2480d90, C4<1>, C4<1>;
L_0x2481000 .functor AND 1, L_0x2480e00, v0x247b2e0_0, C4<1>, C4<1>;
L_0x24810c0 .functor OR 1, L_0x2480b30, L_0x2481000, C4<0>, C4<0>;
L_0x24812d0 .functor AND 1, v0x247b060_0, v0x247b100_0, C4<1>, C4<1>;
L_0x2481340 .functor AND 1, L_0x24812d0, v0x247b1a0_0, C4<1>, C4<1>;
L_0x2481510 .functor NOT 1, v0x247b2e0_0, C4<0>, C4<0>, C4<0>;
L_0x2481580 .functor AND 1, L_0x2481340, L_0x2481510, C4<1>, C4<1>;
L_0x24817b0 .functor OR 1, L_0x24810c0, L_0x2481580, C4<0>, C4<0>;
v0x247b8c0_0 .net *"_ivl_0", 0 0, L_0x247f100;  1 drivers
v0x247b9a0_0 .net *"_ivl_10", 0 0, L_0x247f470;  1 drivers
v0x247ba80_0 .net *"_ivl_12", 0 0, L_0x247f520;  1 drivers
v0x247bb70_0 .net *"_ivl_14", 0 0, L_0x247f630;  1 drivers
v0x247bc50_0 .net *"_ivl_16", 0 0, L_0x247f6f0;  1 drivers
v0x247bd80_0 .net *"_ivl_18", 0 0, L_0x247f7b0;  1 drivers
v0x247be60_0 .net *"_ivl_2", 0 0, L_0x247f170;  1 drivers
v0x247bf40_0 .net *"_ivl_20", 0 0, L_0x247f880;  1 drivers
v0x247c020_0 .net *"_ivl_22", 0 0, L_0x247f940;  1 drivers
v0x247c100_0 .net *"_ivl_24", 0 0, L_0x247fa70;  1 drivers
v0x247c1e0_0 .net *"_ivl_26", 0 0, L_0x247fb80;  1 drivers
v0x247c2c0_0 .net *"_ivl_28", 0 0, L_0x247fa00;  1 drivers
v0x247c3a0_0 .net *"_ivl_30", 0 0, L_0x247fcc0;  1 drivers
v0x247c480_0 .net *"_ivl_32", 0 0, L_0x247fe10;  1 drivers
v0x247c560_0 .net *"_ivl_34", 0 0, L_0x247fe80;  1 drivers
v0x247c640_0 .net *"_ivl_36", 0 0, L_0x2480030;  1 drivers
v0x247c720_0 .net *"_ivl_38", 0 0, L_0x2480140;  1 drivers
v0x247c800_0 .net *"_ivl_4", 0 0, L_0x247f200;  1 drivers
v0x247c8e0_0 .net *"_ivl_40", 0 0, L_0x2480480;  1 drivers
v0x247c9c0_0 .net *"_ivl_42", 0 0, L_0x2480600;  1 drivers
v0x247caa0_0 .net *"_ivl_44", 0 0, L_0x24807d0;  1 drivers
v0x247cb80_0 .net *"_ivl_46", 0 0, L_0x2480950;  1 drivers
v0x247cc60_0 .net *"_ivl_48", 0 0, L_0x2480b30;  1 drivers
v0x247cd40_0 .net *"_ivl_50", 0 0, L_0x2480c40;  1 drivers
v0x247ce20_0 .net *"_ivl_52", 0 0, L_0x2480d90;  1 drivers
v0x247cf00_0 .net *"_ivl_54", 0 0, L_0x2480e00;  1 drivers
v0x247cfe0_0 .net *"_ivl_56", 0 0, L_0x2481000;  1 drivers
v0x247d0c0_0 .net *"_ivl_58", 0 0, L_0x24810c0;  1 drivers
v0x247d1a0_0 .net *"_ivl_6", 0 0, L_0x247f2c0;  1 drivers
v0x247d280_0 .net *"_ivl_60", 0 0, L_0x24812d0;  1 drivers
v0x247d360_0 .net *"_ivl_62", 0 0, L_0x2481340;  1 drivers
v0x247d440_0 .net *"_ivl_64", 0 0, L_0x2481510;  1 drivers
v0x247d520_0 .net *"_ivl_66", 0 0, L_0x2481580;  1 drivers
v0x247d810_0 .net *"_ivl_8", 0 0, L_0x247f360;  1 drivers
v0x247d8f0_0 .net "a", 0 0, v0x247b060_0;  alias, 1 drivers
v0x247d990_0 .net "b", 0 0, v0x247b100_0;  alias, 1 drivers
v0x247da80_0 .net "c", 0 0, v0x247b1a0_0;  alias, 1 drivers
v0x247db70_0 .net "d", 0 0, v0x247b2e0_0;  alias, 1 drivers
v0x247dc60_0 .net "q", 0 0, L_0x24817b0;  alias, 1 drivers
S_0x247ddc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x244cb30;
 .timescale -12 -12;
E_0x24476a0 .event anyedge, v0x247ea70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x247ea70_0;
    %nor/r;
    %assign/vec4 v0x247ea70_0, 0;
    %wait E_0x24476a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x247a810;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x247b2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b100_0, 0;
    %assign/vec4 v0x247b060_0, 0;
    %wait E_0x24319f0;
    %wait E_0x2447b50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x247b2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b100_0, 0;
    %assign/vec4 v0x247b060_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2447900;
    %load/vec4 v0x247b060_0;
    %load/vec4 v0x247b100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x247b1a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x247b2e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x247b2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b100_0, 0;
    %assign/vec4 v0x247b060_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x247ae60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2447900;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x247b2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x247b100_0, 0;
    %assign/vec4 v0x247b060_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x244cb30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x247e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x247ea70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x244cb30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x247e750_0;
    %inv;
    %store/vec4 v0x247e750_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x244cb30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x247b240_0, v0x247ebd0_0, v0x247e570_0, v0x247e610_0, v0x247e6b0_0, v0x247e7f0_0, v0x247e930_0, v0x247e890_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x244cb30;
T_7 ;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x244cb30;
T_8 ;
    %wait E_0x2447900;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247e9d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247e9d0_0, 4, 32;
    %load/vec4 v0x247eb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247e9d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247e9d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247e9d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x247e930_0;
    %load/vec4 v0x247e930_0;
    %load/vec4 v0x247e890_0;
    %xor;
    %load/vec4 v0x247e930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247e9d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x247e9d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247e9d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit2/iter0/response15/top_module.sv";
