// Seed: 3539467935
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output id_9
);
  type_15(
      id_8, 1, id_5, 1, id_3 ^ 1
  );
  reg id_10;
  `define pp_10 0
  always @(posedge id_3) begin
    id_6 <= (id_0);
    if (1) id_10 <= 1;
    else id_10 <= id_0;
  end
endmodule
