#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\va_math.vpi";
S_00000291d1a7d3b0 .scope module, "tb_shiftreg" "tb_shiftreg" 2 1;
 .timescale 0 0;
P_00000291d1a79000 .param/l "n" 0 2 2, +C4<00000000000000000000000000000100>;
v00000291d1a7d770_0 .var "CLK", 0 0;
v00000291d1a7b960_0 .var "EN", 0 0;
v00000291d1a7ba00_0 .net "Q", 3 0, v00000291d1a7b670_0;  1 drivers
v00000291d1a7baa0_0 .var "in", 0 0;
S_00000291d1a7d540 .scope module, "shifte" "shiftreg" 2 6, 3 1 0, S_00000291d1a7d3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Q";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "CLK";
P_00000291d1a79240 .param/l "n" 0 3 2, +C4<00000000000000000000000000000100>;
v00000291d1a7b5d0_0 .net "CLK", 0 0, v00000291d1a7d770_0;  1 drivers
v00000291d1982c30_0 .net "EN", 0 0, v00000291d1a7b960_0;  1 drivers
v00000291d1a7b670_0 .var "Q", 3 0;
v00000291d1a7d6d0_0 .net "in", 0 0, v00000291d1a7baa0_0;  1 drivers
E_00000291d1a794c0 .event posedge, v00000291d1a7b5d0_0;
    .scope S_00000291d1a7d540;
T_0 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000291d1a7b670_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00000291d1a7d540;
T_1 ;
    %wait E_00000291d1a794c0;
    %load/vec4 v00000291d1982c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000291d1a7d6d0_0;
    %load/vec4 v00000291d1a7b670_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000291d1a7b670_0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000291d1a7d3b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291d1a7d770_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000291d1a7d3b0;
T_3 ;
    %delay 2, 0;
    %load/vec4 v00000291d1a7d770_0;
    %inv;
    %store/vec4 v00000291d1a7d770_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000291d1a7d3b0;
T_4 ;
    %vpi_call 2 17 "$monitor", $time, " EN=%b in=%b Q=%b\012", v00000291d1a7b960_0, v00000291d1a7baa0_0, v00000291d1a7ba00_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000291d1a7d3b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291d1a7baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291d1a7b960_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291d1a7baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291d1a7b960_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291d1a7baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291d1a7b960_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291d1a7baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291d1a7b960_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_shiftreg.v";
    "shiftreg.v";
