[
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173329",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173329",
        "articleTitle": "Delay-fault diagnosis by critical-path tracing",
        "volume": "9",
        "issue": "4",
        "startPage": "27",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37273565500,
                "preferredName": "P. Girard",
                "firstName": "P.",
                "lastName": "Girard"
            },
            {
                "id": 37295734900,
                "preferredName": "C. Landrault",
                "firstName": "C.",
                "lastName": "Landrault"
            },
            {
                "id": 37272563100,
                "preferredName": "S. Pravossoudovitch",
                "firstName": "S.",
                "lastName": "Pravossoudovitch"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173326",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173326",
        "articleTitle": "System specification with the SpecCharts language",
        "volume": "9",
        "issue": "4",
        "startPage": "6",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173331",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173331",
        "articleTitle": "A fast partitioning method for PLA-based FPGAs",
        "volume": "9",
        "issue": "4",
        "startPage": "34",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37389733400,
                "preferredName": "Z. Hasan",
                "firstName": "Z.",
                "lastName": "Hasan"
            },
            {
                "id": 38184031600,
                "preferredName": "D. Harrison",
                "firstName": "D.",
                "lastName": "Harrison"
            },
            {
                "id": 37282519700,
                "preferredName": "M. Ciesielski",
                "firstName": "M.",
                "lastName": "Ciesielski"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173328",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173328",
        "articleTitle": "An efficient signature computation method",
        "volume": "9",
        "issue": "4",
        "startPage": "22",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37273588500,
                "preferredName": "K.K. Saluja",
                "firstName": "K.K.",
                "lastName": "Saluja"
            },
            {
                "id": 37087987096,
                "preferredName": "C.-F. See",
                "firstName": "C.-F.",
                "lastName": "See"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173335",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173335",
        "articleTitle": "IEEE P1149.5 Module Test and Maintenance Bus",
        "volume": "9",
        "issue": "4",
        "startPage": "62",
        "endPage": "65",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37357093500,
                "preferredName": "P. McHugh",
                "firstName": "P.",
                "lastName": "McHugh"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.156161",
        "publicationYear": "1992",
        "publicationDate": "Sept. 1992",
        "articleNumber": "156161",
        "articleTitle": "Boundary-scan update-IEEE P1149.2 description and status report",
        "volume": "9",
        "issue": "3",
        "startPage": "79",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37330156200,
                "preferredName": "B. Dervisoglu",
                "firstName": "B.",
                "lastName": "Dervisoglu"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173327",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173327",
        "articleTitle": "A behavioral fault simulator for Ideal",
        "volume": "9",
        "issue": "4",
        "startPage": "14",
        "endPage": "21",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37281268900,
                "preferredName": "A. Khoche",
                "firstName": "A.",
                "lastName": "Khoche"
            },
            {
                "id": 37352311400,
                "preferredName": "S.D. Sherlekar",
                "firstName": "S.D.",
                "lastName": "Sherlekar"
            },
            {
                "id": 37355292800,
                "preferredName": "G. Venkatesh",
                "firstName": "G.",
                "lastName": "Venkatesh"
            },
            {
                "id": 38226762300,
                "preferredName": "R. Venkateswaran",
                "firstName": "R.",
                "lastName": "Venkateswaran"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.143148",
        "publicationYear": "1992",
        "publicationDate": "June 1992",
        "articleNumber": "143148",
        "articleTitle": "A D&T special report-boundary scan: and end-of-term report-IEEE Std 1149.1 survey results",
        "volume": "9",
        "issue": "2",
        "startPage": "82",
        "endPage": "85",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37352463700,
                "preferredName": "C. Maunder",
                "firstName": "C.",
                "lastName": "Maunder"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173333",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173333",
        "articleTitle": "An MPGA-like FPGA",
        "volume": "9",
        "issue": "4",
        "startPage": "51",
        "endPage": "60",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37089134891,
                "preferredName": "D. Marple",
                "firstName": "D.",
                "lastName": "Marple"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.124515",
        "publicationYear": "1992",
        "publicationDate": "March 1992",
        "articleNumber": "124515",
        "articleTitle": "Analog circuit fault diagnosis based on sensitivity computation and functional testing",
        "volume": "9",
        "issue": "1",
        "startPage": "30",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37330697900,
                "preferredName": "M. Slamani",
                "firstName": "M.",
                "lastName": "Slamani"
            },
            {
                "id": 37299691100,
                "preferredName": "B. Kaminska",
                "firstName": "B.",
                "lastName": "Kaminska"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.156154",
        "publicationYear": "1992",
        "publicationDate": "Sept. 1992",
        "articleNumber": "156154",
        "articleTitle": "DAG-Map: graph-based FPGA technology mapping for delay optimization",
        "volume": "9",
        "issue": "3",
        "startPage": "7",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37278251200,
                "preferredName": "K.-C. Chen",
                "firstName": "K.-C.",
                "lastName": "Chen"
            },
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37277996000,
                "preferredName": "Y. Ding",
                "firstName": "Y.",
                "lastName": "Ding"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37390788300,
                "preferredName": "P. Trajmar",
                "firstName": "P.",
                "lastName": "Trajmar"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.143143",
        "publicationYear": "1992",
        "publicationDate": "June 1992",
        "articleNumber": "143143",
        "articleTitle": "DSS: a distributed high-level synthesis system",
        "volume": "9",
        "issue": "2",
        "startPage": "18",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37382208300,
                "preferredName": "J. Roy",
                "firstName": "J.",
                "lastName": "Roy"
            },
            {
                "id": 37343824000,
                "preferredName": "N. Kumar",
                "firstName": "N.",
                "lastName": "Kumar"
            },
            {
                "id": 37379846100,
                "preferredName": "R. Dutta",
                "firstName": "R.",
                "lastName": "Dutta"
            },
            {
                "id": 38225292600,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.156155",
        "publicationYear": "1992",
        "publicationDate": "Sept. 1992",
        "articleNumber": "156155",
        "articleTitle": "AnyBoard: an FPGA-based, reconfigurable system",
        "volume": "9",
        "issue": "3",
        "startPage": "21",
        "endPage": "30",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37320729400,
                "preferredName": "D.E. Van den Bout",
                "firstName": "D.E.",
                "lastName": "Van den Bout"
            },
            {
                "id": 37087172999,
                "preferredName": "J.N. Morris",
                "firstName": "J.N.",
                "lastName": "Morris"
            },
            {
                "id": 37389129300,
                "preferredName": "D. Thomae",
                "firstName": "D.",
                "lastName": "Thomae"
            },
            {
                "id": 37087172960,
                "preferredName": "S. Labrozzi",
                "firstName": "S.",
                "lastName": "Labrozzi"
            },
            {
                "id": 37087173674,
                "preferredName": "S. Wingo",
                "firstName": "S.",
                "lastName": "Wingo"
            },
            {
                "id": 37087173827,
                "preferredName": "D. Hallman",
                "firstName": "D.",
                "lastName": "Hallman"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.124518",
        "publicationYear": "1992",
        "publicationDate": "March 1992",
        "articleNumber": "124518",
        "articleTitle": "Advanced fault collapsing (logic circuits testing)",
        "volume": "9",
        "issue": "1",
        "startPage": "64",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37087740308,
                "preferredName": "A. Lloy",
                "firstName": "A.",
                "lastName": "Lloy"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.143145",
        "publicationYear": "1992",
        "publicationDate": "June 1992",
        "articleNumber": "143145",
        "articleTitle": "Formal verification of VHDL descriptions in the Prevail environment",
        "volume": "9",
        "issue": "2",
        "startPage": "42",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37265036800,
                "preferredName": "D.D. Borrione",
                "firstName": "D.D.",
                "lastName": "Borrione"
            },
            {
                "id": 37320426300,
                "preferredName": "L.V. Pierre",
                "firstName": "L.V.",
                "lastName": "Pierre"
            },
            {
                "id": 37089131266,
                "preferredName": "A.M. Salem",
                "firstName": "A.M.",
                "lastName": "Salem"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.124514",
        "publicationYear": "1992",
        "publicationDate": "March 1992",
        "articleNumber": "124514",
        "articleTitle": "Fault diagnosis in analog circuits using element modulation",
        "volume": "9",
        "issue": "1",
        "startPage": "19",
        "endPage": "29",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37417036800,
                "preferredName": "A. Walker",
                "firstName": "A.",
                "lastName": "Walker"
            },
            {
                "id": 37281705000,
                "preferredName": "W.E. Alexander",
                "firstName": "W.E.",
                "lastName": "Alexander"
            },
            {
                "id": 37274086800,
                "preferredName": "P.K. Lala",
                "firstName": "P.K.",
                "lastName": "Lala"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.124513",
        "publicationYear": "1992",
        "publicationDate": "March 1992",
        "articleNumber": "124513",
        "articleTitle": "Techniques for synthesis of analog integrated circuits",
        "volume": "9",
        "issue": "1",
        "startPage": "8",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37351773500,
                "preferredName": "B.A.A. Antao",
                "firstName": "B.A.A.",
                "lastName": "Antao"
            },
            {
                "id": 37325267500,
                "preferredName": "A.J. Brodersen",
                "firstName": "A.J.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.124519",
        "publicationYear": "1992",
        "publicationDate": "March 1992",
        "articleNumber": "124519",
        "articleTitle": "Empirical failure analysis and validation of fault models in CMOS VLSI circuits",
        "volume": "9",
        "issue": "1",
        "startPage": "72",
        "endPage": "83",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37442335200,
                "preferredName": "A. Pancholy",
                "firstName": "A.",
                "lastName": "Pancholy"
            },
            {
                "id": 37273805300,
                "preferredName": "J. Rajski",
                "firstName": "J.",
                "lastName": "Rajski"
            },
            {
                "id": 38222163400,
                "preferredName": "L.J. McNaughton",
                "firstName": "L.J.",
                "lastName": "McNaughton"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.124516",
        "publicationYear": "1992",
        "publicationDate": "March 1992",
        "articleNumber": "124516",
        "articleTitle": "System testability assessment for integrated diagnostics",
        "volume": "9",
        "issue": "1",
        "startPage": "40",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37357356000,
                "preferredName": "W.R. Simpson",
                "firstName": "W.R.",
                "lastName": "Simpson"
            },
            {
                "id": 37335769100,
                "preferredName": "J.W. Sheppard",
                "firstName": "J.W.",
                "lastName": "Sheppard"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.156156",
        "publicationYear": "1992",
        "publicationDate": "Sept. 1992",
        "articleNumber": "156156",
        "articleTitle": "Using VHDL for high-level, mixed-mode system simulation",
        "volume": "9",
        "issue": "3",
        "startPage": "31",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37272238500,
                "preferredName": "M.B. Srivastava",
                "firstName": "M.B.",
                "lastName": "Srivastava"
            },
            {
                "id": 37280909600,
                "preferredName": "R.W. Brodersen",
                "firstName": "R.W.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.156160",
        "publicationYear": "1992",
        "publicationDate": "Sept. 1992",
        "articleNumber": "156160",
        "articleTitle": "Applying testability analysis for integrated diagnostics",
        "volume": "9",
        "issue": "3",
        "startPage": "65",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37335769100,
                "preferredName": "J.W. Sheppard",
                "firstName": "J.W.",
                "lastName": "Sheppard"
            },
            {
                "id": 37357356000,
                "preferredName": "W.R. Simpson",
                "firstName": "W.R.",
                "lastName": "Simpson"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.143142",
        "publicationYear": "1992",
        "publicationDate": "June 1992",
        "articleNumber": "143142",
        "articleTitle": "VHDL: toward a unified view of design",
        "volume": "9",
        "issue": "2",
        "startPage": "8",
        "endPage": "17",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37445473100,
                "preferredName": "A. Dewey",
                "firstName": "A.",
                "lastName": "Dewey"
            },
            {
                "id": 37390748900,
                "preferredName": "A.J. de Geus",
                "firstName": "A.J.",
                "lastName": "de Geus"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.156157",
        "publicationYear": "1992",
        "publicationDate": "Sept. 1992",
        "articleNumber": "156157",
        "articleTitle": "Optimizing VHDL compilation for parallel simulation",
        "volume": "9",
        "issue": "3",
        "startPage": "42",
        "endPage": "53",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37338040100,
                "preferredName": "J.C. Willis",
                "firstName": "J.C.",
                "lastName": "Willis"
            },
            {
                "id": 37271735200,
                "preferredName": "D.P. Siewiorek",
                "firstName": "D.P.",
                "lastName": "Siewiorek"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.124517",
        "publicationYear": "1992",
        "publicationDate": "March 1992",
        "articleNumber": "124517",
        "articleTitle": "Noncontact testing of circuits via a laser-induced plasma electrical pathway",
        "volume": "9",
        "issue": "1",
        "startPage": "55",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37301197700,
                "preferredName": "D.L. Millard",
                "firstName": "D.L.",
                "lastName": "Millard"
            },
            {
                "id": 37349608300,
                "preferredName": "K.R. Umstadter",
                "firstName": "K.R.",
                "lastName": "Umstadter"
            },
            {
                "id": 37356824300,
                "preferredName": "R.C. Block",
                "firstName": "R.C.",
                "lastName": "Block"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.173332",
        "publicationYear": "1992",
        "publicationDate": "Dec. 1992",
        "articleNumber": "173332",
        "articleTitle": "Shortening the design cycle for programmable logic",
        "volume": "9",
        "issue": "4",
        "startPage": "40",
        "endPage": "50",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37388771300,
                "preferredName": "S.H. Kelem",
                "firstName": "S.H.",
                "lastName": "Kelem"
            },
            {
                "id": 37089125235,
                "preferredName": "J.P. Seidel",
                "firstName": "J.P.",
                "lastName": "Seidel"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.143147",
        "publicationYear": "1992",
        "publicationDate": "June 1992",
        "articleNumber": "143147",
        "articleTitle": "Three decades of HDLs. I. CDL through TI-HDL",
        "volume": "9",
        "issue": "2",
        "startPage": "69",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37439911000,
                "preferredName": "Y. Chu",
                "firstName": "Y.",
                "lastName": "Chu"
            },
            {
                "id": 37374329100,
                "preferredName": "D.L. Dietmeyer",
                "firstName": "D.L.",
                "lastName": "Dietmeyer"
            },
            {
                "id": 38047502200,
                "preferredName": "J.R. Duley",
                "firstName": "J.R.",
                "lastName": "Duley"
            },
            {
                "id": 38034946400,
                "preferredName": "F.J. Hill",
                "firstName": "F.J.",
                "lastName": "Hill"
            },
            {
                "id": 37371685800,
                "preferredName": "M.R. Barbacci",
                "firstName": "M.R.",
                "lastName": "Barbacci"
            },
            {
                "id": 37309785700,
                "preferredName": "C.W. Rose",
                "firstName": "C.W.",
                "lastName": "Rose"
            },
            {
                "id": 37322301000,
                "preferredName": "G. Ordy",
                "firstName": "G.",
                "lastName": "Ordy"
            },
            {
                "id": 37089736979,
                "preferredName": "B. Johnson",
                "firstName": "B.",
                "lastName": "Johnson"
            },
            {
                "id": 37088288560,
                "preferredName": "M. Roberts",
                "firstName": "M.",
                "lastName": "Roberts"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.156158",
        "publicationYear": "1992",
        "publicationDate": "Sept. 1992",
        "articleNumber": "156158",
        "articleTitle": "Three decades of HDLs. II. Conlan through Verilog",
        "volume": "9",
        "issue": "3",
        "startPage": "54",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37265036800,
                "preferredName": "D. Borrione",
                "firstName": "D.",
                "lastName": "Borrione"
            },
            {
                "id": 37945666500,
                "preferredName": "R. Piloty",
                "firstName": "R.",
                "lastName": "Piloty"
            },
            {
                "id": 37088330086,
                "preferredName": "D. Hill",
                "firstName": "D.",
                "lastName": "Hill"
            },
            {
                "id": 37267649200,
                "preferredName": "K.J. Lieberherr",
                "firstName": "K.J.",
                "lastName": "Lieberherr"
            },
            {
                "id": 37087582564,
                "preferredName": "P. Moorby",
                "firstName": "P.",
                "lastName": "Moorby"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.143146",
        "publicationYear": "1992",
        "publicationDate": "June 1992",
        "articleNumber": "143146",
        "articleTitle": "Specification, planning, and synthesis in a VHDL design environment",
        "volume": "9",
        "issue": "2",
        "startPage": "58",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37377181800,
                "preferredName": "V. Nagasamy",
                "firstName": "V.",
                "lastName": "Nagasamy"
            },
            {
                "id": 38223259800,
                "preferredName": "N. Berry",
                "firstName": "N.",
                "lastName": "Berry"
            },
            {
                "id": 38184677200,
                "preferredName": "C. Dangelo",
                "firstName": "C.",
                "lastName": "Dangelo"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.143144",
        "publicationYear": "1992",
        "publicationDate": "June 1992",
        "articleNumber": "143144",
        "articleTitle": "A VHDL fault diagnosis tool using functional fault models",
        "volume": "9",
        "issue": "2",
        "startPage": "33",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37300487700,
                "preferredName": "V. Pitchumani",
                "firstName": "V.",
                "lastName": "Pitchumani"
            },
            {
                "id": 37352447000,
                "preferredName": "P. Mayor",
                "firstName": "P.",
                "lastName": "Mayor"
            },
            {
                "id": 37352445800,
                "preferredName": "N. Radia",
                "firstName": "N.",
                "lastName": "Radia"
            }
        ]
    }
]