INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/my_serdes/my_serdes.srcs/sources_1/new/my_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_S2P
INFO: [VRFC 10-311] analyzing module my_P2S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/my_serdes/my_serdes.srcs/sim_1/imports/new/my_serdes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_serdes_tb
WARNING: [VRFC 10-2938] 'RST1' is already implicitly declared on line 24 [C:/verilog_lab/my_serdes/my_serdes.srcs/sim_1/imports/new/my_serdes_tb.v:41]
WARNING: [VRFC 10-2938] 'RST2' is already implicitly declared on line 33 [C:/verilog_lab/my_serdes/my_serdes.srcs/sim_1/imports/new/my_serdes_tb.v:42]
WARNING: [VRFC 10-2938] 'DIN' is already implicitly declared on line 27 [C:/verilog_lab/my_serdes/my_serdes.srcs/sim_1/imports/new/my_serdes_tb.v:43]
WARNING: [VRFC 10-2938] 'SOUT' is already implicitly declared on line 29 [C:/verilog_lab/my_serdes/my_serdes.srcs/sim_1/imports/new/my_serdes_tb.v:44]
WARNING: [VRFC 10-2938] 'DOUT' is already implicitly declared on line 38 [C:/verilog_lab/my_serdes/my_serdes.srcs/sim_1/imports/new/my_serdes_tb.v:45]
