
*** Running vivado
    with args -log zynq_iic_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_iic_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source zynq_iic_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_gpio_0_0/zynq_iic_axi_gpio_0_0.dcp' for cell 'zynq_iic_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_uartlite_0_0/zynq_iic_axi_uartlite_0_0.dcp' for cell 'zynq_iic_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_proc_sys_reset_0_0/zynq_iic_proc_sys_reset_0_0.dcp' for cell 'zynq_iic_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_processing_system7_0_0/zynq_iic_processing_system7_0_0.dcp' for cell 'zynq_iic_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_xbar_0/zynq_iic_xbar_0.dcp' for cell 'zynq_iic_i/ps7_0_axi_periph_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_auto_pc_0/zynq_iic_auto_pc_0.dcp' for cell 'zynq_iic_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_processing_system7_0_0/zynq_iic_processing_system7_0_0.xdc] for cell 'zynq_iic_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_processing_system7_0_0/zynq_iic_processing_system7_0_0.xdc] for cell 'zynq_iic_i/processing_system7_0/inst'
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_proc_sys_reset_0_0/zynq_iic_proc_sys_reset_0_0_board.xdc] for cell 'zynq_iic_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_proc_sys_reset_0_0/zynq_iic_proc_sys_reset_0_0_board.xdc] for cell 'zynq_iic_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_proc_sys_reset_0_0/zynq_iic_proc_sys_reset_0_0.xdc] for cell 'zynq_iic_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_proc_sys_reset_0_0/zynq_iic_proc_sys_reset_0_0.xdc] for cell 'zynq_iic_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_gpio_0_0/zynq_iic_axi_gpio_0_0_board.xdc] for cell 'zynq_iic_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_gpio_0_0/zynq_iic_axi_gpio_0_0_board.xdc] for cell 'zynq_iic_i/axi_gpio_0/U0'
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_gpio_0_0/zynq_iic_axi_gpio_0_0.xdc] for cell 'zynq_iic_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_gpio_0_0/zynq_iic_axi_gpio_0_0.xdc] for cell 'zynq_iic_i/axi_gpio_0/U0'
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_uartlite_0_0/zynq_iic_axi_uartlite_0_0_board.xdc] for cell 'zynq_iic_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_uartlite_0_0/zynq_iic_axi_uartlite_0_0_board.xdc] for cell 'zynq_iic_i/axi_uartlite_0/U0'
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_uartlite_0_0/zynq_iic_axi_uartlite_0_0.xdc] for cell 'zynq_iic_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_uartlite_0_0/zynq_iic_axi_uartlite_0_0.xdc] for cell 'zynq_iic_i/axi_uartlite_0/U0'
Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/constrs_3/new/b2000.xdc]
Finished Parsing XDC File [/home/nandykong/zynq_iic/zynq_iic.srcs/constrs_3/new/b2000.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_processing_system7_0_0/zynq_iic_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_proc_sys_reset_0_0/zynq_iic_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_gpio_0_0/zynq_iic_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_axi_uartlite_0_0/zynq_iic_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_xbar_0/zynq_iic_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nandykong/zynq_iic/zynq_iic.srcs/sources_1/bd/zynq_iic/ip/zynq_iic_auto_pc_0/zynq_iic_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1503.004 ; gain = 410.309 ; free physical = 98655 ; free virtual = 198181
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1620.039 ; gain = 106.035 ; free physical = 98629 ; free virtual = 198155
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2c6472d0b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1effec8af

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2068.586 ; gain = 0.000 ; free physical = 98860 ; free virtual = 198385

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 127 cells.
Phase 2 Constant propagation | Checksum: 1b19434c9

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2068.586 ; gain = 0.000 ; free physical = 98859 ; free virtual = 198385

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 208 unconnected nets.
INFO: [Opt 31-11] Eliminated 203 unconnected cells.
Phase 3 Sweep | Checksum: 263f9163c

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2068.586 ; gain = 0.000 ; free physical = 98859 ; free virtual = 198385

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 21c2151f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.586 ; gain = 0.000 ; free physical = 98859 ; free virtual = 198385

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.586 ; gain = 0.000 ; free physical = 98859 ; free virtual = 198385
Ending Logic Optimization Task | Checksum: 21c2151f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.586 ; gain = 0.000 ; free physical = 98859 ; free virtual = 198385

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21c2151f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2068.586 ; gain = 0.000 ; free physical = 98859 ; free virtual = 198385
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2068.586 ; gain = 565.578 ; free physical = 98859 ; free virtual = 198385
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2098.594 ; gain = 0.000 ; free physical = 98857 ; free virtual = 198385
INFO: [Common 17-1381] The checkpoint '/home/nandykong/zynq_iic/zynq_iic.runs/impl_1/zynq_iic_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nandykong/zynq_iic/zynq_iic.runs/impl_1/zynq_iic_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2148.617 ; gain = 0.000 ; free physical = 98829 ; free virtual = 198355
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.617 ; gain = 0.000 ; free physical = 98829 ; free virtual = 198355

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe84a0c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.617 ; gain = 0.000 ; free physical = 98823 ; free virtual = 198349

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: ad25bb9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2194.641 ; gain = 46.023 ; free physical = 98816 ; free virtual = 198342

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: ad25bb9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2194.641 ; gain = 46.023 ; free physical = 98816 ; free virtual = 198342
Phase 1 Placer Initialization | Checksum: ad25bb9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2194.641 ; gain = 46.023 ; free physical = 98796 ; free virtual = 198323

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: a5911dde

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98767 ; free virtual = 198293

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a5911dde

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98767 ; free virtual = 198293

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c16380a2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98769 ; free virtual = 198296

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22c9b2d53

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98769 ; free virtual = 198296

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22c9b2d53

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98769 ; free virtual = 198296

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20d4b0b4d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98770 ; free virtual = 198296

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 5ff21042

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98758 ; free virtual = 198285

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 118cb6dae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 118cb6dae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286
Phase 3 Detail Placement | Checksum: 118cb6dae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.326. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 202ede136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286
Phase 4.1 Post Commit Optimization | Checksum: 202ede136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 202ede136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 202ede136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24537c1df

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24537c1df

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286
Ending Placer Task | Checksum: 1a3e44540

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.668 ; gain = 116.051 ; free physical = 98760 ; free virtual = 198286
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2264.668 ; gain = 0.000 ; free physical = 98756 ; free virtual = 198286
INFO: [Common 17-1381] The checkpoint '/home/nandykong/zynq_iic/zynq_iic.runs/impl_1/zynq_iic_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2264.668 ; gain = 0.000 ; free physical = 98756 ; free virtual = 198284
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2264.668 ; gain = 0.000 ; free physical = 98756 ; free virtual = 198284
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2264.668 ; gain = 0.000 ; free physical = 98756 ; free virtual = 198284
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: beb7d3b9 ConstDB: 0 ShapeSum: e52c7187 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bc291db1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.859 ; gain = 173.191 ; free physical = 98553 ; free virtual = 198060

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bc291db1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.859 ; gain = 173.191 ; free physical = 98553 ; free virtual = 198060

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bc291db1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.859 ; gain = 173.191 ; free physical = 98519 ; free virtual = 198025

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bc291db1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.859 ; gain = 173.191 ; free physical = 98519 ; free virtual = 198025
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f0c657e3

Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.296 | TNS=0.000  | WHS=-0.185 | THS=-49.319|

Phase 2 Router Initialization | Checksum: 107716521

Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13900691d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:57 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13f97cb88

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.044 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20e6ce952

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
Phase 4 Rip-up And Reroute | Checksum: 20e6ce952

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17bd341c6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.290 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17bd341c6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17bd341c6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
Phase 5 Delay and Skew Optimization | Checksum: 17bd341c6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d40405cf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.290 | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 248ca9b2c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
Phase 6 Post Hold Fix | Checksum: 248ca9b2c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0966853 %
  Global Horizontal Routing Utilization  = 0.0679743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 215dbf311

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 215dbf311

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 156c5abe4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.290 | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 156c5abe4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2494.250 ; gain = 229.582 ; free physical = 98441 ; free virtual = 197949
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2494.250 ; gain = 0.000 ; free physical = 98437 ; free virtual = 197949
INFO: [Common 17-1381] The checkpoint '/home/nandykong/zynq_iic/zynq_iic.runs/impl_1/zynq_iic_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nandykong/zynq_iic/zynq_iic.runs/impl_1/zynq_iic_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nandykong/zynq_iic/zynq_iic.runs/impl_1/zynq_iic_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file zynq_iic_wrapper_power_routed.rpt -pb zynq_iic_wrapper_power_summary_routed.pb -rpx zynq_iic_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile zynq_iic_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_iic_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2838.422 ; gain = 274.145 ; free physical = 98092 ; free virtual = 197615
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 11:21:12 2017...
