// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_Final_Output_block.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_Final_Output_block
// Source Path: HDLTx/full_tx/payload_full/reduced_ldpc/Hc_12S-B80/Final Output
// Hierarchy Level: 4
// Model version: 4.114
// 
// Final output
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_Final_Output_block
          (clk,
           reset_x,
           enb,
           reset,
           inputData_0,
           inputData_1,
           inputData_2,
           inputData_3,
           inputData_4,
           inputData_5,
           inputData_6,
           inputData_7,
           inputData_8,
           inputData_9,
           inputData_10,
           inputData_11,
           inputData_12,
           inputData_13,
           inputData_14,
           inputData_15,
           inputData_16,
           inputData_17,
           inputData_18,
           inputData_19,
           inputData_20,
           inputData_21,
           inputData_22,
           inputData_23,
           inputData_24,
           inputData_25,
           inputData_26,
           inputData_27,
           inputData_28,
           inputData_29,
           inputData_30,
           inputData_31,
           inputData_32,
           inputData_33,
           inputData_34,
           inputData_35,
           inputData_36,
           inputData_37,
           inputData_38,
           inputData_39,
           inputData_40,
           inputData_41,
           inputData_42,
           inputData_43,
           inputData_44,
           inputData_45,
           inputData_46,
           inputData_47,
           inputData_48,
           inputData_49,
           inputData_50,
           inputData_51,
           inputData_52,
           inputData_53,
           inputData_54,
           inputData_55,
           inputData_56,
           inputData_57,
           inputData_58,
           inputData_59,
           inputData_60,
           inputData_61,
           inputData_62,
           inputData_63,
           inputData_64,
           inputData_65,
           inputData_66,
           inputData_67,
           inputData_68,
           inputData_69,
           inputData_70,
           inputData_71,
           inputData_72,
           inputData_73,
           inputData_74,
           inputData_75,
           inputData_76,
           inputData_77,
           inputData_78,
           inputData_79,
           inputValid,
           parity_0,
           parity_1,
           parity_2,
           parity_3,
           parity_4,
           parity_5,
           parity_6,
           parity_7,
           parity_8,
           parity_9,
           parity_10,
           parity_11,
           parity_12,
           parity_13,
           parity_14,
           parity_15,
           parity_16,
           parity_17,
           parity_18,
           parity_19,
           parity_20,
           parity_21,
           parity_22,
           parity_23,
           parity_24,
           parity_25,
           parity_26,
           parity_27,
           parity_28,
           parity_29,
           parity_30,
           parity_31,
           parity_32,
           parity_33,
           parity_34,
           parity_35,
           parity_36,
           parity_37,
           parity_38,
           parity_39,
           parity_40,
           parity_41,
           parity_42,
           parity_43,
           parity_44,
           parity_45,
           parity_46,
           parity_47,
           parity_48,
           parity_49,
           parity_50,
           parity_51,
           parity_52,
           parity_53,
           parity_54,
           parity_55,
           parity_56,
           parity_57,
           parity_58,
           parity_59,
           parity_60,
           parity_61,
           parity_62,
           parity_63,
           parity_64,
           parity_65,
           parity_66,
           parity_67,
           parity_68,
           parity_69,
           parity_70,
           parity_71,
           parity_72,
           parity_73,
           parity_74,
           parity_75,
           parity_76,
           parity_77,
           parity_78,
           parity_79,
           parityAddr,
           parityValid,
           dataOut,
           startOut,
           endOut,
           validOut);


  input   clk;
  input   reset_x;
  input   enb;
  input   reset;  // ufix1
  input   inputData_0;  // ufix1
  input   inputData_1;  // ufix1
  input   inputData_2;  // ufix1
  input   inputData_3;  // ufix1
  input   inputData_4;  // ufix1
  input   inputData_5;  // ufix1
  input   inputData_6;  // ufix1
  input   inputData_7;  // ufix1
  input   inputData_8;  // ufix1
  input   inputData_9;  // ufix1
  input   inputData_10;  // ufix1
  input   inputData_11;  // ufix1
  input   inputData_12;  // ufix1
  input   inputData_13;  // ufix1
  input   inputData_14;  // ufix1
  input   inputData_15;  // ufix1
  input   inputData_16;  // ufix1
  input   inputData_17;  // ufix1
  input   inputData_18;  // ufix1
  input   inputData_19;  // ufix1
  input   inputData_20;  // ufix1
  input   inputData_21;  // ufix1
  input   inputData_22;  // ufix1
  input   inputData_23;  // ufix1
  input   inputData_24;  // ufix1
  input   inputData_25;  // ufix1
  input   inputData_26;  // ufix1
  input   inputData_27;  // ufix1
  input   inputData_28;  // ufix1
  input   inputData_29;  // ufix1
  input   inputData_30;  // ufix1
  input   inputData_31;  // ufix1
  input   inputData_32;  // ufix1
  input   inputData_33;  // ufix1
  input   inputData_34;  // ufix1
  input   inputData_35;  // ufix1
  input   inputData_36;  // ufix1
  input   inputData_37;  // ufix1
  input   inputData_38;  // ufix1
  input   inputData_39;  // ufix1
  input   inputData_40;  // ufix1
  input   inputData_41;  // ufix1
  input   inputData_42;  // ufix1
  input   inputData_43;  // ufix1
  input   inputData_44;  // ufix1
  input   inputData_45;  // ufix1
  input   inputData_46;  // ufix1
  input   inputData_47;  // ufix1
  input   inputData_48;  // ufix1
  input   inputData_49;  // ufix1
  input   inputData_50;  // ufix1
  input   inputData_51;  // ufix1
  input   inputData_52;  // ufix1
  input   inputData_53;  // ufix1
  input   inputData_54;  // ufix1
  input   inputData_55;  // ufix1
  input   inputData_56;  // ufix1
  input   inputData_57;  // ufix1
  input   inputData_58;  // ufix1
  input   inputData_59;  // ufix1
  input   inputData_60;  // ufix1
  input   inputData_61;  // ufix1
  input   inputData_62;  // ufix1
  input   inputData_63;  // ufix1
  input   inputData_64;  // ufix1
  input   inputData_65;  // ufix1
  input   inputData_66;  // ufix1
  input   inputData_67;  // ufix1
  input   inputData_68;  // ufix1
  input   inputData_69;  // ufix1
  input   inputData_70;  // ufix1
  input   inputData_71;  // ufix1
  input   inputData_72;  // ufix1
  input   inputData_73;  // ufix1
  input   inputData_74;  // ufix1
  input   inputData_75;  // ufix1
  input   inputData_76;  // ufix1
  input   inputData_77;  // ufix1
  input   inputData_78;  // ufix1
  input   inputData_79;  // ufix1
  input   inputValid;  // ufix1
  input   parity_0;  // ufix1
  input   parity_1;  // ufix1
  input   parity_2;  // ufix1
  input   parity_3;  // ufix1
  input   parity_4;  // ufix1
  input   parity_5;  // ufix1
  input   parity_6;  // ufix1
  input   parity_7;  // ufix1
  input   parity_8;  // ufix1
  input   parity_9;  // ufix1
  input   parity_10;  // ufix1
  input   parity_11;  // ufix1
  input   parity_12;  // ufix1
  input   parity_13;  // ufix1
  input   parity_14;  // ufix1
  input   parity_15;  // ufix1
  input   parity_16;  // ufix1
  input   parity_17;  // ufix1
  input   parity_18;  // ufix1
  input   parity_19;  // ufix1
  input   parity_20;  // ufix1
  input   parity_21;  // ufix1
  input   parity_22;  // ufix1
  input   parity_23;  // ufix1
  input   parity_24;  // ufix1
  input   parity_25;  // ufix1
  input   parity_26;  // ufix1
  input   parity_27;  // ufix1
  input   parity_28;  // ufix1
  input   parity_29;  // ufix1
  input   parity_30;  // ufix1
  input   parity_31;  // ufix1
  input   parity_32;  // ufix1
  input   parity_33;  // ufix1
  input   parity_34;  // ufix1
  input   parity_35;  // ufix1
  input   parity_36;  // ufix1
  input   parity_37;  // ufix1
  input   parity_38;  // ufix1
  input   parity_39;  // ufix1
  input   parity_40;  // ufix1
  input   parity_41;  // ufix1
  input   parity_42;  // ufix1
  input   parity_43;  // ufix1
  input   parity_44;  // ufix1
  input   parity_45;  // ufix1
  input   parity_46;  // ufix1
  input   parity_47;  // ufix1
  input   parity_48;  // ufix1
  input   parity_49;  // ufix1
  input   parity_50;  // ufix1
  input   parity_51;  // ufix1
  input   parity_52;  // ufix1
  input   parity_53;  // ufix1
  input   parity_54;  // ufix1
  input   parity_55;  // ufix1
  input   parity_56;  // ufix1
  input   parity_57;  // ufix1
  input   parity_58;  // ufix1
  input   parity_59;  // ufix1
  input   parity_60;  // ufix1
  input   parity_61;  // ufix1
  input   parity_62;  // ufix1
  input   parity_63;  // ufix1
  input   parity_64;  // ufix1
  input   parity_65;  // ufix1
  input   parity_66;  // ufix1
  input   parity_67;  // ufix1
  input   parity_68;  // ufix1
  input   parity_69;  // ufix1
  input   parity_70;  // ufix1
  input   parity_71;  // ufix1
  input   parity_72;  // ufix1
  input   parity_73;  // ufix1
  input   parity_74;  // ufix1
  input   parity_75;  // ufix1
  input   parity_76;  // ufix1
  input   parity_77;  // ufix1
  input   parity_78;  // ufix1
  input   parity_79;  // ufix1
  input   [3:0] parityAddr;  // ufix4
  input   parityValid;  // ufix1
  output  dataOut;  // ufix1
  output  startOut;  // ufix1
  output  endOut;  // ufix1
  output  validOut;  // ufix1


  reg  [2:0] valid_reg;  // ufix1 [3]
  wire validReg;  // ufix1
  wire const0;  // ufix1
  wire [79:0] inputData;  // ufix1 [80]
  reg  validTmp;  // ufix1
  wire inValidNeg;  // ufix1
  wire parityStart;  // ufix1
  reg [6:0] idxOut;  // ufix7
  reg [6:0] index_reg [0:2];  // ufix7 [3]
  reg [6:0] index_reg_next [0:2];  // ufix7 [3]
  reg [6:0] parityIdx;  // ufix7
  reg [3:0] rdAddr;  // ufix4
  wire pri_rd_out_1;  // ufix1
  wire pri_rd_out_1_1;  // ufix1
  wire pri_rd_out_1_2;  // ufix1
  wire pri_rd_out_1_3;  // ufix1
  wire pri_rd_out_1_4;  // ufix1
  wire pri_rd_out_1_5;  // ufix1
  wire pri_rd_out_1_6;  // ufix1
  wire pri_rd_out_1_7;  // ufix1
  wire pri_rd_out_1_8;  // ufix1
  wire pri_rd_out_1_9;  // ufix1
  wire pri_rd_out_1_10;  // ufix1
  wire pri_rd_out_1_11;  // ufix1
  wire pri_rd_out_1_12;  // ufix1
  wire pri_rd_out_1_13;  // ufix1
  wire pri_rd_out_1_14;  // ufix1
  wire pri_rd_out_1_15;  // ufix1
  wire pri_rd_out_1_16;  // ufix1
  wire pri_rd_out_1_17;  // ufix1
  wire pri_rd_out_1_18;  // ufix1
  wire pri_rd_out_1_19;  // ufix1
  wire pri_rd_out_1_20;  // ufix1
  wire pri_rd_out_1_21;  // ufix1
  wire pri_rd_out_1_22;  // ufix1
  wire pri_rd_out_1_23;  // ufix1
  wire pri_rd_out_1_24;  // ufix1
  wire pri_rd_out_1_25;  // ufix1
  wire pri_rd_out_1_26;  // ufix1
  wire pri_rd_out_1_27;  // ufix1
  wire pri_rd_out_1_28;  // ufix1
  wire pri_rd_out_1_29;  // ufix1
  wire pri_rd_out_1_30;  // ufix1
  wire pri_rd_out_1_31;  // ufix1
  wire pri_rd_out_1_32;  // ufix1
  wire pri_rd_out_1_33;  // ufix1
  wire pri_rd_out_1_34;  // ufix1
  wire pri_rd_out_1_35;  // ufix1
  wire pri_rd_out_1_36;  // ufix1
  wire pri_rd_out_1_37;  // ufix1
  wire pri_rd_out_1_38;  // ufix1
  wire pri_rd_out_1_39;  // ufix1
  wire pri_rd_out_1_40;  // ufix1
  wire pri_rd_out_1_41;  // ufix1
  wire pri_rd_out_1_42;  // ufix1
  wire pri_rd_out_1_43;  // ufix1
  wire pri_rd_out_1_44;  // ufix1
  wire pri_rd_out_1_45;  // ufix1
  wire pri_rd_out_1_46;  // ufix1
  wire pri_rd_out_1_47;  // ufix1
  wire pri_rd_out_1_48;  // ufix1
  wire pri_rd_out_1_49;  // ufix1
  wire pri_rd_out_1_50;  // ufix1
  wire pri_rd_out_1_51;  // ufix1
  wire pri_rd_out_1_52;  // ufix1
  wire pri_rd_out_1_53;  // ufix1
  wire pri_rd_out_1_54;  // ufix1
  wire pri_rd_out_1_55;  // ufix1
  wire pri_rd_out_1_56;  // ufix1
  wire pri_rd_out_1_57;  // ufix1
  wire pri_rd_out_1_58;  // ufix1
  wire pri_rd_out_1_59;  // ufix1
  wire pri_rd_out_1_60;  // ufix1
  wire pri_rd_out_1_61;  // ufix1
  wire pri_rd_out_1_62;  // ufix1
  wire pri_rd_out_1_63;  // ufix1
  wire pri_rd_out_1_64;  // ufix1
  wire pri_rd_out_1_65;  // ufix1
  wire pri_rd_out_1_66;  // ufix1
  wire pri_rd_out_1_67;  // ufix1
  wire pri_rd_out_1_68;  // ufix1
  wire pri_rd_out_1_69;  // ufix1
  wire pri_rd_out_1_70;  // ufix1
  wire pri_rd_out_1_71;  // ufix1
  wire pri_rd_out_1_72;  // ufix1
  wire pri_rd_out_1_73;  // ufix1
  wire pri_rd_out_1_74;  // ufix1
  wire pri_rd_out_1_75;  // ufix1
  wire pri_rd_out_1_76;  // ufix1
  wire pri_rd_out_1_77;  // ufix1
  wire pri_rd_out_1_78;  // ufix1
  reg [3:0] pAddr;  // ufix4
  wire pri_rd_out_1_79;  // ufix1
  wire [79:0] parityRAM;  // ufix1 [80]
  reg  readParity_rdValid;
  reg [3:0] readParity_rdAddr;  // ufix4
  reg [6:0] readParity_idxCount;  // ufix7
  reg [6:0] readParity_jdxCount;  // ufix7
  reg [3:0] readParity_rdCount;  // ufix4
  reg  readParity_pRead;
  reg  readParity_rdValid_next;
  reg [3:0] readParity_rdAddr_next;  // ufix4
  reg [6:0] readParity_idxCount_next;  // ufix7
  reg [6:0] readParity_jdxCount_next;  // ufix7
  reg [3:0] readParity_rdCount_next;  // ufix4
  reg  readParity_pRead_next;
  reg  inputData_80;  // ufix1
  reg  parityData;  // ufix1
  reg  pValid;  // ufix1
  reg  [2:0] data_reg;  // ufix1 [3]
  wire dataReg;  // ufix1
  wire dataTmp;  // ufix1
  reg  [1:0] index_reg_1;  // ufix1 [2]
  wire pValidReg;  // ufix1
  wire pValidNeg;  // ufix1
  reg  validReg1;  // ufix1
  wire validRegNeg;  // ufix1
  reg  outputController_validReg;
  wire outputController_endO;
  reg  startO;  // ufix1
  wire endO;  // ufix1
  reg  validO;  // ufix1
  reg  dataO;  // ufix1
  reg  dataOut_2;  // ufix1
  reg  startOut_2;  // ufix1
  reg  endOut_2;  // ufix1
  reg  validOut_2;  // ufix1
  reg signed [31:0] index_t_0_0;  // int32
  reg signed [31:0] index_t_0_1;  // int32
  reg signed [31:0] index_t_1;  // int32
  reg  readParity_pRead_temp;
  reg [7:0] readParity_add_temp;  // ufix8
  reg [7:0] readParity_add_temp_0;  // ufix8
  reg [7:0] readParity_t_0_0;  // ufix8
  reg [7:0] readParity_t_1;  // ufix8


  always @(posedge clk)
    begin : valid_process
      if (reset_x == 1'b1) begin
        valid_reg <= {3{1'b0}};
      end
      else begin
        if (enb) begin
          valid_reg[0] <= inputValid;
          valid_reg[32'sd2:32'sd1] <= valid_reg[32'sd1:32'sd0];
        end
      end
    end

  assign validReg = valid_reg[2];



  assign const0 = 1'b0;



  assign inputData[0] = inputData_0;
  assign inputData[1] = inputData_1;
  assign inputData[2] = inputData_2;
  assign inputData[3] = inputData_3;
  assign inputData[4] = inputData_4;
  assign inputData[5] = inputData_5;
  assign inputData[6] = inputData_6;
  assign inputData[7] = inputData_7;
  assign inputData[8] = inputData_8;
  assign inputData[9] = inputData_9;
  assign inputData[10] = inputData_10;
  assign inputData[11] = inputData_11;
  assign inputData[12] = inputData_12;
  assign inputData[13] = inputData_13;
  assign inputData[14] = inputData_14;
  assign inputData[15] = inputData_15;
  assign inputData[16] = inputData_16;
  assign inputData[17] = inputData_17;
  assign inputData[18] = inputData_18;
  assign inputData[19] = inputData_19;
  assign inputData[20] = inputData_20;
  assign inputData[21] = inputData_21;
  assign inputData[22] = inputData_22;
  assign inputData[23] = inputData_23;
  assign inputData[24] = inputData_24;
  assign inputData[25] = inputData_25;
  assign inputData[26] = inputData_26;
  assign inputData[27] = inputData_27;
  assign inputData[28] = inputData_28;
  assign inputData[29] = inputData_29;
  assign inputData[30] = inputData_30;
  assign inputData[31] = inputData_31;
  assign inputData[32] = inputData_32;
  assign inputData[33] = inputData_33;
  assign inputData[34] = inputData_34;
  assign inputData[35] = inputData_35;
  assign inputData[36] = inputData_36;
  assign inputData[37] = inputData_37;
  assign inputData[38] = inputData_38;
  assign inputData[39] = inputData_39;
  assign inputData[40] = inputData_40;
  assign inputData[41] = inputData_41;
  assign inputData[42] = inputData_42;
  assign inputData[43] = inputData_43;
  assign inputData[44] = inputData_44;
  assign inputData[45] = inputData_45;
  assign inputData[46] = inputData_46;
  assign inputData[47] = inputData_47;
  assign inputData[48] = inputData_48;
  assign inputData[49] = inputData_49;
  assign inputData[50] = inputData_50;
  assign inputData[51] = inputData_51;
  assign inputData[52] = inputData_52;
  assign inputData[53] = inputData_53;
  assign inputData[54] = inputData_54;
  assign inputData[55] = inputData_55;
  assign inputData[56] = inputData_56;
  assign inputData[57] = inputData_57;
  assign inputData[58] = inputData_58;
  assign inputData[59] = inputData_59;
  assign inputData[60] = inputData_60;
  assign inputData[61] = inputData_61;
  assign inputData[62] = inputData_62;
  assign inputData[63] = inputData_63;
  assign inputData[64] = inputData_64;
  assign inputData[65] = inputData_65;
  assign inputData[66] = inputData_66;
  assign inputData[67] = inputData_67;
  assign inputData[68] = inputData_68;
  assign inputData[69] = inputData_69;
  assign inputData[70] = inputData_70;
  assign inputData[71] = inputData_71;
  assign inputData[72] = inputData_72;
  assign inputData[73] = inputData_73;
  assign inputData[74] = inputData_74;
  assign inputData[75] = inputData_75;
  assign inputData[76] = inputData_76;
  assign inputData[77] = inputData_77;
  assign inputData[78] = inputData_78;
  assign inputData[79] = inputData_79;

  always @(posedge clk)
    begin : valid_in_process
      if (reset_x == 1'b1) begin
        validTmp <= 1'b0;
      end
      else begin
        if (enb) begin
          validTmp <= inputValid;
        end
      end
    end



  assign inValidNeg =  ~ inputValid;



  assign parityStart = validTmp & inValidNeg;



  always @(posedge clk)
    begin : index_process
      if (reset_x == 1'b1) begin
        for(index_t_1 = 32'sd0; index_t_1 <= 32'sd2; index_t_1 = index_t_1 + 32'sd1) begin
          index_reg[index_t_1] <= 7'b0000001;
        end
      end
      else begin
        if (enb) begin
          for(index_t_0_1 = 32'sd0; index_t_0_1 <= 32'sd2; index_t_0_1 = index_t_0_1 + 32'sd1) begin
            index_reg[index_t_0_1] <= index_reg_next[index_t_0_1];
          end
        end
      end
    end

  always @* begin
    parityIdx = index_reg[2];
    index_reg_next[0] = idxOut;

    for(index_t_0_0 = 32'sd0; index_t_0_0 <= 32'sd1; index_t_0_0 = index_t_0_0 + 32'sd1) begin
      index_reg_next[index_t_0_0 + 32'sd1] = index_reg[index_t_0_0];
    end

  end



  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank79 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_79),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank78 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_78),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_1)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank77 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_77),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_2)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank76 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_76),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_3)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank75 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_75),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_4)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank74 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_74),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_5)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank73 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_73),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_6)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank72 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_72),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_7)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank71 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_71),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_8)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank70 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_70),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_9)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank69 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_69),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_10)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank68 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_68),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_11)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank67 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_67),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_12)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank66 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_66),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_13)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank65 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_65),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_14)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank64 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_64),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_15)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank63 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_63),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_16)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank62 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_62),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_17)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank61 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_61),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_18)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank60 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_60),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_19)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank59 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_59),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_20)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank58 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_58),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_21)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank57 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_57),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_22)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank56 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_56),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_23)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank55 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_55),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_24)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank54 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_54),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_25)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank53 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_53),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_26)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank52 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_52),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_27)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank51 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_51),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_28)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank50 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_50),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_29)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank49 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_49),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_30)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank48 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_48),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_31)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank47 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_47),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_32)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank46 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_46),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_33)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank45 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_45),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_34)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank44 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_44),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_35)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank43 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_43),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_36)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank42 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_42),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_37)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank41 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_41),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_38)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank40 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_40),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_39)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank39 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_39),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_40)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank38 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_38),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_41)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank37 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_37),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_42)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank36 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_36),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_43)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank35 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_35),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_44)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank34 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_34),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_45)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank33 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_33),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_46)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank32 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_32),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_47)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank31 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_31),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_48)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank30 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_30),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_49)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank29 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_29),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_50)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank28 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_28),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_51)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank27 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_27),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_52)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank26 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_26),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_53)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank25 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_25),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_54)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank24 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_24),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_55)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank23 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_23),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_56)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank22 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_22),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_57)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank21 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_21),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_58)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank20 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_20),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_59)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank19 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_19),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_60)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank18 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_18),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_61)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank17 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_17),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_62)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank16 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_16),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_63)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank15 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_15),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_64)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank14 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_14),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_65)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank13 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_13),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_66)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank12 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_12),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_67)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank11 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_11),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_68)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank10 (.clk(clk),
                                                                              .enb(enb),
                                                                              .wr_din(parity_10),  // ufix1
                                                                              .wr_addr(parityAddr),
                                                                              .wr_en(parityValid),  // ufix1
                                                                              .rd_addr(rdAddr),
                                                                              .dout(pri_rd_out_1_69)  // ufix1
                                                                              );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank9 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_9),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_70)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank8 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_8),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_71)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank7 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_7),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_72)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank6 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_6),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_73)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank5 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_5),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_74)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank4 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_4),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_75)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank3 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_3),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_76)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank2 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_2),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_77)  // ufix1
                                                                             );

  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank1 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_1),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_78)  // ufix1
                                                                             );

  always @(posedge clk)
    begin : rdaddr_1_process
      if (reset_x == 1'b1) begin
        rdAddr <= 4'b0000;
      end
      else begin
        if (enb) begin
          rdAddr <= pAddr;
        end
      end
    end



  tx_125_src_SimpleDualPortRAM_singlebit_block #(.AddrWidth(4),
                                                 .DataWidth(1)
                                                 )
                                               u_Parity_RAM_singlebit_bank0 (.clk(clk),
                                                                             .enb(enb),
                                                                             .wr_din(parity_0),  // ufix1
                                                                             .wr_addr(parityAddr),
                                                                             .wr_en(parityValid),  // ufix1
                                                                             .rd_addr(rdAddr),
                                                                             .dout(pri_rd_out_1_79)  // ufix1
                                                                             );

  assign parityRAM[0] = pri_rd_out_1_79;
  assign parityRAM[1] = pri_rd_out_1_78;
  assign parityRAM[2] = pri_rd_out_1_77;
  assign parityRAM[3] = pri_rd_out_1_76;
  assign parityRAM[4] = pri_rd_out_1_75;
  assign parityRAM[5] = pri_rd_out_1_74;
  assign parityRAM[6] = pri_rd_out_1_73;
  assign parityRAM[7] = pri_rd_out_1_72;
  assign parityRAM[8] = pri_rd_out_1_71;
  assign parityRAM[9] = pri_rd_out_1_70;
  assign parityRAM[10] = pri_rd_out_1_69;
  assign parityRAM[11] = pri_rd_out_1_68;
  assign parityRAM[12] = pri_rd_out_1_67;
  assign parityRAM[13] = pri_rd_out_1_66;
  assign parityRAM[14] = pri_rd_out_1_65;
  assign parityRAM[15] = pri_rd_out_1_64;
  assign parityRAM[16] = pri_rd_out_1_63;
  assign parityRAM[17] = pri_rd_out_1_62;
  assign parityRAM[18] = pri_rd_out_1_61;
  assign parityRAM[19] = pri_rd_out_1_60;
  assign parityRAM[20] = pri_rd_out_1_59;
  assign parityRAM[21] = pri_rd_out_1_58;
  assign parityRAM[22] = pri_rd_out_1_57;
  assign parityRAM[23] = pri_rd_out_1_56;
  assign parityRAM[24] = pri_rd_out_1_55;
  assign parityRAM[25] = pri_rd_out_1_54;
  assign parityRAM[26] = pri_rd_out_1_53;
  assign parityRAM[27] = pri_rd_out_1_52;
  assign parityRAM[28] = pri_rd_out_1_51;
  assign parityRAM[29] = pri_rd_out_1_50;
  assign parityRAM[30] = pri_rd_out_1_49;
  assign parityRAM[31] = pri_rd_out_1_48;
  assign parityRAM[32] = pri_rd_out_1_47;
  assign parityRAM[33] = pri_rd_out_1_46;
  assign parityRAM[34] = pri_rd_out_1_45;
  assign parityRAM[35] = pri_rd_out_1_44;
  assign parityRAM[36] = pri_rd_out_1_43;
  assign parityRAM[37] = pri_rd_out_1_42;
  assign parityRAM[38] = pri_rd_out_1_41;
  assign parityRAM[39] = pri_rd_out_1_40;
  assign parityRAM[40] = pri_rd_out_1_39;
  assign parityRAM[41] = pri_rd_out_1_38;
  assign parityRAM[42] = pri_rd_out_1_37;
  assign parityRAM[43] = pri_rd_out_1_36;
  assign parityRAM[44] = pri_rd_out_1_35;
  assign parityRAM[45] = pri_rd_out_1_34;
  assign parityRAM[46] = pri_rd_out_1_33;
  assign parityRAM[47] = pri_rd_out_1_32;
  assign parityRAM[48] = pri_rd_out_1_31;
  assign parityRAM[49] = pri_rd_out_1_30;
  assign parityRAM[50] = pri_rd_out_1_29;
  assign parityRAM[51] = pri_rd_out_1_28;
  assign parityRAM[52] = pri_rd_out_1_27;
  assign parityRAM[53] = pri_rd_out_1_26;
  assign parityRAM[54] = pri_rd_out_1_25;
  assign parityRAM[55] = pri_rd_out_1_24;
  assign parityRAM[56] = pri_rd_out_1_23;
  assign parityRAM[57] = pri_rd_out_1_22;
  assign parityRAM[58] = pri_rd_out_1_21;
  assign parityRAM[59] = pri_rd_out_1_20;
  assign parityRAM[60] = pri_rd_out_1_19;
  assign parityRAM[61] = pri_rd_out_1_18;
  assign parityRAM[62] = pri_rd_out_1_17;
  assign parityRAM[63] = pri_rd_out_1_16;
  assign parityRAM[64] = pri_rd_out_1_15;
  assign parityRAM[65] = pri_rd_out_1_14;
  assign parityRAM[66] = pri_rd_out_1_13;
  assign parityRAM[67] = pri_rd_out_1_12;
  assign parityRAM[68] = pri_rd_out_1_11;
  assign parityRAM[69] = pri_rd_out_1_10;
  assign parityRAM[70] = pri_rd_out_1_9;
  assign parityRAM[71] = pri_rd_out_1_8;
  assign parityRAM[72] = pri_rd_out_1_7;
  assign parityRAM[73] = pri_rd_out_1_6;
  assign parityRAM[74] = pri_rd_out_1_5;
  assign parityRAM[75] = pri_rd_out_1_4;
  assign parityRAM[76] = pri_rd_out_1_3;
  assign parityRAM[77] = pri_rd_out_1_2;
  assign parityRAM[78] = pri_rd_out_1_1;
  assign parityRAM[79] = pri_rd_out_1;

  always @(posedge clk)
    begin : readParity_process
      if (reset_x == 1'b1) begin
        readParity_rdValid <= 1'b0;
        readParity_rdCount <= 4'b0001;
        readParity_rdAddr <= 4'b0001;
        readParity_idxCount <= 7'b0000000;
        readParity_jdxCount <= 7'b0000000;
        readParity_pRead <= 1'b0;
      end
      else begin
        if (enb) begin
          readParity_rdValid <= readParity_rdValid_next;
          readParity_rdAddr <= readParity_rdAddr_next;
          readParity_idxCount <= readParity_idxCount_next;
          readParity_jdxCount <= readParity_jdxCount_next;
          readParity_rdCount <= readParity_rdCount_next;
          readParity_pRead <= readParity_pRead_next;
        end
      end
    end

  always @* begin
    readParity_pRead_temp = readParity_pRead;
    readParity_rdValid_next = readParity_rdValid;
    readParity_rdAddr_next = readParity_rdAddr;
    readParity_idxCount_next = readParity_idxCount;
    readParity_jdxCount_next = readParity_jdxCount;
    readParity_rdCount_next = readParity_rdCount;
    readParity_t_0_0 = {1'b0, readParity_idxCount};
    readParity_add_temp = readParity_t_0_0 + 8'b00000001;
    inputData_80 = inputData[$signed({1'b0, readParity_add_temp}) - 32'sd1];
    readParity_t_1 = {1'b0, parityIdx};
    readParity_add_temp_0 = readParity_t_1 + 8'b00000001;
    parityData = parityRAM[$signed({1'b0, readParity_add_temp_0}) - 32'sd1];
    if (reset != 1'b0) begin
      readParity_pRead_temp = 1'b0;
    end
    else if (parityStart != 1'b0) begin
      readParity_pRead_temp = 1'b1;
    end
    if (reset != 1'b0) begin
      readParity_idxCount_next = 7'b0000000;
    end
    else if (inputValid != 1'b0) begin
      if (readParity_idxCount == 7'b1001111) begin
        readParity_idxCount_next = 7'b0000000;
      end
      else begin
        readParity_idxCount_next = readParity_idxCount + 7'b0000001;
      end
    end
    if (reset != 1'b0) begin
      readParity_rdValid_next = 1'b0;
      readParity_rdAddr_next = 4'b0001;
      readParity_rdCount_next = 4'b0001;
      readParity_jdxCount_next = 7'b0000000;
    end
    else if (readParity_pRead_temp) begin
      if (readParity_rdCount == 4'b1101) begin
        readParity_rdAddr_next = readParity_rdCount;
        readParity_rdValid_next = 1'b0;
        readParity_pRead_temp = 1'b0;
      end
      else begin
        readParity_rdValid_next = 1'b1;
        readParity_rdAddr_next = readParity_rdCount;
      end
      if (readParity_jdxCount == 7'b1001111) begin
        readParity_jdxCount_next = 7'b0000000;
        readParity_rdCount_next = readParity_rdCount + 4'b0001;
      end
      else begin
        readParity_jdxCount_next = readParity_jdxCount + 7'b0000001;
      end
    end
    pValid = readParity_rdValid;
    pAddr = readParity_rdAddr;
    idxOut = readParity_jdxCount;
    readParity_pRead_next = readParity_pRead_temp;
  end



  always @(posedge clk)
    begin : data_process
      if (reset_x == 1'b1) begin
        data_reg <= {3{1'b0}};
      end
      else begin
        if (enb) begin
          data_reg[0] <= inputData_80;
          data_reg[32'sd2:32'sd1] <= data_reg[32'sd1:32'sd0];
        end
      end
    end

  assign dataReg = data_reg[2];



  assign dataTmp = (validReg == 1'b0 ? const0 :
              dataReg);



  always @(posedge clk)
    begin : index_1_process
      if (reset_x == 1'b1) begin
        index_reg_1 <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          index_reg_1[0] <= pValid;
          index_reg_1[1] <= index_reg_1[0];
        end
      end
    end

  assign pValidReg = index_reg_1[1];



  assign pValidNeg =  ~ pValidReg;



  always @(posedge clk)
    begin : valid_1_process
      if (reset_x == 1'b1) begin
        validReg1 <= 1'b0;
      end
      else begin
        if (enb) begin
          validReg1 <= validReg;
        end
      end
    end



  assign validRegNeg =  ~ validReg1;



  always @(posedge clk)
    begin : outputController_process
      if (reset_x == 1'b1) begin
        startO <= 1'b0;
        validO <= 1'b0;
        dataO <= 1'b0;
        outputController_validReg <= 1'b0;
      end
      else begin
        if (enb) begin
          outputController_validReg <= pValidReg;
          validO <= (validReg != 1'b0) || (pValidReg != 1'b0);
          startO <= (validReg != 1'b0) && (validRegNeg != 1'b0);
          if (reset != 1'b0) begin
            dataO <= 1'b0;
          end
          else if (validReg != 1'b0) begin
            dataO <= dataTmp;
          end
          else if (pValidReg != 1'b0) begin
            dataO <= parityData;
          end
          else begin
            dataO <= 1'b0;
          end
        end
      end
    end

  assign outputController_endO = pValidNeg && outputController_validReg;
  assign endO = outputController_endO;



  always @(posedge clk)
    begin : dataOut_1_process
      if (reset_x == 1'b1) begin
        dataOut_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          dataOut_2 <= dataO;
        end
      end
    end



  always @(posedge clk)
    begin : startOut_1_process
      if (reset_x == 1'b1) begin
        startOut_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          startOut_2 <= startO;
        end
      end
    end



  always @(posedge clk)
    begin : endOut_1_process
      if (reset_x == 1'b1) begin
        endOut_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          endOut_2 <= endO;
        end
      end
    end



  always @(posedge clk)
    begin : validOut_1_process
      if (reset_x == 1'b1) begin
        validOut_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          validOut_2 <= validO;
        end
      end
    end



  assign dataOut = dataOut_2;

  assign startOut = startOut_2;

  assign endOut = endOut_2;

  assign validOut = validOut_2;

endmodule  // tx_125_src_Final_Output_block

