
*** Running vivado
    with args -log Jupyter_AD7091R_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Jupyter_AD7091R_1_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Jupyter_AD7091R_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Jupyter_AD7091R_1_0
Command: synth_design -top Jupyter_AD7091R_1_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11116
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1375.543 ; gain = 439.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Jupyter_AD7091R_1_0' [d:/Thesis/DAS_v2/DAS/DAS.gen/sources_1/bd/Jupyter/ip/Jupyter_AD7091R_1_0/synth/Jupyter_AD7091R_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AD7091R' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/sources_1/imports/src/AD7091R.v:70]
	Parameter ADC_SW_RESET_STATE bound to: 8'b00000001 
	Parameter ADC_IDLE_STATE bound to: 8'b00000010 
	Parameter ADC_START_CNV_STATE bound to: 8'b00000100 
	Parameter ADC_WAIT_CNV_DONE_STATE bound to: 8'b00001000 
	Parameter ADC_WAIT_DATA_VALID_STATE bound to: 8'b00010000 
	Parameter ADC_READ_CNV_RESULT bound to: 8'b00100000 
	Parameter ADC_END_CNV_STATE bound to: 8'b01000000 
	Parameter ADC_DATAREADY_STATE bound to: 8'b10000000 
	Parameter FPGA_CLOCK_FREQ bound to: 100.000000 - type: double 
	Parameter ADC_CYCLE_TIME bound to: 1.000000 - type: double 
	Parameter ADC_CONVST_TIME bound to: 0.100000 - type: double 
	Parameter ADC_CONVERT_TIME bound to: 0.560000 - type: double 
	Parameter ADC_CYCLE_CNT bound to: 7'b1100011 
	Parameter ADC_CONVST_CNT bound to: 7'b0001001 
	Parameter ADC_CONVERT_CNT bound to: 7'b0110111 
	Parameter ADC_SCLK_PERIODS bound to: 5'b01101 
	Parameter ADC_RESET_SCLK_PERIODS bound to: 4'b0011 
	Parameter ADC_DATAREADY_WIDTH bound to: 5'b00001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/sources_1/imports/src/AD7091R.v:252]
INFO: [Synth 8-6155] done synthesizing module 'AD7091R' (0#1) [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/sources_1/imports/src/AD7091R.v:70]
INFO: [Synth 8-6155] done synthesizing module 'Jupyter_AD7091R_1_0' (0#1) [d:/Thesis/DAS_v2/DAS/DAS.gen/sources_1/bd/Jupyter/ip/Jupyter_AD7091R_1_0/synth/Jupyter_AD7091R_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element adc_dataready_cnt_reg was removed.  [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/sources_1/imports/src/AD7091R.v:208]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.906 ; gain = 554.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.906 ; gain = 554.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.906 ; gain = 554.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1586.559 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'adc_state_reg' in module 'AD7091R'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
      ADC_SW_RESET_STATE |                         00000001 |                         00000001
     ADC_START_CNV_STATE |                         00000100 |                         00000100
 ADC_WAIT_CNV_DONE_STATE |                         00001000 |                         00001000
ADC_WAIT_DATA_VALID_STATE |                         00010000 |                         00010000
     ADC_READ_CNV_RESULT |                         00100000 |                         00100000
       ADC_END_CNV_STATE |                         01000000 |                         01000000
     ADC_DATAREADY_STATE |                         10000000 |                         10000000
          ADC_IDLE_STATE |                         00000010 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'adc_state_reg' in module 'AD7091R'
WARNING: [Synth 8-327] inferring latch for variable 'data_o' [D:/Thesis/DAS_v2/DAS/DAS.srcs/sources_1/imports/sources_1/imports/src/AD7091R.v:150]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   9 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/data_o[-1111111096]) is unused and will be removed from module Jupyter_AD7091R_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |    13|
|3     |LUT3 |    12|
|4     |LUT4 |    16|
|5     |LUT5 |    12|
|6     |LUT6 |    27|
|7     |FDRE |    57|
|8     |FDSE |    11|
|9     |LD   |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1586.559 ; gain = 554.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.559 ; gain = 650.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1586.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 7d2eea1d
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1586.559 ; gain = 1070.996
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Thesis/DAS_v2/DAS/DAS.runs/Jupyter_AD7091R_1_0_synth_1/Jupyter_AD7091R_1_0.dcp' has been generated.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Thesis/DAS_v2/DAS/DAS.runs/Jupyter_AD7091R_1_0_synth_1/Jupyter_AD7091R_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Jupyter_AD7091R_1_0_utilization_synth.rpt -pb Jupyter_AD7091R_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 15:54:22 2024...
