TimeQuest Timing Analyzer report for DE0_NANO_G_Sensor
Sat Feb  3 22:36:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 34. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 35. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 44. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 45. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 48. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 49. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO_G_Sensor                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; DE0_NANO_G_Sensor.sdc ; OK     ; Sat Feb  3 22:36:45 2018 ;
+-----------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz   ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 206.4 MHz  ; 206.4 MHz       ; CLOCK_50                                             ;      ;
; 225.28 MHz ; 225.28 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 12.937 ; 0.000         ;
; CLOCK_50                                             ; 15.155 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.358 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.672 ; 0.000         ;
; CLOCK_50                                             ; 17.179 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.901 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.728 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.597   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.746 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.937  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.670      ;
; 12.937  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.670      ;
; 12.937  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.670      ;
; 13.273  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 4.339      ;
; 13.297  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 4.313      ;
; 13.297  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 4.313      ;
; 13.297  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 4.313      ;
; 13.297  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 4.313      ;
; 13.297  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 4.313      ;
; 13.373  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.234      ;
; 13.373  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.234      ;
; 13.373  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.234      ;
; 13.373  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.234      ;
; 13.373  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.234      ;
; 13.373  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 4.234      ;
; 13.514  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 4.099      ;
; 13.514  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 4.099      ;
; 13.514  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 4.099      ;
; 13.725  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.341     ; 3.879      ;
; 13.725  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.341     ; 3.879      ;
; 13.903  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 3.710      ;
; 13.903  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 3.710      ;
; 13.903  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 3.710      ;
; 13.903  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 3.710      ;
; 13.903  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 3.710      ;
; 13.903  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 3.710      ;
; 13.903  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.332     ; 3.710      ;
; 13.940  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 3.672      ;
; 13.940  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 3.672      ;
; 15.069  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.543      ;
; 495.561 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.358      ;
; 495.561 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.358      ;
; 495.561 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.358      ;
; 495.561 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.358      ;
; 495.561 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.358      ;
; 495.561 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.358      ;
; 495.561 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.358      ;
; 495.628 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.300      ;
; 495.682 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 4.252      ;
; 495.682 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 4.252      ;
; 495.682 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 4.252      ;
; 495.682 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 4.252      ;
; 495.682 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 4.252      ;
; 495.682 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 4.252      ;
; 495.682 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 4.252      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 4.224      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 4.224      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 4.224      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.702 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.221      ;
; 495.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.180      ;
; 495.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.180      ;
; 495.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.180      ;
; 495.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.180      ;
; 495.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.180      ;
; 495.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.180      ;
; 495.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 4.180      ;
; 495.810 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.118      ;
; 495.810 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.118      ;
; 495.810 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.118      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.823 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.057     ; 4.115      ;
; 495.828 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.079     ; 4.088      ;
; 495.828 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.079     ; 4.088      ;
; 495.828 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.079     ; 4.088      ;
; 495.828 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.079     ; 4.088      ;
; 495.828 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.079     ; 4.088      ;
; 495.867 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 4.046      ;
; 495.867 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 4.046      ;
; 495.867 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 4.046      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.066     ; 4.060      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.066     ; 4.060      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.066     ; 4.060      ;
; 495.880 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 4.043      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.155 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.778      ;
; 15.549 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.372      ;
; 15.583 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.338      ;
; 15.591 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.330      ;
; 15.606 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.315      ;
; 15.620 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.301      ;
; 15.663 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.270      ;
; 15.670 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.251      ;
; 15.698 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.223      ;
; 15.759 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.162      ;
; 15.779 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.142      ;
; 15.843 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.078      ;
; 15.847 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.066      ;
; 15.853 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.060      ;
; 15.868 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.046      ;
; 15.869 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.064      ;
; 15.970 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.951      ;
; 16.020 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.893      ;
; 16.052 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.881      ;
; 16.054 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.867      ;
; 16.078 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.835      ;
; 16.100 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.821      ;
; 16.111 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.810      ;
; 16.115 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.798      ;
; 16.117 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.804      ;
; 16.141 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.792      ;
; 16.154 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.780      ;
; 16.181 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.752      ;
; 16.185 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.736      ;
; 16.188 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.733      ;
; 16.192 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.721      ;
; 16.194 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.740      ;
; 16.215 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.698      ;
; 16.232 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.681      ;
; 16.253 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.660      ;
; 16.263 ; led_driver:u_led_driver|int2_count[19] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.670      ;
; 16.266 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.648      ;
; 16.270 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.643      ;
; 16.278 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.635      ;
; 16.279 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.654      ;
; 16.292 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.641      ;
; 16.305 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.629      ;
; 16.311 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.602      ;
; 16.313 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.620      ;
; 16.315 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.618      ;
; 16.321 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.612      ;
; 16.326 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.595      ;
; 16.330 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.603      ;
; 16.336 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.598      ;
; 16.336 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.597      ;
; 16.344 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.589      ;
; 16.348 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.565      ;
; 16.350 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.583      ;
; 16.351 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.583      ;
; 16.361 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.552      ;
; 16.365 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.569      ;
; 16.381 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.552      ;
; 16.394 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.539      ;
; 16.394 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.540      ;
; 16.400 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.533      ;
; 16.401 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.532      ;
; 16.414 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.520      ;
; 16.422 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.511      ;
; 16.424 ; led_driver:u_led_driver|int2_count[18] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.489      ;
; 16.428 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.505      ;
; 16.432 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.481      ;
; 16.434 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.499      ;
; 16.443 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.491      ;
; 16.446 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.487      ;
; 16.465 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.448      ;
; 16.470 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.463      ;
; 16.489 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.501 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.432      ;
; 16.506 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.407      ;
; 16.509 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.424      ;
; 16.517 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.416      ;
; 16.517 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.404      ;
; 16.528 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.385      ;
; 16.541 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.392      ;
; 16.541 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.392      ;
; 16.545 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.368      ;
; 16.545 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.388      ;
; 16.546 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.387      ;
; 16.548 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.385      ;
; 16.561 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.352      ;
; 16.561 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.372      ;
; 16.567 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.366      ;
; 16.567 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.346      ;
; 16.573 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.360      ;
; 16.575 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.358      ;
; 16.575 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.358      ;
; 16.582 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.332      ;
; 16.583 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.350      ;
; 16.586 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.335      ;
; 16.588 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.346      ;
; 16.592 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.341      ;
; 16.598 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.335      ;
; 16.605 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.329      ;
; 16.612 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.321      ;
; 16.613 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.300      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                        ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.415 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.634      ;
; 0.417 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.636      ;
; 0.548 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|oRST         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.774      ;
; 0.562 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.564 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.783      ;
; 0.620 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.839      ;
; 0.622 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.841      ;
; 0.823 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.042      ;
; 0.826 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.046      ;
; 0.838 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.060      ;
; 0.843 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.876 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.094      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.931 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.150      ;
; 0.933 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.152      ;
; 0.934 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.152      ;
; 0.935 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.154      ;
; 0.937 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.156      ;
; 0.937 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.154      ;
; 0.938 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.157      ;
; 0.948 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.167      ;
; 0.950 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.169      ;
; 0.952 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.170      ;
; 0.953 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.173      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.396 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.406 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.406 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.417 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.420 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.422 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.641      ;
; 0.422 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.641      ;
; 0.423 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.642      ;
; 0.429 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.648      ;
; 0.517 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.537 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.539 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.757      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.574 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.578 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.599 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.611 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.677 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.896      ;
; 0.779 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.001      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.838 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.870 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.878 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.880 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.117      ;
; 0.881 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.118      ;
; 0.882 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.119      ;
; 0.882 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.119      ;
; 0.886 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.123      ;
; 0.886 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.123      ;
; 0.889 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.126      ;
; 0.919 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.138      ;
; 0.933 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.167      ;
; 0.934 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.156      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.940      ;
; 14.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.940      ;
; 14.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.940      ;
; 14.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.940      ;
; 14.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.940      ;
; 14.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.940      ;
; 14.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.940      ;
; 14.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.884      ;
; 14.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.884      ;
; 14.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.884      ;
; 14.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.884      ;
; 14.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.884      ;
; 14.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.333     ; 2.884      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 14.880 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.328     ; 2.737      ;
; 15.245 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 2.366      ;
; 15.245 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 2.366      ;
; 15.245 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 2.366      ;
; 15.245 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 2.366      ;
; 15.245 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 2.366      ;
; 15.245 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.334     ; 2.366      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                             ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.179 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.746      ;
; 17.179 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.746      ;
; 17.179 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.746      ;
; 17.179 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.746      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.711      ;
; 17.217 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.707      ;
; 17.236 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.689      ;
; 17.288 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.649      ;
; 17.288 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.649      ;
; 17.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.380      ;
; 17.557 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.380      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                             ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.901 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.124      ;
; 1.901 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.124      ;
; 2.156 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.379      ;
; 2.156 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.379      ;
; 2.158 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.401      ;
; 2.180 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.422      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.186 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.429      ;
; 2.206 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.449      ;
; 2.206 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.449      ;
; 2.206 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.449      ;
; 2.206 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.449      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.847     ; 2.138      ;
; 3.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.847     ; 2.138      ;
; 3.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.847     ; 2.138      ;
; 3.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.847     ; 2.138      ;
; 3.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.847     ; 2.138      ;
; 3.728 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.847     ; 2.138      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.049 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.841     ; 2.465      ;
; 4.211 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.622      ;
; 4.211 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.622      ;
; 4.211 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.622      ;
; 4.211 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.622      ;
; 4.211 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.622      ;
; 4.211 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.622      ;
; 4.235 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.646      ;
; 4.235 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.646      ;
; 4.235 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.646      ;
; 4.235 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.646      ;
; 4.235 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.646      ;
; 4.235 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.646      ;
; 4.235 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 2.646      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 234.8 MHz  ; 234.8 MHz       ; CLOCK_50                                             ;      ;
; 250.25 MHz ; 250.25 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.709 ; 0.000         ;
; CLOCK_50                                             ; 15.741 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; CLOCK_50                                             ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.293 ; 0.000         ;
; CLOCK_50                                             ; 17.492 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.749 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.325 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.596   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.743 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.709  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 4.189      ;
; 13.709  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 4.189      ;
; 13.709  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 4.189      ;
; 14.028  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.875      ;
; 14.042  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.044     ; 3.859      ;
; 14.042  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.044     ; 3.859      ;
; 14.042  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.044     ; 3.859      ;
; 14.042  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.044     ; 3.859      ;
; 14.042  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.044     ; 3.859      ;
; 14.115  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.783      ;
; 14.115  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.783      ;
; 14.115  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.783      ;
; 14.115  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.783      ;
; 14.115  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.783      ;
; 14.115  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 3.783      ;
; 14.223  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.681      ;
; 14.223  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.681      ;
; 14.223  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.681      ;
; 14.430  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 3.463      ;
; 14.430  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 3.463      ;
; 14.594  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.310      ;
; 14.594  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.310      ;
; 14.594  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.310      ;
; 14.594  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.310      ;
; 14.594  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.310      ;
; 14.594  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.310      ;
; 14.594  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.041     ; 3.310      ;
; 14.609  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 3.293      ;
; 14.609  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 3.293      ;
; 15.636  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.266      ;
; 496.004 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.924      ;
; 496.004 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.924      ;
; 496.004 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.924      ;
; 496.004 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.924      ;
; 496.004 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.924      ;
; 496.004 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.924      ;
; 496.004 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.924      ;
; 496.067 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.868      ;
; 496.106 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.834      ;
; 496.106 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.834      ;
; 496.106 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.834      ;
; 496.106 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.834      ;
; 496.106 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.834      ;
; 496.106 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.834      ;
; 496.106 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.834      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.137 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.794      ;
; 496.142 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.780      ;
; 496.142 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.780      ;
; 496.142 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 3.780      ;
; 496.157 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.771      ;
; 496.157 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.771      ;
; 496.157 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.771      ;
; 496.157 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.771      ;
; 496.157 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.771      ;
; 496.157 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.771      ;
; 496.157 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.771      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.239 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.704      ;
; 496.244 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.690      ;
; 496.244 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.690      ;
; 496.244 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.690      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.665      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.665      ;
; 496.271 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.665      ;
; 496.281 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 3.644      ;
; 496.281 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 3.644      ;
; 496.281 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 3.644      ;
; 496.281 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 3.644      ;
; 496.281 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.070     ; 3.644      ;
; 496.290 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.641      ;
; 496.290 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.641      ;
; 496.290 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.641      ;
; 496.290 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.641      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.741 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.198      ;
; 16.042 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.886      ;
; 16.066 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.862      ;
; 16.068 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.861      ;
; 16.088 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.840      ;
; 16.142 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.786      ;
; 16.174 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.765      ;
; 16.175 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.753      ;
; 16.176 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.752      ;
; 16.253 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.675      ;
; 16.285 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.643      ;
; 16.319 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.620      ;
; 16.337 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.592      ;
; 16.352 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.570      ;
; 16.352 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.571      ;
; 16.361 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.561      ;
; 16.451 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.477      ;
; 16.486 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.442      ;
; 16.492 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.430      ;
; 16.513 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.427      ;
; 16.525 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.403      ;
; 16.549 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.391      ;
; 16.550 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.378      ;
; 16.551 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.390      ;
; 16.554 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.368      ;
; 16.554 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.374      ;
; 16.565 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.374      ;
; 16.567 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.373      ;
; 16.590 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.332      ;
; 16.625 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.303      ;
; 16.631 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.297      ;
; 16.646 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.277      ;
; 16.647 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.275      ;
; 16.662 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.260      ;
; 16.665 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.257      ;
; 16.672 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.268      ;
; 16.681 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.258      ;
; 16.685 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.245      ;
; 16.688 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.251      ;
; 16.688 ; led_driver:u_led_driver|int2_count[19] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.251      ;
; 16.690 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.249      ;
; 16.691 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.231      ;
; 16.691 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.231      ;
; 16.695 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.245      ;
; 16.714 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.208      ;
; 16.714 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.225      ;
; 16.716 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.224      ;
; 16.727 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.212      ;
; 16.736 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.203      ;
; 16.741 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.199      ;
; 16.749 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.191      ;
; 16.755 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.167      ;
; 16.765 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.174      ;
; 16.781 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.158      ;
; 16.781 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.159      ;
; 16.784 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.156      ;
; 16.790 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.149      ;
; 16.791 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.131      ;
; 16.794 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.128      ;
; 16.797 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.142      ;
; 16.799 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.141      ;
; 16.800 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.139      ;
; 16.808 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.132      ;
; 16.814 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.125      ;
; 16.821 ; led_driver:u_led_driver|int2_count[18] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.101      ;
; 16.823 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.116      ;
; 16.824 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.115      ;
; 16.828 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.112      ;
; 16.847 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.093      ;
; 16.861 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.061      ;
; 16.862 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.077      ;
; 16.864 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.076      ;
; 16.883 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.056      ;
; 16.890 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.050      ;
; 16.892 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.030      ;
; 16.894 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.028      ;
; 16.901 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.038      ;
; 16.914 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.015      ;
; 16.918 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.011      ;
; 16.919 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.020      ;
; 16.920 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.019      ;
; 16.921 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.018      ;
; 16.925 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.997      ;
; 16.929 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.010      ;
; 16.930 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.992      ;
; 16.933 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.006      ;
; 16.939 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.983      ;
; 16.939 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.984      ;
; 16.943 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.996      ;
; 16.945 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.995      ;
; 16.959 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.963      ;
; 16.959 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.963      ;
; 16.965 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.974      ;
; 16.974 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.966      ;
; 16.976 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.964      ;
; 16.976 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.965      ;
; 16.983 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.956      ;
; 16.985 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.937      ;
; 16.985 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.955      ;
; 16.990 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.949      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.343 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.352 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.552      ;
; 0.353 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.553      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.363 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.563      ;
; 0.364 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.568      ;
; 0.371 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.571      ;
; 0.378 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.578      ;
; 0.380 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.580      ;
; 0.383 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.583      ;
; 0.383 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.583      ;
; 0.384 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.584      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.482 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.682      ;
; 0.484 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.684      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.511 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.515 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.715      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.537 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.737      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.746      ;
; 0.622 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.822      ;
; 0.719 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.924      ;
; 0.736 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.936      ;
; 0.736 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.936      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.944      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.945      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.950      ;
; 0.751 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.951      ;
; 0.752 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.952      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.778 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.978      ;
; 0.787 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.987      ;
; 0.801 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.015      ;
; 0.802 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.016      ;
; 0.803 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.017      ;
; 0.804 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.018      ;
; 0.807 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.021      ;
; 0.810 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.024      ;
; 0.814 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.028      ;
; 0.817 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.031      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.025      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.026      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.026      ;
; 0.828 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.028      ;
; 0.829 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.029      ;
; 0.830 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.030      ;
; 0.830 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.030      ;
; 0.832 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.032      ;
; 0.833 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.033      ;
; 0.833 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.033      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.366 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.566      ;
; 0.368 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.568      ;
; 0.492 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|oRST         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.502 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.508 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.508 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.553 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.753      ;
; 0.555 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.755      ;
; 0.736 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.935      ;
; 0.737 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.740 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.754 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.797 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.996      ;
; 0.825 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.024      ;
; 0.826 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.826 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.026      ;
; 0.829 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.833 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.031      ;
; 0.833 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.031      ;
; 0.833 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.033      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.038      ;
; 0.839 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.038      ;
; 0.841 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.041      ;
; 0.843 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.049      ;
; 0.850 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.049      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.293 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 2.610      ;
; 15.293 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 2.610      ;
; 15.293 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 2.610      ;
; 15.293 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 2.610      ;
; 15.293 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 2.610      ;
; 15.293 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 2.610      ;
; 15.293 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 2.610      ;
; 15.327 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.575      ;
; 15.327 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.575      ;
; 15.327 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.575      ;
; 15.327 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.575      ;
; 15.327 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.575      ;
; 15.327 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.575      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.452 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.038     ; 2.455      ;
; 15.784 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.118      ;
; 15.784 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.118      ;
; 15.784 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.118      ;
; 15.784 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.118      ;
; 15.784 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.118      ;
; 15.784 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.043     ; 2.118      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.492 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.523 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.409      ;
; 17.525 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.407      ;
; 17.544 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.388      ;
; 17.596 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.347      ;
; 17.596 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.347      ;
; 17.836 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.107      ;
; 17.836 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.107      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.749 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.951      ;
; 1.749 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.951      ;
; 1.984 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.203      ;
; 1.988 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.191      ;
; 1.988 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.191      ;
; 2.000 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.219      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.005 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.225      ;
; 2.030 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.250      ;
; 2.030 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.250      ;
; 2.030 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.250      ;
; 2.030 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.250      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.325 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.958      ;
; 3.325 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.958      ;
; 3.325 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.958      ;
; 3.325 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.958      ;
; 3.325 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.958      ;
; 3.325 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.958      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.630 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.771 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 2.404      ;
; 3.771 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 2.404      ;
; 3.771 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 2.404      ;
; 3.771 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 2.404      ;
; 3.771 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 2.404      ;
; 3.771 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 2.404      ;
; 3.795 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.610     ; 2.429      ;
; 3.795 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.610     ; 2.429      ;
; 3.795 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.610     ; 2.429      ;
; 3.795 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.610     ; 2.429      ;
; 3.795 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.610     ; 2.429      ;
; 3.795 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.610     ; 2.429      ;
; 3.795 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.610     ; 2.429      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.787 ; 0.000         ;
; CLOCK_50                                             ; 17.153 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.186 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.780 ; 0.000         ;
; CLOCK_50                                             ; 18.302 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.057 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.090 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.273   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.782 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.787  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.757      ;
; 15.787  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.757      ;
; 15.787  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.757      ;
; 15.996  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 2.551      ;
; 15.996  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.548      ;
; 15.996  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.548      ;
; 15.996  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.548      ;
; 15.996  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.548      ;
; 15.996  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.548      ;
; 15.996  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 2.548      ;
; 15.999  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.547      ;
; 15.999  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.547      ;
; 15.999  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.547      ;
; 15.999  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.547      ;
; 15.999  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.547      ;
; 16.129  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.419      ;
; 16.129  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.419      ;
; 16.129  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.419      ;
; 16.218  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 2.323      ;
; 16.218  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 2.323      ;
; 16.348  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.200      ;
; 16.348  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.200      ;
; 16.348  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.200      ;
; 16.348  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.200      ;
; 16.348  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.200      ;
; 16.348  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.200      ;
; 16.348  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.200      ;
; 16.403  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 2.144      ;
; 16.403  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 2.144      ;
; 17.021  ; reset_delay:u_reset_delay|oRST                    ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.526      ;
; 497.408 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.532      ;
; 497.408 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.532      ;
; 497.408 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.532      ;
; 497.408 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.532      ;
; 497.408 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.532      ;
; 497.408 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.532      ;
; 497.408 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.532      ;
; 497.446 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 2.490      ;
; 497.446 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 2.490      ;
; 497.446 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 2.490      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.453 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.491      ;
; 497.465 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.481      ;
; 497.484 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.469      ;
; 497.484 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.469      ;
; 497.484 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.469      ;
; 497.484 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.469      ;
; 497.484 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.469      ;
; 497.484 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.469      ;
; 497.484 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.469      ;
; 497.503 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.437      ;
; 497.503 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.437      ;
; 497.503 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.437      ;
; 497.503 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.437      ;
; 497.503 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.437      ;
; 497.503 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.437      ;
; 497.503 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.437      ;
; 497.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.427      ;
; 497.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.427      ;
; 497.522 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.427      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.529 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.030     ; 2.428      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 2.397      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 2.397      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 2.397      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 2.397      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.049     ; 2.397      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 2.395      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 2.395      ;
; 497.541 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 2.395      ;
; 497.548 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.396      ;
; 497.548 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.396      ;
; 497.548 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.396      ;
; 497.548 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.043     ; 2.396      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.153 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.798      ;
; 17.388 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.555      ;
; 17.430 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.513      ;
; 17.437 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.506      ;
; 17.440 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.511      ;
; 17.468 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.475      ;
; 17.468 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.475      ;
; 17.504 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.439      ;
; 17.523 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.420      ;
; 17.524 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.419      ;
; 17.553 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.390      ;
; 17.558 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.393      ;
; 17.569 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.374      ;
; 17.589 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.349      ;
; 17.597 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.341      ;
; 17.598 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.340      ;
; 17.634 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.309      ;
; 17.656 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.282      ;
; 17.675 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.276      ;
; 17.690 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.253      ;
; 17.730 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.208      ;
; 17.752 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.186      ;
; 17.754 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.189      ;
; 17.755 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.188      ;
; 17.770 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.173      ;
; 17.771 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.172      ;
; 17.778 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.160      ;
; 17.790 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.148      ;
; 17.795 ; led_driver:u_led_driver|int2_count[19] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.156      ;
; 17.806 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.137      ;
; 17.817 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.133      ;
; 17.821 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.117      ;
; 17.824 ; led_driver:u_led_driver|int2_count[15] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.114      ;
; 17.828 ; led_driver:u_led_driver|int2_count[16] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.110      ;
; 17.834 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.116      ;
; 17.849 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.089      ;
; 17.853 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.097      ;
; 17.859 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.091      ;
; 17.866 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.072      ;
; 17.869 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.069      ;
; 17.876 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.074      ;
; 17.885 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.053      ;
; 17.888 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.050      ;
; 17.893 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.057      ;
; 17.895 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.055      ;
; 17.901 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.049      ;
; 17.902 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.048      ;
; 17.910 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.033      ;
; 17.911 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.039      ;
; 17.913 ; led_driver:u_led_driver|int2_count[18] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.025      ;
; 17.924 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.026      ;
; 17.924 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.026      ;
; 17.932 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.018      ;
; 17.932 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.018      ;
; 17.933 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.017      ;
; 17.933 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.017      ;
; 17.933 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.017      ;
; 17.936 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.002      ;
; 17.943 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.995      ;
; 17.950 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.000      ;
; 17.952 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.998      ;
; 17.952 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.998      ;
; 17.957 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.981      ;
; 17.959 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.984      ;
; 17.960 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.990      ;
; 17.962 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.989      ;
; 17.969 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.981      ;
; 17.969 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.981      ;
; 17.980 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.970      ;
; 17.982 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.968      ;
; 17.984 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.954      ;
; 17.988 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.962      ;
; 17.988 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.962      ;
; 17.989 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.961      ;
; 17.994 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.944      ;
; 17.994 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.956      ;
; 17.999 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.951      ;
; 18.002 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.936      ;
; 18.002 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.936      ;
; 18.003 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.935      ;
; 18.007 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.943      ;
; 18.018 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.932      ;
; 18.025 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.925      ;
; 18.030 ; led_driver:u_led_driver|int2_count[19] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.913      ;
; 18.032 ; led_driver:u_led_driver|int2_count[21] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.906      ;
; 18.033 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.917      ;
; 18.033 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.917      ;
; 18.034 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.916      ;
; 18.034 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.916      ;
; 18.039 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.899      ;
; 18.045 ; led_driver:u_led_driver|int2_count[12] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.905      ;
; 18.045 ; led_driver:u_led_driver|int2_count[14] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.898      ;
; 18.046 ; led_driver:u_led_driver|int2_count[17] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.904      ;
; 18.049 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.901      ;
; 18.056 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.894      ;
; 18.063 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.887      ;
; 18.065 ; led_driver:u_led_driver|int2_count[13] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.873      ;
; 18.065 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.885      ;
; 18.065 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.885      ;
; 18.068 ; led_driver:u_led_driver|int2_count[20] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.870      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.225 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.346      ;
; 0.226 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.347      ;
; 0.288 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|oRST         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.335 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.457      ;
; 0.441 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.564      ;
; 0.451 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.463 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.584      ;
; 0.491 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.612      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.502 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.623      ;
; 0.504 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.624      ;
; 0.505 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.628      ;
; 0.517 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.643      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.204 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.208 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.213 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.214 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.221 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.340      ;
; 0.222 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.226 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.345      ;
; 0.226 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.345      ;
; 0.227 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.346      ;
; 0.229 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.348      ;
; 0.268 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.281 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.400      ;
; 0.289 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.293 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.302 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.305 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.323 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.327 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.446      ;
; 0.349 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.414 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.536      ;
; 0.437 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.557      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.452 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.464 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.477 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.607      ;
; 0.477 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.607      ;
; 0.478 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.608      ;
; 0.479 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.609      ;
; 0.479 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.609      ;
; 0.480 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.610      ;
; 0.481 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.611      ;
; 0.483 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.613      ;
; 0.488 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_back                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.608      ;
; 0.491 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.623      ;
; 0.505 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.780 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.767      ;
; 16.780 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.767      ;
; 16.780 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.767      ;
; 16.780 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.767      ;
; 16.780 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.767      ;
; 16.780 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.767      ;
; 16.780 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.767      ;
; 16.814 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.733      ;
; 16.814 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.733      ;
; 16.814 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.733      ;
; 16.814 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.733      ;
; 16.814 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.733      ;
; 16.814 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.733      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 16.910 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.385     ; 1.642      ;
; 17.140 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 1.408      ;
; 17.140 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 1.408      ;
; 17.140 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 1.408      ;
; 17.140 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 1.408      ;
; 17.140 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 1.408      ;
; 17.140 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 1.408      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.302 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.643      ;
; 18.302 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.643      ;
; 18.302 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.643      ;
; 18.302 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.643      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.338 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.607      ;
; 18.345 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.600      ;
; 18.376 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.577      ;
; 18.376 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.577      ;
; 18.549 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.404      ;
; 18.549 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.404      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.057 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.179      ;
; 1.057 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.179      ;
; 1.203 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.325      ;
; 1.203 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.325      ;
; 1.204 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.339      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.211 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.346      ;
; 1.214 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.349      ;
; 1.241 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.376      ;
; 1.241 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.376      ;
; 1.241 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.376      ;
; 1.241 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.376      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.090 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.094     ; 1.180      ;
; 2.090 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.094     ; 1.180      ;
; 2.090 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.094     ; 1.180      ;
; 2.090 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.094     ; 1.180      ;
; 2.090 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.094     ; 1.180      ;
; 2.090 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.094     ; 1.180      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.288 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 1.382      ;
; 2.371 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.095     ; 1.460      ;
; 2.371 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.095     ; 1.460      ;
; 2.371 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.095     ; 1.460      ;
; 2.371 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.095     ; 1.460      ;
; 2.371 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.095     ; 1.460      ;
; 2.371 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.095     ; 1.460      ;
; 2.401 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.096     ; 1.489      ;
; 2.401 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.096     ; 1.489      ;
; 2.401 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.096     ; 1.489      ;
; 2.401 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.096     ; 1.489      ;
; 2.401 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.096     ; 1.489      ;
; 2.401 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.096     ; 1.489      ;
; 2.401 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.096     ; 1.489      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 12.937 ; 0.186 ; 14.672   ; 1.057   ; 9.273               ;
;  CLOCK_50                                             ; 15.155 ; 0.186 ; 17.179   ; 1.057   ; 9.273               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 12.937 ; 0.187 ; 14.672   ; 2.090   ; 249.743             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 674      ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 667      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 674      ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 667      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLOCK_50                                             ; CLOCK_50                                             ; Base      ; Constrained ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; G_SENSOR_INT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; G_SENSOR_CS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; G_SENSOR_INT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; G_SENSOR_CS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Feb  3 22:36:44 2018
Info: Command: quartus_sta DE0_NANO_G_Sensor -c DE0_NANO_G_Sensor
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_NANO_G_Sensor.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.937               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.155               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.672               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.179               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.901               0.000 CLOCK_50 
    Info (332119):     3.728               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.597               0.000 CLOCK_50 
    Info (332119):   249.746               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.709               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.741               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.293               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.492               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.749               0.000 CLOCK_50 
    Info (332119):     3.325               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.596               0.000 CLOCK_50 
    Info (332119):   249.743               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.787               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.153               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.780               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.302               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.057               0.000 CLOCK_50 
    Info (332119):     2.090               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.273               0.000 CLOCK_50 
    Info (332119):   249.782               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 823 megabytes
    Info: Processing ended: Sat Feb  3 22:36:47 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


