module BinarySelect(
  input wire clk,
  input wire s,
  input wire [7:0] x,
  input wire [7:0] y,
  output wire [7:0] out
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  logic p0_s;
  logic [7:0] p0_x;
  logic [7:0] p0_y;
  always_ff @ (posedge clk) begin
    p0_s <= s;
    p0_x <= x;
    p0_y <= y;
  end

  // ===== Pipe stage 1:
  wire [7:0] p1_sel_14_comb;
  assign p1_sel_14_comb = p0_s ? p0_x : p0_y;

  // Registers for pipe stage 1:
  logic [7:0] p1_sel_14;
  always_ff @ (posedge clk) begin
    p1_sel_14 <= p1_sel_14_comb;
  end
  assign out = p1_sel_14;
endmodule
