{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620698473992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620698474003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 23:01:13 2021 " "Processing started: Mon May 10 23:01:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620698474003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698474003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_acel_hand -c nios_acel_hand " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_acel_hand -c nios_acel_hand" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698474003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620698474460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620698474460 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys_handshake.qsys " "Elaborating Qsys system entity \"Qsys_handshake.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698485387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:31 Progress: Loading quartus_v2/Qsys_handshake.qsys " "2021.05.10.23:01:31 Progress: Loading quartus_v2/Qsys_handshake.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698491144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:31 Progress: Reading input file " "2021.05.10.23:01:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698491945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:32 Progress: Adding clk_0 \[clock_source 16.1\] " "2021.05.10.23:01:32 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698492050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:33 Progress: Parameterizing module clk_0 " "2021.05.10.23:01:33 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698493090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:33 Progress: Adding handshake_memory_0 \[handshake_memory 1.0\] " "2021.05.10.23:01:33 Progress: Adding handshake_memory_0 \[handshake_memory 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698493092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:33 Progress: Parameterizing module handshake_memory_0 " "2021.05.10.23:01:33 Progress: Parameterizing module handshake_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698493824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:33 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\] " "2021.05.10.23:01:33 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698493828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:33 Progress: Parameterizing module jtag_uart_0 " "2021.05.10.23:01:33 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698493873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:33 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\] " "2021.05.10.23:01:33 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698493875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:34 Progress: Parameterizing module nios2_gen2_0 " "2021.05.10.23:01:34 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698494067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:34 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2021.05.10.23:01:34 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698494073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:34 Progress: Parameterizing module onchip_memory2_0 " "2021.05.10.23:01:34 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698494104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:34 Progress: Building connections " "2021.05.10.23:01:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698494105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:34 Progress: Parameterizing connections " "2021.05.10.23:01:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698494153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:34 Progress: Validating " "2021.05.10.23:01:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698494154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:01:35 Progress: Done reading input file " "2021.05.10.23:01:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698495142 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys_handshake.handshake_memory: The SIM_VHDL fileset must specify the top-level module name. " "Qsys_handshake.handshake_memory: The SIM_VHDL fileset must specify the top-level module name." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698496601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698496602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_handshake: Generating Qsys_handshake \"Qsys_handshake\" for QUARTUS_SYNTH " "Qsys_handshake: Generating Qsys_handshake \"Qsys_handshake\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698497495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Handshake_memory_0: \"Qsys_handshake\" instantiated handshake_memory \"handshake_memory_0\" " "Handshake_memory_0: \"Qsys_handshake\" instantiated handshake_memory \"handshake_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698502726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'Qsys_handshake_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'Qsys_handshake_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698502738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0002_jtag_uart_0_gen//Qsys_handshake_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0002_jtag_uart_0_gen//Qsys_handshake_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698502738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'Qsys_handshake_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'Qsys_handshake_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698503285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"Qsys_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"Qsys_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698503308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"Qsys_handshake\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"Qsys_handshake\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698504108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_handshake_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_handshake_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698504114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0003_onchip_memory2_0_gen//Qsys_handshake_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0003_onchip_memory2_0_gen//Qsys_handshake_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698504115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_handshake_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_handshake_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698504523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698504536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698507888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698508312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698508724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698509163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Qsys_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Qsys_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698511610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Qsys_handshake\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Qsys_handshake\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698511618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Qsys_handshake\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Qsys_handshake\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698511623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698511640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_handshake_nios2_gen2_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0006_cpu_gen//Qsys_handshake_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_handshake_nios2_gen2_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_6259962156256554768.dir/0006_cpu_gen//Qsys_handshake_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698511640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:52 (*) Starting Nios II generation " "Cpu: # 2021.05.10 23:01:52 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:52 (*)   Checking for plaintext license. " "Cpu: # 2021.05.10 23:01:52 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2021.05.10 23:01:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.05.10 23:01:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:53 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.05.10 23:01:53 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:53 (*)   Plaintext license not found. " "Cpu: # 2021.05.10 23:01:53 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:53 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2021.05.10 23:01:53 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:53 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.05.10 23:01:53 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:53 (*)   Creating all objects for CPU " "Cpu: # 2021.05.10 23:01:53 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:54 (*)   Generating RTL from CPU objects " "Cpu: # 2021.05.10 23:01:54 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:54 (*)   Creating plain-text RTL " "Cpu: # 2021.05.10 23:01:54 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:01:55 (*) Done Nios II generation " "Cpu: # 2021.05.10 23:01:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698515937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698516802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698516807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_handshake: Done \"Qsys_handshake\" with 27 modules, 42 files " "Qsys_handshake: Done \"Qsys_handshake\" with 27 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698516808 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Qsys_handshake.qsys " "Finished elaborating Qsys system entity \"Qsys_handshake.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698517749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_top-rtl " "Found design unit 1: memory_top-rtl" {  } { { "memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518350 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_top " "Found entity 1: memory_top" {  } { { "memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_state_machine-rtl " "Found design unit 1: memory_state_machine-rtl" {  } { { "memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_state_machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518352 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_state_machine " "Found entity 1: memory_state_machine" {  } { { "memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518353 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 My_top-rtl " "Found design unit 1: My_top-rtl" {  } { { "My_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/My_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518356 ""} { "Info" "ISGN_ENTITY_NAME" "1 My_top " "Found entity 1: My_top" {  } { { "My_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/My_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/qsys_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/qsys_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake " "Found entity 1: Qsys_handshake" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_irq_mapper " "Found entity 1: Qsys_handshake_irq_mapper" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_jtag_uart_0_sim_scfifo_w " "Found entity 1: Qsys_handshake_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518380 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_jtag_uart_0_scfifo_w " "Found entity 2: Qsys_handshake_jtag_uart_0_scfifo_w" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518380 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_handshake_jtag_uart_0_sim_scfifo_r " "Found entity 3: Qsys_handshake_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518380 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_handshake_jtag_uart_0_scfifo_r " "Found entity 4: Qsys_handshake_jtag_uart_0_scfifo_r" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518380 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_handshake_jtag_uart_0 " "Found entity 5: Qsys_handshake_jtag_uart_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0 " "Found entity 1: Qsys_handshake_mm_interconnect_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_handshake_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518459 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router " "Found entity 2: Qsys_handshake_mm_interconnect_0_router" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518464 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router_001 " "Found entity 2: Qsys_handshake_mm_interconnect_0_router_001" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518469 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router_002 " "Found entity 2: Qsys_handshake_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698518472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_004_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518473 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router_004 " "Found entity 2: Qsys_handshake_mm_interconnect_0_router_004" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_handshake_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_handshake_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_handshake_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0 " "Found entity 1: Qsys_handshake_nios2_gen2_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_handshake_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Qsys_handshake_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_handshake_nios2_gen2_0_cpu " "Found entity 21: Qsys_handshake_nios2_gen2_0_cpu" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_test_bench " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_onchip_memory2_0 " "Found entity 1: Qsys_handshake_onchip_memory2_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518603 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_handshake/submodules/altera_reset_controller.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "db/ip/qsys_handshake/submodules/memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518689 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "db/ip/qsys_handshake/submodules/memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/memory_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/memory_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_state_machine-rtl " "Found design unit 1: memory_state_machine-rtl" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518692 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_state_machine " "Found entity 1: memory_state_machine" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/memory_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/memory_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_top-rtl " "Found design unit 1: memory_top-rtl" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518694 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_top " "Found entity 1: memory_top" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698518694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "My_top " "Elaborating entity \"My_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620698518808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake Qsys_handshake:Label_SoC " "Elaborating entity \"Qsys_handshake\" for hierarchy \"Qsys_handshake:Label_SoC\"" {  } { { "My_top.vhd" "Label_SoC" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/My_top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698518816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_top Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0 " "Elaborating entity \"memory_top\" for hierarchy \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "handshake_memory_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698518845 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Output_acel\[9\] memory_top.vhd(84) " "Can't resolve multiple constant drivers for net \"Output_acel\[9\]\" at memory_top.vhd(84)" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 84 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518847 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "memory_top.vhd(102) " "Constant driver at memory_top.vhd(102)" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 102 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518848 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0 " "Can't elaborate user hierarchy \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "handshake_memory_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 64 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698518848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/output_files/nios_acel_hand.map.smsg " "Generated suppressed messages file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/output_files/nios_acel_hand.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698518950 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620698519049 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 10 23:01:59 2021 " "Processing ended: Mon May 10 23:01:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620698519049 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620698519049 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620698519049 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698519049 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698519675 ""}
