{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width):\n",
      "    if \"one-hot\" == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "PISO = DefineCircuit(\"PISO\", \"O\", Out(Bit), \"PI\", In(Bits(8)), \"SI\", In(Bit), \"LOAD\", In(Bit), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferPISO\", \"I\", In(Bits(2)), \"O\", Out(Bits(2)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "PI = PISO.PI\n",
      "SI = PISO.SI\n",
      "LOAD = PISO.LOAD\n",
      "values = Register(8, has_ce=False)\n",
      "wireclock(PISO, values)\n",
      "values_next = DefineSilicaMux(2, 8)()\n",
      "wire(__silica_path_state.O, values_next.S)\n",
      "wire(values_next.O, values.I)\n",
      "O = DefineSilicaMux(2, None)()\n",
      "wire(__silica_path_state.O, O.S)\n",
      "wire(O.O, PISO.O)\n",
      "values_next_0_tmp = [values.O[__silica_i] for __silica_i in range(8)]\n",
      "O_0_tmp = values.O[negate(1)]\n",
      "__silica_cond_0 = LOAD\n",
      "values_next_0_tmp = PI\n",
      "wire(bits(values_next_0_tmp), values_next.I0)\n",
      "wire(O_0_tmp, O.I0)\n",
      "wire(__silica_path_state.I[0], __silica_cond_0)\n",
      "values_next_1_tmp = [values.O[__silica_i] for __silica_i in range(8)]\n",
      "O_1_tmp = values.O[negate(1)]\n",
      "__silica_cond_1 = not_(LOAD)\n",
      "values_next_1_tmp[7] = values.O[6]\n",
      "values_next_1_tmp[6] = values_next_1_tmp[5]\n",
      "values_next_1_tmp[5] = values_next_1_tmp[4]\n",
      "values_next_1_tmp[4] = values_next_1_tmp[3]\n",
      "values_next_1_tmp[3] = values_next_1_tmp[2]\n",
      "values_next_1_tmp[2] = values_next_1_tmp[1]\n",
      "values_next_1_tmp[1] = values_next_1_tmp[0]\n",
      "values_next_1_tmp[0] = SI\n",
      "wire(bits(values_next_1_tmp), values_next.I1)\n",
      "wire(O_1_tmp, O.I1)\n",
      "wire(__silica_path_state.I[1], __silica_cond_1)\n",
      "EndDefine()\n",
      "UART_TX = DefineCircuit(\"UART_TX\", \"O\", Out(Bit), \"message\", In(Bits(8)), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferUART_TX\", \"I\", In(Bits(11)), \"O\", Out(Bits(11)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "__silica_yield_state = Register(11, init=1, has_ce=False)\n",
      "\n",
      "wireclock(UART_TX, __silica_yield_state)\n",
      "wire(or_(__silica_yield_state.O[0], __silica_yield_state.O[10]), __silica_yield_state.I[1])\n",
      "wire(__silica_yield_state.O[1], __silica_yield_state.I[2])\n",
      "wire(__silica_yield_state.O[2], __silica_yield_state.I[3])\n",
      "wire(__silica_yield_state.O[3], __silica_yield_state.I[4])\n",
      "wire(__silica_yield_state.O[4], __silica_yield_state.I[5])\n",
      "wire(__silica_yield_state.O[5], __silica_yield_state.I[6])\n",
      "wire(__silica_yield_state.O[6], __silica_yield_state.I[7])\n",
      "wire(__silica_yield_state.O[7], __silica_yield_state.I[8])\n",
      "wire(__silica_yield_state.O[8], __silica_yield_state.I[9])\n",
      "wire(__silica_yield_state.O[9], __silica_yield_state.I[10])\n",
      "wire(0, __silica_yield_state.I[0])\n",
      "message = UART_TX.message\n",
      "piso = PISO()\n",
      "piso_inputs_0 = DefineSilicaMux(11, 8)()\n",
      "wire(piso_inputs_0.O, piso.PI)\n",
      "wire(__silica_path_state.O, piso_inputs_0.S)\n",
      "piso_inputs_1 = DefineSilicaMux(11, None)()\n",
      "wire(piso_inputs_1.O, piso.SI)\n",
      "wire(__silica_path_state.O, piso_inputs_1.S)\n",
      "piso_inputs_2 = DefineSilicaMux(11, None)()\n",
      "wire(piso_inputs_2.O, piso.LOAD)\n",
      "wire(__silica_path_state.O, piso_inputs_2.S)\n",
      "O = DefineSilicaMux(11, None)()\n",
      "wire(__silica_path_state.O, O.S)\n",
      "wire(O.O, UART_TX.O)\n",
      "wire(piso_inputs_0.I0, message)\n",
      "wire(piso_inputs_1.I0, 1)\n",
      "wire(piso_inputs_2.I0, 1)\n",
      "O_0_tmp = piso.O\n",
      "O_0_tmp = bit(False)\n",
      "wire(O_0_tmp, O.I0)\n",
      "wire(__silica_path_state.I[0], __silica_yield_state.O[0])\n",
      "wire(piso_inputs_0.I1, message)\n",
      "wire(piso_inputs_1.I1, 1)\n",
      "wire(piso_inputs_2.I1, 0)\n",
      "O_1_tmp = piso.O\n",
      "wire(O_1_tmp, O.I1)\n",
      "wire(__silica_path_state.I[1], __silica_yield_state.O[1])\n",
      "wire(piso_inputs_0.I2, message)\n",
      "wire(piso_inputs_1.I2, 1)\n",
      "wire(piso_inputs_2.I2, 0)\n",
      "O_2_tmp = piso.O\n",
      "wire(O_2_tmp, O.I2)\n",
      "wire(__silica_path_state.I[2], __silica_yield_state.O[2])\n",
      "wire(piso_inputs_0.I3, message)\n",
      "wire(piso_inputs_1.I3, 1)\n",
      "wire(piso_inputs_2.I3, 0)\n",
      "O_3_tmp = piso.O\n",
      "wire(O_3_tmp, O.I3)\n",
      "wire(__silica_path_state.I[3], __silica_yield_state.O[3])\n",
      "wire(piso_inputs_0.I4, message)\n",
      "wire(piso_inputs_1.I4, 1)\n",
      "wire(piso_inputs_2.I4, 0)\n",
      "O_4_tmp = piso.O\n",
      "wire(O_4_tmp, O.I4)\n",
      "wire(__silica_path_state.I[4], __silica_yield_state.O[4])\n",
      "wire(piso_inputs_0.I5, message)\n",
      "wire(piso_inputs_1.I5, 1)\n",
      "wire(piso_inputs_2.I5, 0)\n",
      "O_5_tmp = piso.O\n",
      "wire(O_5_tmp, O.I5)\n",
      "wire(__silica_path_state.I[5], __silica_yield_state.O[5])\n",
      "wire(piso_inputs_0.I6, message)\n",
      "wire(piso_inputs_1.I6, 1)\n",
      "wire(piso_inputs_2.I6, 0)\n",
      "O_6_tmp = piso.O\n",
      "wire(O_6_tmp, O.I6)\n",
      "wire(__silica_path_state.I[6], __silica_yield_state.O[6])\n",
      "wire(piso_inputs_0.I7, message)\n",
      "wire(piso_inputs_1.I7, 1)\n",
      "wire(piso_inputs_2.I7, 0)\n",
      "O_7_tmp = piso.O\n",
      "wire(O_7_tmp, O.I7)\n",
      "wire(__silica_path_state.I[7], __silica_yield_state.O[7])\n",
      "wire(piso_inputs_0.I8, message)\n",
      "wire(piso_inputs_1.I8, 1)\n",
      "wire(piso_inputs_2.I8, 0)\n",
      "O_8_tmp = piso.O\n",
      "wire(O_8_tmp, O.I8)\n",
      "wire(__silica_path_state.I[8], __silica_yield_state.O[8])\n",
      "wire(piso_inputs_0.I9, message)\n",
      "wire(piso_inputs_1.I9, 1)\n",
      "wire(piso_inputs_2.I9, 0)\n",
      "O_9_tmp = piso.O\n",
      "wire(O_9_tmp, O.I9)\n",
      "wire(__silica_path_state.I[9], __silica_yield_state.O[9])\n",
      "wire(piso_inputs_0.I10, message)\n",
      "wire(piso_inputs_1.I10, 1)\n",
      "wire(piso_inputs_2.I10, 1)\n",
      "O_10_tmp = piso.O\n",
      "O_10_tmp = bit(False)\n",
      "wire(O_10_tmp, O.I10)\n",
      "wire(__silica_path_state.I[10], __silica_yield_state.O[10])\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, coroutine_create\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "def PISO(n):\n",
    "    @si.coroutine(inputs={\"PI\": si.Bits(n), \"SI\": si.Bit, \"LOAD\": si.Bit})\n",
    "    def PISO():\n",
    "        values = bits(0, n)\n",
    "        O = values[-1]\n",
    "        while True:\n",
    "            PI, SI, LOAD = yield O\n",
    "            O = values[-1]\n",
    "            if LOAD:\n",
    "                values = PI\n",
    "            else:\n",
    "                # values = [SI] + values[:-1]\n",
    "                for i in range(n - 1, 0, -1):\n",
    "                    values[i] = values[i - 1]\n",
    "                values[0] = SI\n",
    "    return PISO\n",
    "\n",
    "\n",
    "\n",
    "@si.coroutine(inputs={\"message\": si.Bits(8)})\n",
    "def UART_TX():\n",
    "    piso = coroutine_create(PISO(8))\n",
    "    message = yield\n",
    "    while True:\n",
    "        O = piso.send((message, 1, 1))\n",
    "        O = False\n",
    "        message = yield O\n",
    "        for j in range(9):\n",
    "            O = piso.send((message, 1, 0))\n",
    "            message = yield O\n",
    "        \n",
    "uart = si.compile(UART_TX(), file_name=\"build/silica_uart.py\")\n",
    "with open(\"build/silica_uart.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== UART_TX ===\n",
      "\n",
      "   Number of wires:                798\n",
      "   Number of wire bits:           1951\n",
      "   Number of public wires:         794\n",
      "   Number of public wire bits:    1947\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 32\n",
      "     SB_DFF                         19\n",
      "     SB_LUT4                        13\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_uart.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          10 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          24 / 1280\n",
      "  DFF        19\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   11\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 19 / 19\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 153\n",
      "  at iteration #50: temp = 3.64723, wire length = 230\n",
      "  at iteration #100: temp = 0.944001, wire length = 75\n",
      "  at iteration #150: temp = 0.126702, wire length = 25\n",
      "  final wire length = 25\n",
      "\n",
      "After placement:\n",
      "PIOs       6 / 96\n",
      "PLBs       6 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.04s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     8 / 6944\n",
      "span_12    0 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/silica_uart.txt...\n",
      "\n",
      "Total number of logic levels: 4\n",
      "Total path delay: 5.03 ns (198.79 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t UART_TX build/silica_uart.py\n",
    "!coreir -i build/silica_uart.json -o build/silica_uart.v\n",
    "!yosys -p 'synth_ice40 -top UART_TX -blif build/silica_uart.blif' build/silica_uart.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_uart.txt build/silica_uart.blif\n",
    "!icetime -tmd hx1k build/silica_uart.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4R\n",
      "compiling Counter4R\n",
      "compiling Counter4Mod10\n",
      "compiling Mux2\n",
      "compiling Register9\n",
      "compiling PISO9\n",
      "compiling EQ4\n",
      "compiling main\n",
      "Warning (verilog): input CLK not connected to an output\n",
      "Warning (verilog): input CLK not connected to an output\n"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "from magma import *\n",
    "from mantle import *\n",
    "main = DefineCircuit(\"main\", \"message\", In(Bits(8)), \"O\", Out(Bit))\n",
    "\n",
    "count = CounterModM(10, 4)\n",
    "\n",
    "shift = PISO(9)\n",
    "shift(1, concat(bits(0, 1), main.message), EQ(4)(count.O, bits(0, 4)))\n",
    "wire(shift.O, main.O)\n",
    "EndDefine()\n",
    "\n",
    "compile(\"build/magma_uart\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                116\n",
      "   Number of wire bits:            196\n",
      "   Number of public wires:         116\n",
      "   Number of public wire bits:     196\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 33\n",
      "     SB_CARRY                        2\n",
      "     SB_DFF                          9\n",
      "     SB_DFFSR                        4\n",
      "     SB_LUT4                        18\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/magma_uart.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          22 / 1280\n",
      "  DFF        13\n",
      "  CARRY      3\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 3\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 312\n",
      "  at iteration #50: temp = 5.13856, wire length = 223\n",
      "  at iteration #100: temp = 2.14854, wire length = 127\n",
      "  at iteration #150: temp = 0.264975, wire length = 41\n",
      "  final wire length = 30\n",
      "\n",
      "After placement:\n",
      "PIOs       6 / 96\n",
      "PLBs       8 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.04s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     7 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/magma_uart.txt...\n",
      "\n",
      "Total number of logic levels: 5\n",
      "Total path delay: 6.96 ns (143.70 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top main -blif build/magma_uart.blif' build/magma_uart.v | grep -A 15 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/magma_uart.txt build/magma_uart.blif\n",
    "!icetime -tmd hx1k build/magma_uart.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
