Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.03s.

Running simulation in directory: "/home/grads/a/amiya_1/ECEN714/lab_01/cadence/LVS".

*WARNING* LIB Design from File /home/grads/a/amiya_1/ECEN714/lab_01/cadence/cds.lib Line 15 redefines
LIB Design from the same file (defined earlier.)


Begin netlist:    Nov  2 11:46:51 2019
	view name list	= ("auLvs" "extracted" "schematic")
	stop name list	= ("auLvs")
	library name	= "Design"
	cell name	= "h_tree_six_bit_adder"
	view name	= "extracted"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
*WARNING* Parameter 'lxUseCell' already exists.
End netlist:    Nov  2 11:46:52 2019

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 1032
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	230 nodes merged into 230 nodes


Begin netlist:    Nov  2 11:46:52 2019
	view name list	= ("auLvs" "schematic")
	stop name list	= ("auLvs")
	library name	= "Design"
	cell name	= "h_tree_six_bit_adder"
	view name	= "schematic"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
End netlist:    Nov  2 11:46:53 2019

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 0
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	562 nodes merged into 562 nodes

Running netlist comparison program:  LVS
Begin comparison:    Nov  2 11:46:54 2019
@(#)$CDS: LVS version 6.1.8-64b 10/01/2018 19:50 (ip-172-18-22-57) $

The net-lists match.

                             layout  schematic
                                instances
        un-matched              0       0      
        rewired                 0       0      
        size errors             0       0      
        pruned                  0       0      
        active                  444     444    
        total                   444     444    

                                  nets
        un-matched              0       0      
        merged                  0       0      
        pruned                  0       0      
        active                  230     230    
        total                   230     230    

                                terminals
        un-matched              0       0      
        matched but
        different type          0       0      
        total                   23      23     
End comparison:      Nov  2 11:46:55 2019


Comparison program completed successfully.
