--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 328910 paths analyzed, 3133 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.476ns.
--------------------------------------------------------------------------------
Slack:                  6.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_274 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.364ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.605 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y29.D2      net (fanout=20)       2.316   control/placehold<261>1
    SLICE_X21Y29.D       Tilo                  0.259   control/placehold[274]
                                                       control/move/placehold<274>1
    SLICE_X20Y29.A2      net (fanout=2)        0.724   control/placehold[274]
    SLICE_X20Y29.CLK     Tas                   0.339   control/M_position_q[277]
                                                       control/M_position_d<274>1
                                                       control/M_position_q_274
    -------------------------------------------------  ---------------------------
    Total                                     13.364ns (2.016ns logic, 11.348ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_330 (FF)
  Destination:          control/M_position_q_253 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.330ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.684 - 0.779)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_330 to control/M_position_q_253
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   control/M_position_q[333]
                                                       control/M_position_q_330
    SLICE_X13Y41.D2      net (fanout=9)        2.625   control/M_position_q[330]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X23Y18.A1      net (fanout=6)        1.138   control/move/placehold<260>2
    SLICE_X23Y18.A       Tilo                  0.259   control/placehold<251>1
                                                       control/move/placehold<240>11
    SLICE_X19Y22.B3      net (fanout=21)       1.650   control/placehold<240>1
    SLICE_X19Y22.B       Tilo                  0.259   control/N499
                                                       control/move/placehold<253>2
    SLICE_X21Y22.A5      net (fanout=2)        0.805   control/placehold<253>1
    SLICE_X21Y22.CLK     Tas                   0.373   control/M_position_q[256]
                                                       control/M_position_d<253>1
                                                       control/M_position_q_253
    -------------------------------------------------  ---------------------------
    Total                                     13.330ns (2.144ns logic, 11.186ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  6.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_330 (FF)
  Destination:          control/M_position_q_255 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.275ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.684 - 0.779)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_330 to control/M_position_q_255
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   control/M_position_q[333]
                                                       control/M_position_q_330
    SLICE_X13Y41.D2      net (fanout=9)        2.625   control/M_position_q[330]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X23Y18.A1      net (fanout=6)        1.138   control/move/placehold<260>2
    SLICE_X23Y18.A       Tilo                  0.259   control/placehold<251>1
                                                       control/move/placehold<240>11
    SLICE_X18Y22.B3      net (fanout=21)       1.682   control/placehold<240>1
    SLICE_X18Y22.B       Tilo                  0.235   control/placehold<255>1
                                                       control/move/placehold<255>2
    SLICE_X21Y22.C4      net (fanout=2)        0.742   control/placehold<255>1
    SLICE_X21Y22.CLK     Tas                   0.373   control/M_position_q[256]
                                                       control/M_position_d<255>1
                                                       control/M_position_q_255
    -------------------------------------------------  ---------------------------
    Total                                     13.275ns (2.120ns logic, 11.155ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  6.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_330 (FF)
  Destination:          control/M_position_q_256 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.176ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.684 - 0.779)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_330 to control/M_position_q_256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   control/M_position_q[333]
                                                       control/M_position_q_330
    SLICE_X13Y41.D2      net (fanout=9)        2.625   control/M_position_q[330]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X23Y18.A1      net (fanout=6)        1.138   control/move/placehold<260>2
    SLICE_X23Y18.A       Tilo                  0.259   control/placehold<251>1
                                                       control/move/placehold<240>11
    SLICE_X19Y20.B4      net (fanout=21)       1.252   control/placehold<240>1
    SLICE_X19Y20.B       Tilo                  0.259   control/placehold<256>1
                                                       control/move/placehold<256>2
    SLICE_X21Y22.D4      net (fanout=2)        1.049   control/placehold<256>1
    SLICE_X21Y22.CLK     Tas                   0.373   control/M_position_q[256]
                                                       control/M_position_d<256>1
                                                       control/M_position_q_256
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (2.144ns logic, 11.032ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  6.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_219 (FF)
  Destination:          control/M_position_q_274 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.178ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.605 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_219 to control/M_position_q_274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.476   control/M_position_q[219]
                                                       control/M_position_q_219
    SLICE_X16Y14.C2      net (fanout=7)        1.446   control/M_position_q[219]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y29.D2      net (fanout=20)       2.316   control/placehold<261>1
    SLICE_X21Y29.D       Tilo                  0.259   control/placehold[274]
                                                       control/move/placehold<274>1
    SLICE_X20Y29.A2      net (fanout=2)        0.724   control/placehold[274]
    SLICE_X20Y29.CLK     Tas                   0.339   control/M_position_q[277]
                                                       control/M_position_d<274>1
                                                       control/M_position_q_274
    -------------------------------------------------  ---------------------------
    Total                                     13.178ns (2.058ns logic, 11.120ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  6.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_330 (FF)
  Destination:          control/M_position_q_248 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.116ns (Levels of Logic = 6)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_330 to control/M_position_q_248
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   control/M_position_q[333]
                                                       control/M_position_q_330
    SLICE_X13Y41.D2      net (fanout=9)        2.625   control/M_position_q[330]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X23Y18.A1      net (fanout=6)        1.138   control/move/placehold<260>2
    SLICE_X23Y18.A       Tilo                  0.259   control/placehold<251>1
                                                       control/move/placehold<240>11
    SLICE_X14Y20.B4      net (fanout=21)       1.264   control/placehold<240>1
    SLICE_X14Y20.B       Tilo                  0.235   control/placehold<248>1
                                                       control/move/placehold<248>2
    SLICE_X21Y20.D4      net (fanout=2)        1.001   control/placehold<248>1
    SLICE_X21Y20.CLK     Tas                   0.373   control/M_position_q[248]
                                                       control/M_position_d<248>1
                                                       control/M_position_q_248
    -------------------------------------------------  ---------------------------
    Total                                     13.116ns (2.120ns logic, 10.996ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  6.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_262 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.599 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_262
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y26.B1      net (fanout=20)       2.044   control/placehold<261>1
    SLICE_X21Y26.B       Tilo                  0.259   control/placehold[262]
                                                       control/move/placehold<262>1
    SLICE_X23Y26.A4      net (fanout=2)        0.713   control/placehold[262]
    SLICE_X23Y26.CLK     Tas                   0.373   control/M_position_q[265]
                                                       control/M_position_d<262>1
                                                       control/M_position_q_262
    -------------------------------------------------  ---------------------------
    Total                                     13.115ns (2.050ns logic, 11.065ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  6.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_200 (FF)
  Destination:          control/M_position_q_274 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.106ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.605 - 0.679)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_200 to control/M_position_q_274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.DQ      Tcko                  0.476   control/M_position_q[200]
                                                       control/M_position_q_200
    SLICE_X16Y14.C1      net (fanout=7)        1.374   control/M_position_q[200]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y29.D2      net (fanout=20)       2.316   control/placehold<261>1
    SLICE_X21Y29.D       Tilo                  0.259   control/placehold[274]
                                                       control/move/placehold<274>1
    SLICE_X20Y29.A2      net (fanout=2)        0.724   control/placehold[274]
    SLICE_X20Y29.CLK     Tas                   0.339   control/M_position_q[277]
                                                       control/M_position_d<274>1
                                                       control/M_position_q_274
    -------------------------------------------------  ---------------------------
    Total                                     13.106ns (2.058ns logic, 11.048ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  6.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_271 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_271
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X23Y28.B4      net (fanout=20)       1.895   control/placehold<261>1
    SLICE_X23Y28.B       Tilo                  0.259   control/placehold[271]
                                                       control/move/placehold<271>1
    SLICE_X21Y28.B5      net (fanout=2)        0.798   control/placehold[271]
    SLICE_X21Y28.CLK     Tas                   0.373   control/M_position_q[273]
                                                       control/M_position_d<271>1
                                                       control/M_position_q_271
    -------------------------------------------------  ---------------------------
    Total                                     13.051ns (2.050ns logic, 11.001ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  6.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_330 (FF)
  Destination:          control/M_position_q_249 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.006ns (Levels of Logic = 6)
  Clock Path Skew:      -0.088ns (0.691 - 0.779)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_330 to control/M_position_q_249
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   control/M_position_q[333]
                                                       control/M_position_q_330
    SLICE_X13Y41.D2      net (fanout=9)        2.625   control/M_position_q[330]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X23Y18.A1      net (fanout=6)        1.138   control/move/placehold<260>2
    SLICE_X23Y18.A       Tilo                  0.259   control/placehold<251>1
                                                       control/move/placehold<240>11
    SLICE_X19Y19.B1      net (fanout=21)       1.231   control/placehold<240>1
    SLICE_X19Y19.B       Tilo                  0.259   control/placehold<249>1
                                                       control/move/placehold<249>2
    SLICE_X20Y19.A2      net (fanout=2)        0.934   control/placehold<249>1
    SLICE_X20Y19.CLK     Tas                   0.339   control/M_position_q[252]
                                                       control/M_position_d<249>1
                                                       control/M_position_q_249
    -------------------------------------------------  ---------------------------
    Total                                     13.006ns (2.110ns logic, 10.896ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  6.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_266 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.596 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_266
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X20Y27.B3      net (fanout=20)       1.971   control/placehold<261>1
    SLICE_X20Y27.B       Tilo                  0.254   control/N223
                                                       control/move/placehold<266>1
    SLICE_X20Y25.A3      net (fanout=2)        0.705   control/placehold[266]
    SLICE_X20Y25.CLK     Tas                   0.339   control/M_position_q[269]
                                                       control/M_position_d<266>1
                                                       control/M_position_q_266
    -------------------------------------------------  ---------------------------
    Total                                     12.995ns (2.011ns logic, 10.984ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  6.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.944ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.599 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X23Y27.B5      net (fanout=20)       2.044   control/placehold<261>1
    SLICE_X23Y27.B       Tilo                  0.259   control/placehold<263>1
                                                       control/move/placehold<263>1
    SLICE_X23Y26.B4      net (fanout=2)        0.542   control/placehold[263]
    SLICE_X23Y26.CLK     Tas                   0.373   control/M_position_q[265]
                                                       control/M_position_d<263>1
                                                       control/M_position_q_263
    -------------------------------------------------  ---------------------------
    Total                                     12.944ns (2.050ns logic, 10.894ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  6.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_219 (FF)
  Destination:          control/M_position_q_262 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.929ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.599 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_219 to control/M_position_q_262
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.476   control/M_position_q[219]
                                                       control/M_position_q_219
    SLICE_X16Y14.C2      net (fanout=7)        1.446   control/M_position_q[219]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y26.B1      net (fanout=20)       2.044   control/placehold<261>1
    SLICE_X21Y26.B       Tilo                  0.259   control/placehold[262]
                                                       control/move/placehold<262>1
    SLICE_X23Y26.A4      net (fanout=2)        0.713   control/placehold[262]
    SLICE_X23Y26.CLK     Tas                   0.373   control/M_position_q[265]
                                                       control/M_position_d<262>1
                                                       control/M_position_q_262
    -------------------------------------------------  ---------------------------
    Total                                     12.929ns (2.092ns logic, 10.837ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_273 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.915ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_273
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X22Y28.B4      net (fanout=20)       1.846   control/placehold<261>1
    SLICE_X22Y28.B       Tilo                  0.235   control/placehold<273>1
                                                       control/move/placehold<273>1
    SLICE_X21Y28.D1      net (fanout=2)        0.735   control/placehold[273]
    SLICE_X21Y28.CLK     Tas                   0.373   control/M_position_q[273]
                                                       control/M_position_d<273>1
                                                       control/M_position_q_273
    -------------------------------------------------  ---------------------------
    Total                                     12.915ns (2.026ns logic, 10.889ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_205 (FF)
  Destination:          control/M_position_q_274 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.876ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.605 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_205 to control/M_position_q_274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y8.AQ       Tcko                  0.430   control/M_position_q[208]
                                                       control/M_position_q_205
    SLICE_X19Y12.B1      net (fanout=8)        1.115   control/M_position_q[205]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y29.D2      net (fanout=20)       2.316   control/placehold<261>1
    SLICE_X21Y29.D       Tilo                  0.259   control/placehold[274]
                                                       control/move/placehold<274>1
    SLICE_X20Y29.A2      net (fanout=2)        0.724   control/placehold[274]
    SLICE_X20Y29.CLK     Tas                   0.339   control/M_position_q[277]
                                                       control/M_position_d<274>1
                                                       control/M_position_q_274
    -------------------------------------------------  ---------------------------
    Total                                     12.876ns (2.016ns logic, 10.860ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_219 (FF)
  Destination:          control/M_position_q_271 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.603 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_219 to control/M_position_q_271
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.476   control/M_position_q[219]
                                                       control/M_position_q_219
    SLICE_X16Y14.C2      net (fanout=7)        1.446   control/M_position_q[219]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X23Y28.B4      net (fanout=20)       1.895   control/placehold<261>1
    SLICE_X23Y28.B       Tilo                  0.259   control/placehold[271]
                                                       control/move/placehold<271>1
    SLICE_X21Y28.B5      net (fanout=2)        0.798   control/placehold[271]
    SLICE_X21Y28.CLK     Tas                   0.373   control/M_position_q[273]
                                                       control/M_position_d<271>1
                                                       control/M_position_q_271
    -------------------------------------------------  ---------------------------
    Total                                     12.865ns (2.092ns logic, 10.773ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  7.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_200 (FF)
  Destination:          control/M_position_q_262 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.857ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (0.599 - 0.679)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_200 to control/M_position_q_262
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.DQ      Tcko                  0.476   control/M_position_q[200]
                                                       control/M_position_q_200
    SLICE_X16Y14.C1      net (fanout=7)        1.374   control/M_position_q[200]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y26.B1      net (fanout=20)       2.044   control/placehold<261>1
    SLICE_X21Y26.B       Tilo                  0.259   control/placehold[262]
                                                       control/move/placehold<262>1
    SLICE_X23Y26.A4      net (fanout=2)        0.713   control/placehold[262]
    SLICE_X23Y26.CLK     Tas                   0.373   control/M_position_q[265]
                                                       control/M_position_d<262>1
                                                       control/M_position_q_262
    -------------------------------------------------  ---------------------------
    Total                                     12.857ns (2.092ns logic, 10.765ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  7.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_334 (FF)
  Destination:          control/M_position_q_253 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.830ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.684 - 0.769)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_334 to control/M_position_q_253
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.430   control/M_position_q[337]
                                                       control/M_position_q_334
    SLICE_X13Y41.D5      net (fanout=9)        2.171   control/M_position_q[334]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X23Y18.A1      net (fanout=6)        1.138   control/move/placehold<260>2
    SLICE_X23Y18.A       Tilo                  0.259   control/placehold<251>1
                                                       control/move/placehold<240>11
    SLICE_X19Y22.B3      net (fanout=21)       1.650   control/placehold<240>1
    SLICE_X19Y22.B       Tilo                  0.259   control/N499
                                                       control/move/placehold<253>2
    SLICE_X21Y22.A5      net (fanout=2)        0.805   control/placehold<253>1
    SLICE_X21Y22.CLK     Tas                   0.373   control/M_position_q[256]
                                                       control/M_position_d<253>1
                                                       control/M_position_q_253
    -------------------------------------------------  ---------------------------
    Total                                     12.830ns (2.098ns logic, 10.732ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  7.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_201 (FF)
  Destination:          control/M_position_q_274 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.838ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.605 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_201 to control/M_position_q_274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.AQ       Tcko                  0.430   control/M_position_q[204]
                                                       control/M_position_q_201
    SLICE_X16Y14.C3      net (fanout=9)        1.152   control/M_position_q[201]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y29.D2      net (fanout=20)       2.316   control/placehold<261>1
    SLICE_X21Y29.D       Tilo                  0.259   control/placehold[274]
                                                       control/move/placehold<274>1
    SLICE_X20Y29.A2      net (fanout=2)        0.724   control/placehold[274]
    SLICE_X20Y29.CLK     Tas                   0.339   control/M_position_q[277]
                                                       control/M_position_d<274>1
                                                       control/M_position_q_274
    -------------------------------------------------  ---------------------------
    Total                                     12.838ns (2.012ns logic, 10.826ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_330 (FF)
  Destination:          control/M_position_q_205 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.866ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.744 - 0.779)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_330 to control/M_position_q_205
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   control/M_position_q[333]
                                                       control/M_position_q_330
    SLICE_X13Y41.D2      net (fanout=9)        2.625   control/M_position_q[330]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X18Y11.B5      net (fanout=6)        0.677   control/move/placehold<260>2
    SLICE_X18Y11.B       Tilo                  0.235   control/placehold<210>1
                                                       control/move/placehold<200>11
    SLICE_X23Y8.B2       net (fanout=22)       1.723   control/placehold<200>1
    SLICE_X23Y8.B        Tilo                  0.259   control/placehold<205>1
                                                       control/move/placehold<205>2
    SLICE_X21Y8.A2       net (fanout=2)        0.753   control/placehold<205>1
    SLICE_X21Y8.CLK      Tas                   0.373   control/M_position_q[208]
                                                       control/M_position_d<205>1
                                                       control/M_position_q_205
    -------------------------------------------------  ---------------------------
    Total                                     12.866ns (2.120ns logic, 10.746ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  7.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_219 (FF)
  Destination:          control/M_position_q_266 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.084ns (0.596 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_219 to control/M_position_q_266
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.476   control/M_position_q[219]
                                                       control/M_position_q_219
    SLICE_X16Y14.C2      net (fanout=7)        1.446   control/M_position_q[219]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X20Y27.B3      net (fanout=20)       1.971   control/placehold<261>1
    SLICE_X20Y27.B       Tilo                  0.254   control/N223
                                                       control/move/placehold<266>1
    SLICE_X20Y25.A3      net (fanout=2)        0.705   control/placehold[266]
    SLICE_X20Y25.CLK     Tas                   0.339   control/M_position_q[269]
                                                       control/M_position_d<266>1
                                                       control/M_position_q_266
    -------------------------------------------------  ---------------------------
    Total                                     12.809ns (2.053ns logic, 10.756ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  7.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_353 (FF)
  Destination:          control/M_position_q_133 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.065ns (0.733 - 0.798)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_353 to control/M_position_q_133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.430   control/M_position_q[353]
                                                       control/M_position_q_353
    SLICE_X9Y48.B2       net (fanout=8)        1.752   control/M_position_q[353]
    SLICE_X9Y48.B        Tilo                  0.259   control/move/out151
                                                       control/move/out152
    SLICE_X8Y42.A2       net (fanout=1)        1.134   control/move/out151
    SLICE_X8Y42.A        Tilo                  0.254   control/M_timer_q[24]
                                                       control/move/out154
    SLICE_X9Y14.D6       net (fanout=76)       3.563   control/position[359]_reduce_or_136_o
    SLICE_X9Y14.D        Tilo                  0.259   control/move/N758
                                                       control/move/placehold<60>212_SW1
    SLICE_X5Y17.A2       net (fanout=2)        1.299   control/move/N758
    SLICE_X5Y17.A        Tilo                  0.259   control/placehold<130>1
                                                       control/move/placehold<120>21
    SLICE_X7Y14.B1       net (fanout=21)       1.574   control/placehold<120>2
    SLICE_X7Y14.B        Tilo                  0.259   control/M_position_q[123]
                                                       control/move/placehold<121>11_1
    SLICE_X0Y17.B2       net (fanout=17)       1.447   control/placehold<121>11
    SLICE_X0Y17.CLK      Tas                   0.339   control/M_position_q[135]
                                                       control/M_position_d<133>1
                                                       control/M_position_q_133
    -------------------------------------------------  ---------------------------
    Total                                     12.828ns (2.059ns logic, 10.769ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  7.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_212 (FF)
  Destination:          control/M_position_q_274 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.816ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.605 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_212 to control/M_position_q_274
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.DQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_212
    SLICE_X18Y15.B2      net (fanout=9)        1.449   control/M_position_q[212]
    SLICE_X18Y15.B       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out92
    SLICE_X18Y15.A3      net (fanout=1)        0.468   control/collide/upDown/out81
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X21Y29.D2      net (fanout=20)       2.316   control/placehold<261>1
    SLICE_X21Y29.D       Tilo                  0.259   control/placehold[274]
                                                       control/move/placehold<274>1
    SLICE_X20Y29.A2      net (fanout=2)        0.724   control/placehold[274]
    SLICE_X20Y29.CLK     Tas                   0.339   control/M_position_q[277]
                                                       control/M_position_d<274>1
                                                       control/M_position_q_274
    -------------------------------------------------  ---------------------------
    Total                                     12.816ns (1.992ns logic, 10.824ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  7.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_272 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.799ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_272
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X22Y29.B4      net (fanout=20)       2.029   control/placehold<261>1
    SLICE_X22Y29.B       Tilo                  0.235   control/placehold<274>1
                                                       control/move/placehold<272>1
    SLICE_X21Y28.C5      net (fanout=2)        0.436   control/placehold[272]
    SLICE_X21Y28.CLK     Tas                   0.373   control/M_position_q[273]
                                                       control/M_position_d<272>1
                                                       control/M_position_q_272
    -------------------------------------------------  ---------------------------
    Total                                     12.799ns (2.026ns logic, 10.773ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  7.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_200 (FF)
  Destination:          control/M_position_q_271 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.603 - 0.679)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_200 to control/M_position_q_271
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.DQ      Tcko                  0.476   control/M_position_q[200]
                                                       control/M_position_q_200
    SLICE_X16Y14.C1      net (fanout=7)        1.374   control/M_position_q[200]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X23Y28.B4      net (fanout=20)       1.895   control/placehold<261>1
    SLICE_X23Y28.B       Tilo                  0.259   control/placehold[271]
                                                       control/move/placehold<271>1
    SLICE_X21Y28.B5      net (fanout=2)        0.798   control/placehold[271]
    SLICE_X21Y28.CLK     Tas                   0.373   control/M_position_q[273]
                                                       control/M_position_d<271>1
                                                       control/M_position_q_271
    -------------------------------------------------  ---------------------------
    Total                                     12.793ns (2.092ns logic, 10.701ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  7.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_334 (FF)
  Destination:          control/M_position_q_255 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.684 - 0.769)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_334 to control/M_position_q_255
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.430   control/M_position_q[337]
                                                       control/M_position_q_334
    SLICE_X13Y41.D5      net (fanout=9)        2.171   control/M_position_q[334]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X19Y15.B3      net (fanout=71)       4.533   control/position[339]_reduce_or_156_o
    SLICE_X19Y15.B       Tilo                  0.259   control/move/placehold[230]
                                                       control/move/placehold<260>21
    SLICE_X23Y18.A1      net (fanout=6)        1.138   control/move/placehold<260>2
    SLICE_X23Y18.A       Tilo                  0.259   control/placehold<251>1
                                                       control/move/placehold<240>11
    SLICE_X18Y22.B3      net (fanout=21)       1.682   control/placehold<240>1
    SLICE_X18Y22.B       Tilo                  0.235   control/placehold<255>1
                                                       control/move/placehold<255>2
    SLICE_X21Y22.C4      net (fanout=2)        0.742   control/placehold<255>1
    SLICE_X21Y22.CLK     Tas                   0.373   control/M_position_q[256]
                                                       control/M_position_d<255>1
                                                       control/M_position_q_255
    -------------------------------------------------  ---------------------------
    Total                                     12.775ns (2.074ns logic, 10.701ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  7.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_270 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.766ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X20Y28.B4      net (fanout=20)       1.874   control/placehold<261>1
    SLICE_X20Y28.B       Tilo                  0.254   control/N229
                                                       control/move/placehold<270>1
    SLICE_X21Y28.A1      net (fanout=2)        0.539   control/placehold[270]
    SLICE_X21Y28.CLK     Tas                   0.373   control/M_position_q[273]
                                                       control/M_position_d<270>1
                                                       control/M_position_q_270
    -------------------------------------------------  ---------------------------
    Total                                     12.766ns (2.045ns logic, 10.721ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  7.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_330 (FF)
  Destination:          control/M_position_q_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.768 - 0.779)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_330 to control/M_position_q_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   control/M_position_q[333]
                                                       control/M_position_q_330
    SLICE_X13Y41.D2      net (fanout=9)        2.625   control/M_position_q[330]
    SLICE_X13Y41.D       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out152
    SLICE_X13Y41.A5      net (fanout=1)        0.435   control/collide/upDown/out141
    SLICE_X13Y41.A       Tilo                  0.259   control/collide/upDown/out141
                                                       control/collide/upDown/out154
    SLICE_X16Y18.C6      net (fanout=71)       4.059   control/position[339]_reduce_or_156_o
    SLICE_X16Y18.C       Tilo                  0.255   control/out104
                                                       control/move/placehold<60>212_1
    SLICE_X12Y26.B4      net (fanout=4)        1.028   control/move/placehold<60>212
    SLICE_X12Y26.B       Tilo                  0.254   control/placehold<160>1
                                                       control/move/placehold<160>12
    SLICE_X8Y7.B3        net (fanout=2)        2.338   control/placehold<160>1
    SLICE_X8Y7.B         Tilo                  0.254   control/M_position_q[163]
                                                       control/M_position_d<161>3
    SLICE_X8Y7.A5        net (fanout=1)        0.247   control/M_position_d<161>3
    SLICE_X8Y7.CLK       Tas                   0.339   control/M_position_q[163]
                                                       control/M_position_d<161>4
                                                       control/M_position_q_161
    -------------------------------------------------  ---------------------------
    Total                                     12.828ns (2.096ns logic, 10.732ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  7.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_219 (FF)
  Destination:          control/M_position_q_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.758ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.599 - 0.680)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_219 to control/M_position_q_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.476   control/M_position_q[219]
                                                       control/M_position_q_219
    SLICE_X16Y14.C2      net (fanout=7)        1.446   control/M_position_q[219]
    SLICE_X16Y14.C       Tilo                  0.255   control/collide/upDown/out8
                                                       control/collide/upDown/out91
    SLICE_X18Y15.A1      net (fanout=1)        0.767   control/collide/upDown/out8
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X23Y27.B5      net (fanout=20)       2.044   control/placehold<261>1
    SLICE_X23Y27.B       Tilo                  0.259   control/placehold<263>1
                                                       control/move/placehold<263>1
    SLICE_X23Y26.B4      net (fanout=2)        0.542   control/placehold[263]
    SLICE_X23Y26.CLK     Tas                   0.373   control/M_position_q[265]
                                                       control/M_position_d<263>1
                                                       control/M_position_q_263
    -------------------------------------------------  ---------------------------
    Total                                     12.758ns (2.092ns logic, 10.666ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  7.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_209 (FF)
  Destination:          control/M_position_q_264 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.751ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.599 - 0.682)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_209 to control/M_position_q_264
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.430   control/M_position_q[212]
                                                       control/M_position_q_209
    SLICE_X19Y12.B2      net (fanout=8)        1.603   control/M_position_q[209]
    SLICE_X19Y12.B       Tilo                  0.259   control/M_move_out[206]
                                                       control/collide/upDown/out93
    SLICE_X18Y15.A4      net (fanout=1)        0.838   control/collide/upDown/out82
    SLICE_X18Y15.A       Tilo                  0.235   control/collide/leftRight/position[339]_reduce_or_127_o116
                                                       control/collide/upDown/out94
    SLICE_X13Y41.B5      net (fanout=60)       3.478   control/position[219]_reduce_or_90_o
    SLICE_X13Y41.B       Tilo                  0.259   control/collide/upDown/out141
                                                       control/move/placehold<261>1_SW0_SW0
    SLICE_X10Y22.C2      net (fanout=1)        2.389   control/move/N67
    SLICE_X10Y22.C       Tilo                  0.235   control/move/N769
                                                       control/move/placehold<261>1
    SLICE_X22Y27.B4      net (fanout=20)       1.907   control/placehold<261>1
    SLICE_X22Y27.B       Tilo                  0.235   control/placehold<264>1
                                                       control/move/placehold<264>1
    SLICE_X23Y26.C4      net (fanout=2)        0.510   control/placehold[264]
    SLICE_X23Y26.CLK     Tas                   0.373   control/M_position_q[265]
                                                       control/M_position_d<264>1
                                                       control/M_position_q_264
    -------------------------------------------------  ---------------------------
    Total                                     12.751ns (2.026ns logic, 10.725ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[0].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[1].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[3].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: win_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: directions_gen_0[2].directions/M_sync_out/CLK
  Logical resource: directions_gen_0[2].directions/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_0/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_1/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_2/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_3/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_4/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_5/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_6/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_7/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_8/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_9/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_10/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_11/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_12/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_13/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_14/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_15/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_16/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_17/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_18/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_19/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_20/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_21/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_22/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_23/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.476|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 328910 paths, 0 nets, and 9626 connections

Design statistics:
   Minimum period:  13.476ns{1}   (Maximum frequency:  74.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 10:35:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



