
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl



****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 376.852 ; gain = 78.734
Command: synth_design -top project_reti_logiche -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9116
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 814.793 ; gain = 413.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:23]
INFO: [Synth 8-3491] module 'signal_generator' declared at 'C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:122' bound to instance 'signal_generator0' of component 'signal_generator' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:70]
INFO: [Synth 8-638] synthesizing module 'signal_generator' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'signal_generator' (0#1) [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:135]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'serial_to_parallel' declared at 'C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:198' bound to instance 'serial_to_parallel_port' of component 'serial_to_parallel' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:82]
INFO: [Synth 8-638] synthesizing module 'serial_to_parallel' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:211]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serial_to_parallel' (0#1) [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:211]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'serial_to_parallel' declared at 'C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:198' bound to instance 'serial_to_parallel_address' of component 'serial_to_parallel' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:93]
INFO: [Synth 8-638] synthesizing module 'serial_to_parallel__parameterized1' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:211]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serial_to_parallel__parameterized1' (0#1) [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:211]
INFO: [Synth 8-3491] module 'mega_mux' declared at 'C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:230' bound to instance 'mega_mux_0' of component 'mega_mux' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mega_mux' [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:244]
INFO: [Synth 8-226] default block is never used [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'mega_mux' (0#1) [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (0#1) [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element z0_reg was removed.  [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element z1_reg was removed.  [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element z2_reg was removed.  [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element z3_reg was removed.  [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element z1_reg was removed.  [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element z2_reg was removed.  [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element z3_reg was removed.  [C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd:256]
WARNING: [Synth 8-3917] design project_reti_logiche has port o_mem_we driven by constant 0
WARNING: [Synth 8-7129] Port clk in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[7] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[6] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[5] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[4] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[3] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[2] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[1] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port do[0] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_port[1] in module mega_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_port[0] in module mega_mux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 904.906 ; gain = 503.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 904.906 ; gain = 503.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 904.906 ; gain = 503.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'signal_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                              000 |                              000
                       b |                              001 |                              001
                       c |                              010 |                              010
                clk_wait |                              011 |                              011
                       d |                              100 |                              100
                       e |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'signal_generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 904.906 ; gain = 503.184
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design project_reti_logiche has port o_mem_we driven by constant 0
WARNING: [Synth 8-7129] Port i_mem_data[7] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_data[6] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_data[5] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_data[4] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_data[3] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_data[2] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_data[1] in module project_reti_logiche is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_data[0] in module project_reti_logiche is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1092.051 ; gain = 690.328
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1092.941 ; gain = 691.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1093.164 ; gain = 691.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     3|
|5     |LUT4 |     4|
|6     |FDCE |    22|
|7     |IBUF |     4|
|8     |OBUF |    51|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+-----------------------------------+------+
|      |Instance                     |Module                             |Cells |
+------+-----------------------------+-----------------------------------+------+
|1     |top                          |                                   |    88|
|2     |  serial_to_parallel_address |serial_to_parallel__parameterized1 |    16|
|3     |  signal_generator0          |signal_generator                   |    16|
+------+-----------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.004 ; gain = 692.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1106.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1203.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1dfcea07
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.137 ; gain = 826.285
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 10:32:09 2023...
