
*** Running vivado
    with args -log ISA_decode.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ISA_decode.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ISA_decode.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nehmy/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ALU:1.0'. The one found in IP location 'c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/ip_repo' will take precedence over the same IP in location c:/Users/nehmy/AppData/Roaming/Xilinx/ip_repo
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.cache/ip 
Command: synth_design -top ISA_decode -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 865.977 ; gain = 234.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ISA_decode' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/ISA_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/synth/ALU.v:13]
INFO: [Synth 8-6157] synthesizing module 'ALU_and16_0_0' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_and16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_and16_0_0' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_and16_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_c_addsub_0_0' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_c_addsub_0_0' (2#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_c_addsub_1_0' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_c_addsub_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_c_addsub_1_0' (3#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_c_addsub_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_div_gen_0_2' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_div_gen_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_div_gen_0_2' (4#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_div_gen_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_mod16_0_0' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_mod16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_mod16_0_0' (5#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_mod16_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_mult_gen_0_0' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_mult_gen_0_0' (6#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_or16_0_0' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_or16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_or16_0_0' (7#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_or16_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU_xor16_0_0' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_xor16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_xor16_0_0' (8#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/.Xil/Vivado-7056-DESKTOP-KFAJ11H/realtime/ALU_xor16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/synth/ALU.v:13]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (16) of module 'ALU' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/MUX.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (16) of module 'ALU' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/MUX.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'P' does not match port width (32) of module 'ALU' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/MUX.v:57]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (10#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/MUX.v:23]
WARNING: [Synth 8-3848] Net user in module/entity register_file does not have driver. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/register_file.v:43]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (11#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'SSD' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/SSD.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (12#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'refresh_clk' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/refresh_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'refresh_clk' (13#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/refresh_clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/anode_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (14#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/anode_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_on' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:23]
WARNING: [Synth 8-567] referenced signal 'value1' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
WARNING: [Synth 8-567] referenced signal 'value2' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
WARNING: [Synth 8-567] referenced signal 'value3' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
WARNING: [Synth 8-567] referenced signal 'value4' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
WARNING: [Synth 8-567] referenced signal 'value5' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
WARNING: [Synth 8-567] referenced signal 'value6' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
WARNING: [Synth 8-567] referenced signal 'value7' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
WARNING: [Synth 8-567] referenced signal 'value8' should be on the sensitivity list [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:36]
INFO: [Synth 8-6155] done synthesizing module 'BCD_on' (15#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/BCD_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'cathode' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/cathode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cathode' (16#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/cathode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SSD' (17#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/SSD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce_cb' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:23]
INFO: [Synth 8-6157] synthesizing module 'Filter' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:29]
	Parameter wd bound to: 16 - type: integer 
	Parameter n bound to: 65535 - type: integer 
	Parameter bound bound to: 64000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Filter' (18#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:29]
INFO: [Synth 8-6157] synthesizing module 'Edge_Detector' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:63]
INFO: [Synth 8-6157] synthesizing module 'dff_resetless' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:72]
INFO: [Synth 8-6155] done synthesizing module 'dff_resetless' (19#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Detector' (20#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Debounce_cb' (21#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:23]
WARNING: [Synth 8-3848] Net write_data_wire in module/entity ISA_decode does not have driver. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/ISA_decode.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ISA_decode' (22#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/ISA_decode.v:23]
WARNING: [Synth 8-3331] design SSD has unconnected port rst
WARNING: [Synth 8-3331] design MUX has unconnected port rst
WARNING: [Synth 8-3331] design MUX has unconnected port read
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 939.258 ; gain = 308.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 939.258 ; gain = 308.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 939.258 ; gain = 308.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 939.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_c_addsub_0_0/ALU_c_addsub_0_0/ALU_c_addsub_0_0_in_context.xdc] for cell 'registerfile/mux/alu/c_addsub_0'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_c_addsub_0_0/ALU_c_addsub_0_0/ALU_c_addsub_0_0_in_context.xdc] for cell 'registerfile/mux/alu/c_addsub_0'
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_c_addsub_1_0/ALU_c_addsub_1_0/ALU_c_addsub_1_0_in_context.xdc] for cell 'registerfile/mux/alu/c_addsub_1'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_c_addsub_1_0/ALU_c_addsub_1_0/ALU_c_addsub_1_0_in_context.xdc] for cell 'registerfile/mux/alu/c_addsub_1'
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_mult_gen_0_0/ALU_mult_gen_0_0/ALU_mult_gen_0_0_in_context.xdc] for cell 'registerfile/mux/alu/mult_gen_0'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_mult_gen_0_0/ALU_mult_gen_0_0/ALU_mult_gen_0_0_in_context.xdc] for cell 'registerfile/mux/alu/mult_gen_0'
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_and16_0_0/ALU_and16_0_0/ALU_and16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/and16_0'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_and16_0_0/ALU_and16_0_0/ALU_and16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/and16_0'
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_or16_0_0/ALU_or16_0_0/ALU_or16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/or16_0'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_or16_0_0/ALU_or16_0_0/ALU_or16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/or16_0'
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_xor16_0_0/ALU_xor16_0_0/ALU_xor16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/xor16_0'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_xor16_0_0/ALU_xor16_0_0/ALU_xor16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/xor16_0'
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_div_gen_0_2/ALU_div_gen_0_2/ALU_div_gen_0_2_in_context.xdc] for cell 'registerfile/mux/alu/div_gen_0'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_div_gen_0_2/ALU_div_gen_0_2/ALU_div_gen_0_2_in_context.xdc] for cell 'registerfile/mux/alu/div_gen_0'
Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_mod16_0_0/ALU_mod16_0_0/ALU_mod16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/mod16_0'
Finished Parsing XDC File [c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_mod16_0_0/ALU_mod16_0_0/ALU_mod16_0_0_in_context.xdc] for cell 'registerfile/mux/alu/mod16_0'
Parsing XDC File [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc:48]
Finished Parsing XDC File [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ISA_decode_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/constrs_1/imports/Downloads/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ISA_decode_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ISA_decode_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1053.023 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'registerfile/mux/alu/c_addsub_0' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'registerfile/mux/alu/c_addsub_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'registerfile/mux/alu/div_gen_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'registerfile/mux/alu/mult_gen_0' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.383 ; gain = 429.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.383 ; gain = 429.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for registerfile/mux/alu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/c_addsub_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/and16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/or16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/xor16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/div_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for registerfile/mux/alu/mod16_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.383 ; gain = 429.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1060.383 ; gain = 429.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 20    
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 209   
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ISA_decode 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 205   
	   8 Input     16 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module refresh_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module anode_control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module SSD 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module Filter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dff_resetless 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'rs_reg' and it is trimmed from '32' to '16' bits. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/MUX.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_reg' and it is trimmed from '32' to '16' bits. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/MUX.v:49]
DSP Report: Generating DSP out_reg_reg[15]0, operation Mode is: A*B.
DSP Report: operator out_reg_reg[15]0 is absorbed into DSP out_reg_reg[15]0.
INFO: [Synth 8-4471] merging register 'button_debounce_cb/E/r1/q_reg' into 'button_debounce_cb/F/holder_reg' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/Debounce_cb.v:79]
WARNING: [Synth 8-3331] design MUX has unconnected port rst
WARNING: [Synth 8-3331] design MUX has unconnected port read
INFO: [Synth 8-3886] merging instance 'write_data_reg_reg[12]' (FDE) to 'write_data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'write_data_reg_reg[8]' (FDE) to 'write_data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'write_data_reg_reg[13]' (FDE) to 'write_data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'write_data_reg_reg[9]' (FDE) to 'write_data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'write_data_reg_reg[14]' (FDE) to 'write_data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'write_data_reg_reg[10]' (FDE) to 'write_data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'write_data_reg_reg[15]' (FDE) to 'write_data_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.953 ; gain = 609.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|register_file | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1240.953 ; gain = 609.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1249.410 ; gain = 618.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1265.176 ; gain = 634.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1269.957 ; gain = 638.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1269.957 ; gain = 638.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1269.957 ; gain = 638.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1269.957 ; gain = 638.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1269.957 ; gain = 638.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1269.957 ; gain = 638.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |ALU_and16_0_0    |         1|
|2     |ALU_c_addsub_0_0 |         1|
|3     |ALU_c_addsub_1_0 |         1|
|4     |ALU_div_gen_0_2  |         1|
|5     |ALU_mod16_0_0    |         1|
|6     |ALU_mult_gen_0_0 |         1|
|7     |ALU_or16_0_0     |         1|
|8     |ALU_xor16_0_0    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ALU_and16_0_0    |     1|
|2     |ALU_c_addsub_0_0 |     1|
|3     |ALU_c_addsub_1_0 |     1|
|4     |ALU_div_gen_0_2  |     1|
|5     |ALU_mod16_0_0    |     1|
|6     |ALU_mult_gen_0_0 |     1|
|7     |ALU_or16_0_0     |     1|
|8     |ALU_xor16_0_0    |     1|
|9     |BUFG             |     1|
|10    |CARRY4           |   182|
|11    |DSP48E1          |     1|
|12    |LUT1             |    67|
|13    |LUT2             |   110|
|14    |LUT3             |   506|
|15    |LUT4             |    94|
|16    |LUT5             |   582|
|17    |LUT6             |  2569|
|18    |MUXF7            |   224|
|19    |MUXF8            |    50|
|20    |FDRE             |   456|
|21    |FDSE             |     8|
|22    |IBUF             |    19|
|23    |OBUF             |    16|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |  5046|
|2     |  button_debounce_cb |Debounce_cb   |    55|
|3     |    F                |Filter        |    55|
|4     |  registerfile       |register_file |  4740|
|5     |    mux              |MUX           |   194|
|6     |      alu            |ALU           |   161|
|7     |  ssd_wrap           |SSD           |    82|
|8     |    test             |clk_divider   |    52|
|9     |    test1            |refresh_clk   |    10|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1269.957 ; gain = 638.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1269.957 ; gain = 517.664
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1269.957 ; gain = 638.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1269.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ISA_decode' is not ideal for floorplanning, since the cellview 'register_file' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1269.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1269.957 ; gain = 931.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1269.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.runs/synth_1/ISA_decode.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ISA_decode_utilization_synth.rpt -pb ISA_decode_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 16:55:48 2021...
