# Verilog_Traffic_Light
First steps with the Sipeed Tang Primer 20k FPGA.

![VÃ­deo Exemplo](https://github.com/mcleber/Verilog_Traffic_Light/blob/main/video/traffic_light.mp4)
