
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004370  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b54  0800447c  0800447c  0001447c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fd0  08005fd0  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005fd0  08005fd0  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005fd0  08005fd0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fd0  08005fd0  00015fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fd4  08005fd4  00015fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005fd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006dc  20000078  08006050  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000754  08006050  00020754  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011470  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000271e  00000000  00000000  00031554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001118  00000000  00000000  00033c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d78  00000000  00000000  00034d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019107  00000000  00000000  00035b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014d43  00000000  00000000  0004ec0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092c27  00000000  00000000  00063952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004d9c  00000000  00000000  000f657c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000fb318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08004464 	.word	0x08004464

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08004464 	.word	0x08004464

0800014c <Relay_SetState>:
static void MX_I2C1_Init(void);
static void MX_ADC2_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */
// Функция для управления реле
	void Relay_SetState(GPIO_PinState state) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, state);
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	461a      	mov	r2, r3
 800015a:	2108      	movs	r1, #8
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <Relay_SetState+0x20>)
 800015e:	f001 ff90 	bl	8002082 <HAL_GPIO_WritePin>
	}
 8000162:	bf00      	nop
 8000164:	3708      	adds	r7, #8
 8000166:	46bd      	mov	sp, r7
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	40010c00 	.word	0x40010c00

08000170 <ValveALOCASIA_SetState>:

	void ValveALOCASIA_SetState(GPIO_PinState state) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, state);
 800017a:	79fb      	ldrb	r3, [r7, #7]
 800017c:	461a      	mov	r2, r3
 800017e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000182:	4803      	ldr	r0, [pc, #12]	; (8000190 <ValveALOCASIA_SetState+0x20>)
 8000184:	f001 ff7d 	bl	8002082 <HAL_GPIO_WritePin>
		}
 8000188:	bf00      	nop
 800018a:	3708      	adds	r7, #8
 800018c:	46bd      	mov	sp, r7
 800018e:	bd80      	pop	{r7, pc}
 8000190:	40010c00 	.word	0x40010c00

08000194 <ValveFICUS_SetState>:
	void ValveFICUS_SetState(GPIO_PinState state) {
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	71fb      	strb	r3, [r7, #7]
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, state);
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	461a      	mov	r2, r3
 80001a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001a6:	4803      	ldr	r0, [pc, #12]	; (80001b4 <ValveFICUS_SetState+0x20>)
 80001a8:	f001 ff6b 	bl	8002082 <HAL_GPIO_WritePin>
			}
 80001ac:	bf00      	nop
 80001ae:	3708      	adds	r7, #8
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	40010c00 	.word	0x40010c00

080001b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001bc:	f000 ff84 	bl	80010c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c0:	f000 f8b2 	bl	8000328 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c4:	f000 fa2c 	bl	8000620 <MX_GPIO_Init>
  MX_ADC1_Init();
 80001c8:	f000 f8fe 	bl	80003c8 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80001cc:	f000 f9fe 	bl	80005cc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80001d0:	f000 f976 	bl	80004c0 <MX_I2C1_Init>
  MX_ADC2_Init();
 80001d4:	f000 f936 	bl	8000444 <MX_ADC2_Init>
  MX_TIM1_Init();
 80001d8:	f000 f9a0 	bl	800051c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80001dc:	4849      	ldr	r0, [pc, #292]	; (8000304 <main+0x14c>)
 80001de:	f001 fbef 	bl	80019c0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2);
 80001e2:	4849      	ldr	r0, [pc, #292]	; (8000308 <main+0x150>)
 80001e4:	f001 fbec 	bl	80019c0 <HAL_ADCEx_Calibration_Start>
  ssd1306_Init();
 80001e8:	f000 fd70 	bl	8000ccc <ssd1306_Init>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80001ec:	213c      	movs	r1, #60	; 0x3c
 80001ee:	4847      	ldr	r0, [pc, #284]	; (800030c <main+0x154>)
 80001f0:	f003 fa2a 	bl	8003648 <HAL_TIM_Encoder_Start>
  HAL_ADC_Start_IT(&hadc1);
 80001f4:	4843      	ldr	r0, [pc, #268]	; (8000304 <main+0x14c>)
 80001f6:	f001 f8c5 	bl	8001384 <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc2);
 80001fa:	4843      	ldr	r0, [pc, #268]	; (8000308 <main+0x150>)
 80001fc:	f001 f8c2 	bl	8001384 <HAL_ADC_Start_IT>

  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000200:	4840      	ldr	r0, [pc, #256]	; (8000304 <main+0x14c>)
 8000202:	f001 fbdd 	bl	80019c0 <HAL_ADCEx_Calibration_Start>
  ssd1306_Init();
 8000206:	f000 fd61 	bl	8000ccc <ssd1306_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  previousTick = HAL_GetTick();
 800020a:	f000 ffb5 	bl	8001178 <HAL_GetTick>
 800020e:	4603      	mov	r3, r0
 8000210:	4a3f      	ldr	r2, [pc, #252]	; (8000310 <main+0x158>)
 8000212:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  if (HAL_GetTick() - previousTick >= 10000) {
 8000214:	f000 ffb0 	bl	8001178 <HAL_GetTick>
 8000218:	4602      	mov	r2, r0
 800021a:	4b3d      	ldr	r3, [pc, #244]	; (8000310 <main+0x158>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	1ad3      	subs	r3, r2, r3
 8000220:	f242 720f 	movw	r2, #9999	; 0x270f
 8000224:	4293      	cmp	r3, r2
 8000226:	d904      	bls.n	8000232 <main+0x7a>
	          previousTick = HAL_GetTick();
 8000228:	f000 ffa6 	bl	8001178 <HAL_GetTick>
 800022c:	4603      	mov	r3, r0
 800022e:	4a38      	ldr	r2, [pc, #224]	; (8000310 <main+0x158>)
 8000230:	6013      	str	r3, [r2, #0]
	  }
	  Encoder=TIM1->CNT;
 8000232:	4b38      	ldr	r3, [pc, #224]	; (8000314 <main+0x15c>)
 8000234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000236:	b29a      	uxth	r2, r3
 8000238:	4b37      	ldr	r3, [pc, #220]	; (8000318 <main+0x160>)
 800023a:	801a      	strh	r2, [r3, #0]



	  HAL_ADC_Start_IT(&hadc1);
 800023c:	4831      	ldr	r0, [pc, #196]	; (8000304 <main+0x14c>)
 800023e:	f001 f8a1 	bl	8001384 <HAL_ADC_Start_IT>
	  HAL_ADC_Start_IT(&hadc2);
 8000242:	4831      	ldr	r0, [pc, #196]	; (8000308 <main+0x150>)
 8000244:	f001 f89e 	bl	8001384 <HAL_ADC_Start_IT>

//alocasia
	 if(ValueFrmSoil1 <= 1500){
 8000248:	4b34      	ldr	r3, [pc, #208]	; (800031c <main+0x164>)
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000250:	4293      	cmp	r3, r2
 8000252:	d806      	bhi.n	8000262 <main+0xaa>
		  Relay_SetState(GPIO_PIN_SET);
 8000254:	2001      	movs	r0, #1
 8000256:	f7ff ff79 	bl	800014c <Relay_SetState>
		  ValveALOCASIA_SetState(GPIO_PIN_RESET);
 800025a:	2000      	movs	r0, #0
 800025c:	f7ff ff88 	bl	8000170 <ValveALOCASIA_SetState>
 8000260:	e010      	b.n	8000284 <main+0xcc>

      	  }else if(ValueFrmSoil1 >= 1700 && ValueFrmSoil1 <=2800){
 8000262:	4b2e      	ldr	r3, [pc, #184]	; (800031c <main+0x164>)
 8000264:	881b      	ldrh	r3, [r3, #0]
 8000266:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800026a:	4293      	cmp	r3, r2
 800026c:	d90a      	bls.n	8000284 <main+0xcc>
 800026e:	4b2b      	ldr	r3, [pc, #172]	; (800031c <main+0x164>)
 8000270:	881b      	ldrh	r3, [r3, #0]
 8000272:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8000276:	d805      	bhi.n	8000284 <main+0xcc>
      		Relay_SetState(GPIO_PIN_RESET);
 8000278:	2000      	movs	r0, #0
 800027a:	f7ff ff67 	bl	800014c <Relay_SetState>
      		ValveALOCASIA_SetState(GPIO_PIN_SET);
 800027e:	2001      	movs	r0, #1
 8000280:	f7ff ff76 	bl	8000170 <ValveALOCASIA_SetState>

      	  }

//FICUS
	 if(ValueFrmSoil2 <= 1900){
 8000284:	4b26      	ldr	r3, [pc, #152]	; (8000320 <main+0x168>)
 8000286:	881b      	ldrh	r3, [r3, #0]
 8000288:	f240 726c 	movw	r2, #1900	; 0x76c
 800028c:	4293      	cmp	r3, r2
 800028e:	d806      	bhi.n	800029e <main+0xe6>
	 		  Relay_SetState(GPIO_PIN_SET);
 8000290:	2001      	movs	r0, #1
 8000292:	f7ff ff5b 	bl	800014c <Relay_SetState>
	 		  ValveFICUS_SetState(GPIO_PIN_RESET);
 8000296:	2000      	movs	r0, #0
 8000298:	f7ff ff7c 	bl	8000194 <ValveFICUS_SetState>
 800029c:	e010      	b.n	80002c0 <main+0x108>

	       	  }else if(ValueFrmSoil2 >= 2200 && ValueFrmSoil2 <=2800){
 800029e:	4b20      	ldr	r3, [pc, #128]	; (8000320 <main+0x168>)
 80002a0:	881b      	ldrh	r3, [r3, #0]
 80002a2:	f640 0297 	movw	r2, #2199	; 0x897
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d90a      	bls.n	80002c0 <main+0x108>
 80002aa:	4b1d      	ldr	r3, [pc, #116]	; (8000320 <main+0x168>)
 80002ac:	881b      	ldrh	r3, [r3, #0]
 80002ae:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 80002b2:	d805      	bhi.n	80002c0 <main+0x108>
	       		Relay_SetState(GPIO_PIN_RESET);
 80002b4:	2000      	movs	r0, #0
 80002b6:	f7ff ff49 	bl	800014c <Relay_SetState>
	       		ValveFICUS_SetState(GPIO_PIN_SET);
 80002ba:	2001      	movs	r0, #1
 80002bc:	f7ff ff6a 	bl	8000194 <ValveFICUS_SetState>

	       	  }


	       	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)==1){
 80002c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002c4:	4817      	ldr	r0, [pc, #92]	; (8000324 <main+0x16c>)
 80002c6:	f001 fec5 	bl	8002054 <HAL_GPIO_ReadPin>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b01      	cmp	r3, #1
 80002ce:	d102      	bne.n	80002d6 <main+0x11e>
	       		  		 Display_Start_Interface2();
 80002d0:	f000 fa72 	bl	80007b8 <Display_Start_Interface2>
 80002d4:	e001      	b.n	80002da <main+0x122>
	       		  	 }else Display_Start_Interface();
 80002d6:	f000 fa2b 	bl	8000730 <Display_Start_Interface>
	        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80002da:	2201      	movs	r2, #1
 80002dc:	2120      	movs	r1, #32
 80002de:	4811      	ldr	r0, [pc, #68]	; (8000324 <main+0x16c>)
 80002e0:	f001 fecf 	bl	8002082 <HAL_GPIO_WritePin>
	       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	2110      	movs	r1, #16
 80002e8:	480e      	ldr	r0, [pc, #56]	; (8000324 <main+0x16c>)
 80002ea:	f001 feca 	bl	8002082 <HAL_GPIO_WritePin>
	       HAL_Delay(1000);
 80002ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002f2:	f000 ff4b 	bl	800118c <HAL_Delay>
	       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	2110      	movs	r1, #16
 80002fa:	480a      	ldr	r0, [pc, #40]	; (8000324 <main+0x16c>)
 80002fc:	f001 fec1 	bl	8002082 <HAL_GPIO_WritePin>
	  if (HAL_GetTick() - previousTick >= 10000) {
 8000300:	e788      	b.n	8000214 <main+0x5c>
 8000302:	bf00      	nop
 8000304:	20000094 	.word	0x20000094
 8000308:	200000c4 	.word	0x200000c4
 800030c:	20000148 	.word	0x20000148
 8000310:	200001d8 	.word	0x200001d8
 8000314:	40012c00 	.word	0x40012c00
 8000318:	200001e0 	.word	0x200001e0
 800031c:	200001dc 	.word	0x200001dc
 8000320:	200001de 	.word	0x200001de
 8000324:	40010c00 	.word	0x40010c00

08000328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b094      	sub	sp, #80	; 0x50
 800032c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000332:	2228      	movs	r2, #40	; 0x28
 8000334:	2100      	movs	r1, #0
 8000336:	4618      	mov	r0, r3
 8000338:	f003 fc02 	bl	8003b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800033c:	f107 0314 	add.w	r3, r7, #20
 8000340:	2200      	movs	r2, #0
 8000342:	601a      	str	r2, [r3, #0]
 8000344:	605a      	str	r2, [r3, #4]
 8000346:	609a      	str	r2, [r3, #8]
 8000348:	60da      	str	r2, [r3, #12]
 800034a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800034c:	1d3b      	adds	r3, r7, #4
 800034e:	2200      	movs	r2, #0
 8000350:	601a      	str	r2, [r3, #0]
 8000352:	605a      	str	r2, [r3, #4]
 8000354:	609a      	str	r2, [r3, #8]
 8000356:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000358:	2302      	movs	r3, #2
 800035a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800035c:	2301      	movs	r3, #1
 800035e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000360:	2310      	movs	r3, #16
 8000362:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000364:	2300      	movs	r3, #0
 8000366:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000368:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800036c:	4618      	mov	r0, r3
 800036e:	f002 fb4d 	bl	8002a0c <HAL_RCC_OscConfig>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000378:	f000 fa62 	bl	8000840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800037c:	230f      	movs	r3, #15
 800037e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000380:	2300      	movs	r3, #0
 8000382:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000384:	2300      	movs	r3, #0
 8000386:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000388:	2300      	movs	r3, #0
 800038a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800038c:	2300      	movs	r3, #0
 800038e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000390:	f107 0314 	add.w	r3, r7, #20
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f002 fdba 	bl	8002f10 <HAL_RCC_ClockConfig>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80003a2:	f000 fa4d 	bl	8000840 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003a6:	2302      	movs	r3, #2
 80003a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80003aa:	2300      	movs	r3, #0
 80003ac:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003ae:	1d3b      	adds	r3, r7, #4
 80003b0:	4618      	mov	r0, r3
 80003b2:	f002 ff3b 	bl	800322c <HAL_RCCEx_PeriphCLKConfig>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80003bc:	f000 fa40 	bl	8000840 <Error_Handler>
  }
}
 80003c0:	bf00      	nop
 80003c2:	3750      	adds	r7, #80	; 0x50
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b084      	sub	sp, #16
 80003cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2200      	movs	r2, #0
 80003d2:	601a      	str	r2, [r3, #0]
 80003d4:	605a      	str	r2, [r3, #4]
 80003d6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80003d8:	4b18      	ldr	r3, [pc, #96]	; (800043c <MX_ADC1_Init+0x74>)
 80003da:	4a19      	ldr	r2, [pc, #100]	; (8000440 <MX_ADC1_Init+0x78>)
 80003dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003de:	4b17      	ldr	r3, [pc, #92]	; (800043c <MX_ADC1_Init+0x74>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003e4:	4b15      	ldr	r3, [pc, #84]	; (800043c <MX_ADC1_Init+0x74>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003ea:	4b14      	ldr	r3, [pc, #80]	; (800043c <MX_ADC1_Init+0x74>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003f0:	4b12      	ldr	r3, [pc, #72]	; (800043c <MX_ADC1_Init+0x74>)
 80003f2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80003f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003f8:	4b10      	ldr	r3, [pc, #64]	; (800043c <MX_ADC1_Init+0x74>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80003fe:	4b0f      	ldr	r3, [pc, #60]	; (800043c <MX_ADC1_Init+0x74>)
 8000400:	2201      	movs	r2, #1
 8000402:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000404:	480d      	ldr	r0, [pc, #52]	; (800043c <MX_ADC1_Init+0x74>)
 8000406:	f000 fee5 	bl	80011d4 <HAL_ADC_Init>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000410:	f000 fa16 	bl	8000840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000414:	2301      	movs	r3, #1
 8000416:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000418:	2301      	movs	r3, #1
 800041a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800041c:	2300      	movs	r3, #0
 800041e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000420:	1d3b      	adds	r3, r7, #4
 8000422:	4619      	mov	r1, r3
 8000424:	4805      	ldr	r0, [pc, #20]	; (800043c <MX_ADC1_Init+0x74>)
 8000426:	f001 f937 	bl	8001698 <HAL_ADC_ConfigChannel>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000430:	f000 fa06 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000434:	bf00      	nop
 8000436:	3710      	adds	r7, #16
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}
 800043c:	20000094 	.word	0x20000094
 8000440:	40012400 	.word	0x40012400

08000444 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800044a:	1d3b      	adds	r3, r7, #4
 800044c:	2200      	movs	r2, #0
 800044e:	601a      	str	r2, [r3, #0]
 8000450:	605a      	str	r2, [r3, #4]
 8000452:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000454:	4b18      	ldr	r3, [pc, #96]	; (80004b8 <MX_ADC2_Init+0x74>)
 8000456:	4a19      	ldr	r2, [pc, #100]	; (80004bc <MX_ADC2_Init+0x78>)
 8000458:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800045a:	4b17      	ldr	r3, [pc, #92]	; (80004b8 <MX_ADC2_Init+0x74>)
 800045c:	2200      	movs	r2, #0
 800045e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000460:	4b15      	ldr	r3, [pc, #84]	; (80004b8 <MX_ADC2_Init+0x74>)
 8000462:	2200      	movs	r2, #0
 8000464:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000466:	4b14      	ldr	r3, [pc, #80]	; (80004b8 <MX_ADC2_Init+0x74>)
 8000468:	2200      	movs	r2, #0
 800046a:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800046c:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <MX_ADC2_Init+0x74>)
 800046e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000472:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000474:	4b10      	ldr	r3, [pc, #64]	; (80004b8 <MX_ADC2_Init+0x74>)
 8000476:	2200      	movs	r2, #0
 8000478:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800047a:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <MX_ADC2_Init+0x74>)
 800047c:	2201      	movs	r2, #1
 800047e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000480:	480d      	ldr	r0, [pc, #52]	; (80004b8 <MX_ADC2_Init+0x74>)
 8000482:	f000 fea7 	bl	80011d4 <HAL_ADC_Init>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 800048c:	f000 f9d8 	bl	8000840 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000490:	2304      	movs	r3, #4
 8000492:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000494:	2301      	movs	r3, #1
 8000496:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000498:	2300      	movs	r3, #0
 800049a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	4619      	mov	r1, r3
 80004a0:	4805      	ldr	r0, [pc, #20]	; (80004b8 <MX_ADC2_Init+0x74>)
 80004a2:	f001 f8f9 	bl	8001698 <HAL_ADC_ConfigChannel>
 80004a6:	4603      	mov	r3, r0
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d001      	beq.n	80004b0 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80004ac:	f000 f9c8 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80004b0:	bf00      	nop
 80004b2:	3710      	adds	r7, #16
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	200000c4 	.word	0x200000c4
 80004bc:	40012800 	.word	0x40012800

080004c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <MX_I2C1_Init+0x50>)
 80004c6:	4a13      	ldr	r2, [pc, #76]	; (8000514 <MX_I2C1_Init+0x54>)
 80004c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004ca:	4b11      	ldr	r3, [pc, #68]	; (8000510 <MX_I2C1_Init+0x50>)
 80004cc:	4a12      	ldr	r2, [pc, #72]	; (8000518 <MX_I2C1_Init+0x58>)
 80004ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <MX_I2C1_Init+0x50>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <MX_I2C1_Init+0x50>)
 80004d8:	2200      	movs	r2, #0
 80004da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004dc:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <MX_I2C1_Init+0x50>)
 80004de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80004e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004e4:	4b0a      	ldr	r3, [pc, #40]	; (8000510 <MX_I2C1_Init+0x50>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004ea:	4b09      	ldr	r3, [pc, #36]	; (8000510 <MX_I2C1_Init+0x50>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004f0:	4b07      	ldr	r3, [pc, #28]	; (8000510 <MX_I2C1_Init+0x50>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004f6:	4b06      	ldr	r3, [pc, #24]	; (8000510 <MX_I2C1_Init+0x50>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004fc:	4804      	ldr	r0, [pc, #16]	; (8000510 <MX_I2C1_Init+0x50>)
 80004fe:	f001 fdd9 	bl	80020b4 <HAL_I2C_Init>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000508:	f000 f99a 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}
 8000510:	200000f4 	.word	0x200000f4
 8000514:	40005400 	.word	0x40005400
 8000518:	000186a0 	.word	0x000186a0

0800051c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b08c      	sub	sp, #48	; 0x30
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000522:	f107 030c 	add.w	r3, r7, #12
 8000526:	2224      	movs	r2, #36	; 0x24
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f003 fb08 	bl	8003b40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000538:	4b22      	ldr	r3, [pc, #136]	; (80005c4 <MX_TIM1_Init+0xa8>)
 800053a:	4a23      	ldr	r2, [pc, #140]	; (80005c8 <MX_TIM1_Init+0xac>)
 800053c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800053e:	4b21      	ldr	r3, [pc, #132]	; (80005c4 <MX_TIM1_Init+0xa8>)
 8000540:	2200      	movs	r2, #0
 8000542:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000544:	4b1f      	ldr	r3, [pc, #124]	; (80005c4 <MX_TIM1_Init+0xa8>)
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800054a:	4b1e      	ldr	r3, [pc, #120]	; (80005c4 <MX_TIM1_Init+0xa8>)
 800054c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000550:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000552:	4b1c      	ldr	r3, [pc, #112]	; (80005c4 <MX_TIM1_Init+0xa8>)
 8000554:	2200      	movs	r2, #0
 8000556:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000558:	4b1a      	ldr	r3, [pc, #104]	; (80005c4 <MX_TIM1_Init+0xa8>)
 800055a:	2200      	movs	r2, #0
 800055c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800055e:	4b19      	ldr	r3, [pc, #100]	; (80005c4 <MX_TIM1_Init+0xa8>)
 8000560:	2200      	movs	r2, #0
 8000562:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000564:	2301      	movs	r3, #1
 8000566:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000568:	2300      	movs	r3, #0
 800056a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800056c:	2301      	movs	r3, #1
 800056e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000570:	2300      	movs	r3, #0
 8000572:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000578:	2300      	movs	r3, #0
 800057a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800057c:	2301      	movs	r3, #1
 800057e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000580:	2300      	movs	r3, #0
 8000582:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000588:	f107 030c 	add.w	r3, r7, #12
 800058c:	4619      	mov	r1, r3
 800058e:	480d      	ldr	r0, [pc, #52]	; (80005c4 <MX_TIM1_Init+0xa8>)
 8000590:	f002 ffb8 	bl	8003504 <HAL_TIM_Encoder_Init>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800059a:	f000 f951 	bl	8000840 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800059e:	2300      	movs	r3, #0
 80005a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	4619      	mov	r1, r3
 80005aa:	4806      	ldr	r0, [pc, #24]	; (80005c4 <MX_TIM1_Init+0xa8>)
 80005ac:	f003 f96c 	bl	8003888 <HAL_TIMEx_MasterConfigSynchronization>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80005b6:	f000 f943 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80005ba:	bf00      	nop
 80005bc:	3730      	adds	r7, #48	; 0x30
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	20000148 	.word	0x20000148
 80005c8:	40012c00 	.word	0x40012c00

080005cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005d0:	4b11      	ldr	r3, [pc, #68]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005d2:	4a12      	ldr	r2, [pc, #72]	; (800061c <MX_USART2_UART_Init+0x50>)
 80005d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005d6:	4b10      	ldr	r3, [pc, #64]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005de:	4b0e      	ldr	r3, [pc, #56]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005e4:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005f0:	4b09      	ldr	r3, [pc, #36]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005f2:	220c      	movs	r2, #12
 80005f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f6:	4b08      	ldr	r3, [pc, #32]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005fc:	4b06      	ldr	r3, [pc, #24]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 80005fe:	2200      	movs	r2, #0
 8000600:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000602:	4805      	ldr	r0, [pc, #20]	; (8000618 <MX_USART2_UART_Init+0x4c>)
 8000604:	f003 f99e 	bl	8003944 <HAL_UART_Init>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800060e:	f000 f917 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000190 	.word	0x20000190
 800061c:	40004400 	.word	0x40004400

08000620 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000626:	f107 0310 	add.w	r3, r7, #16
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	609a      	str	r2, [r3, #8]
 8000632:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000634:	4b26      	ldr	r3, [pc, #152]	; (80006d0 <MX_GPIO_Init+0xb0>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	4a25      	ldr	r2, [pc, #148]	; (80006d0 <MX_GPIO_Init+0xb0>)
 800063a:	f043 0320 	orr.w	r3, r3, #32
 800063e:	6193      	str	r3, [r2, #24]
 8000640:	4b23      	ldr	r3, [pc, #140]	; (80006d0 <MX_GPIO_Init+0xb0>)
 8000642:	699b      	ldr	r3, [r3, #24]
 8000644:	f003 0320 	and.w	r3, r3, #32
 8000648:	60fb      	str	r3, [r7, #12]
 800064a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064c:	4b20      	ldr	r3, [pc, #128]	; (80006d0 <MX_GPIO_Init+0xb0>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	4a1f      	ldr	r2, [pc, #124]	; (80006d0 <MX_GPIO_Init+0xb0>)
 8000652:	f043 0304 	orr.w	r3, r3, #4
 8000656:	6193      	str	r3, [r2, #24]
 8000658:	4b1d      	ldr	r3, [pc, #116]	; (80006d0 <MX_GPIO_Init+0xb0>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	f003 0304 	and.w	r3, r3, #4
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000664:	4b1a      	ldr	r3, [pc, #104]	; (80006d0 <MX_GPIO_Init+0xb0>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	4a19      	ldr	r2, [pc, #100]	; (80006d0 <MX_GPIO_Init+0xb0>)
 800066a:	f043 0308 	orr.w	r3, r3, #8
 800066e:	6193      	str	r3, [r2, #24]
 8000670:	4b17      	ldr	r3, [pc, #92]	; (80006d0 <MX_GPIO_Init+0xb0>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	f003 0308 	and.w	r3, r3, #8
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800067c:	2201      	movs	r2, #1
 800067e:	2108      	movs	r1, #8
 8000680:	4814      	ldr	r0, [pc, #80]	; (80006d4 <MX_GPIO_Init+0xb4>)
 8000682:	f001 fcfe 	bl	8002082 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000686:	2200      	movs	r2, #0
 8000688:	2130      	movs	r1, #48	; 0x30
 800068a:	4812      	ldr	r0, [pc, #72]	; (80006d4 <MX_GPIO_Init+0xb4>)
 800068c:	f001 fcf9 	bl	8002082 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000690:	2308      	movs	r3, #8
 8000692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000694:	2311      	movs	r3, #17
 8000696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000698:	2301      	movs	r3, #1
 800069a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2302      	movs	r3, #2
 800069e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a0:	f107 0310 	add.w	r3, r7, #16
 80006a4:	4619      	mov	r1, r3
 80006a6:	480b      	ldr	r0, [pc, #44]	; (80006d4 <MX_GPIO_Init+0xb4>)
 80006a8:	f001 fb50 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80006ac:	2330      	movs	r3, #48	; 0x30
 80006ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b0:	2301      	movs	r3, #1
 80006b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006b4:	2302      	movs	r3, #2
 80006b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b8:	2302      	movs	r3, #2
 80006ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006bc:	f107 0310 	add.w	r3, r7, #16
 80006c0:	4619      	mov	r1, r3
 80006c2:	4804      	ldr	r0, [pc, #16]	; (80006d4 <MX_GPIO_Init+0xb4>)
 80006c4:	f001 fb42 	bl	8001d4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006c8:	bf00      	nop
 80006ca:	3720      	adds	r7, #32
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40010c00 	.word	0x40010c00

080006d8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void  HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef*hadc){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	if(hadc->Instance==ADC1){
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a0c      	ldr	r2, [pc, #48]	; (8000718 <HAL_ADC_ConvCpltCallback+0x40>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d106      	bne.n	80006f8 <HAL_ADC_ConvCpltCallback+0x20>
		ValueFrmSoil1=HAL_ADC_GetValue(&hadc1);
 80006ea:	480c      	ldr	r0, [pc, #48]	; (800071c <HAL_ADC_ConvCpltCallback+0x44>)
 80006ec:	f000 ff00 	bl	80014f0 <HAL_ADC_GetValue>
 80006f0:	4603      	mov	r3, r0
 80006f2:	b29a      	uxth	r2, r3
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <HAL_ADC_ConvCpltCallback+0x48>)
 80006f6:	801a      	strh	r2, [r3, #0]

	}
	if(hadc->Instance==ADC2){
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a09      	ldr	r2, [pc, #36]	; (8000724 <HAL_ADC_ConvCpltCallback+0x4c>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d106      	bne.n	8000710 <HAL_ADC_ConvCpltCallback+0x38>
					ValueFrmSoil2=HAL_ADC_GetValue(&hadc2);
 8000702:	4809      	ldr	r0, [pc, #36]	; (8000728 <HAL_ADC_ConvCpltCallback+0x50>)
 8000704:	f000 fef4 	bl	80014f0 <HAL_ADC_GetValue>
 8000708:	4603      	mov	r3, r0
 800070a:	b29a      	uxth	r2, r3
 800070c:	4b07      	ldr	r3, [pc, #28]	; (800072c <HAL_ADC_ConvCpltCallback+0x54>)
 800070e:	801a      	strh	r2, [r3, #0]

				}
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40012400 	.word	0x40012400
 800071c:	20000094 	.word	0x20000094
 8000720:	200001dc 	.word	0x200001dc
 8000724:	40012800 	.word	0x40012800
 8000728:	200000c4 	.word	0x200000c4
 800072c:	200001de 	.word	0x200001de

08000730 <Display_Start_Interface>:



void Display_Start_Interface(){
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af02      	add	r7, sp, #8
sprintf(strData, "%d", ValueFrmSoil1);
 8000736:	4b18      	ldr	r3, [pc, #96]	; (8000798 <Display_Start_Interface+0x68>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	461a      	mov	r2, r3
 800073c:	4917      	ldr	r1, [pc, #92]	; (800079c <Display_Start_Interface+0x6c>)
 800073e:	4818      	ldr	r0, [pc, #96]	; (80007a0 <Display_Start_Interface+0x70>)
 8000740:	f003 f9de 	bl	8003b00 <siprintf>
ssd1306_Fill(Black);
 8000744:	2000      	movs	r0, #0
 8000746:	f000 fb2b 	bl	8000da0 <ssd1306_Fill>
ssd1306_SetCursor(5, 5);
 800074a:	2105      	movs	r1, #5
 800074c:	2005      	movs	r0, #5
 800074e:	f000 fc71 	bl	8001034 <ssd1306_SetCursor>
ssd1306_WriteString(Auto, Font_6x8, White);
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <Display_Start_Interface+0x74>)
 8000754:	2201      	movs	r2, #1
 8000756:	9200      	str	r2, [sp, #0]
 8000758:	cb0e      	ldmia	r3, {r1, r2, r3}
 800075a:	4813      	ldr	r0, [pc, #76]	; (80007a8 <Display_Start_Interface+0x78>)
 800075c:	f000 fc44 	bl	8000fe8 <ssd1306_WriteString>
ssd1306_SetCursor(72, 0);
 8000760:	2100      	movs	r1, #0
 8000762:	2048      	movs	r0, #72	; 0x48
 8000764:	f000 fc66 	bl	8001034 <ssd1306_SetCursor>
ssd1306_WriteString(ALOCASIA, Font_7x10, White);
 8000768:	4b10      	ldr	r3, [pc, #64]	; (80007ac <Display_Start_Interface+0x7c>)
 800076a:	2201      	movs	r2, #1
 800076c:	9200      	str	r2, [sp, #0]
 800076e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000770:	480f      	ldr	r0, [pc, #60]	; (80007b0 <Display_Start_Interface+0x80>)
 8000772:	f000 fc39 	bl	8000fe8 <ssd1306_WriteString>
ssd1306_SetCursor(40, 25);
 8000776:	2119      	movs	r1, #25
 8000778:	2028      	movs	r0, #40	; 0x28
 800077a:	f000 fc5b 	bl	8001034 <ssd1306_SetCursor>
ssd1306_WriteString(strData, Font_11x18, White);
 800077e:	4b0d      	ldr	r3, [pc, #52]	; (80007b4 <Display_Start_Interface+0x84>)
 8000780:	2201      	movs	r2, #1
 8000782:	9200      	str	r2, [sp, #0]
 8000784:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000786:	4806      	ldr	r0, [pc, #24]	; (80007a0 <Display_Start_Interface+0x70>)
 8000788:	f000 fc2e 	bl	8000fe8 <ssd1306_WriteString>
ssd1306_UpdateScreen();
 800078c:	f000 fb20 	bl	8000dd0 <ssd1306_UpdateScreen>
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	200001dc 	.word	0x200001dc
 800079c:	0800447c 	.word	0x0800447c
 80007a0:	200001e4 	.word	0x200001e4
 80007a4:	08005f50 	.word	0x08005f50
 80007a8:	20000000 	.word	0x20000000
 80007ac:	08005f5c 	.word	0x08005f5c
 80007b0:	20000010 	.word	0x20000010
 80007b4:	08005f68 	.word	0x08005f68

080007b8 <Display_Start_Interface2>:
void Display_Start_Interface2(){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af02      	add	r7, sp, #8
sprintf(strData2, "%d", ValueFrmSoil2);
 80007be:	4b18      	ldr	r3, [pc, #96]	; (8000820 <Display_Start_Interface2+0x68>)
 80007c0:	881b      	ldrh	r3, [r3, #0]
 80007c2:	461a      	mov	r2, r3
 80007c4:	4917      	ldr	r1, [pc, #92]	; (8000824 <Display_Start_Interface2+0x6c>)
 80007c6:	4818      	ldr	r0, [pc, #96]	; (8000828 <Display_Start_Interface2+0x70>)
 80007c8:	f003 f99a 	bl	8003b00 <siprintf>
ssd1306_Fill(Black);
 80007cc:	2000      	movs	r0, #0
 80007ce:	f000 fae7 	bl	8000da0 <ssd1306_Fill>
ssd1306_SetCursor(5, 5);
 80007d2:	2105      	movs	r1, #5
 80007d4:	2005      	movs	r0, #5
 80007d6:	f000 fc2d 	bl	8001034 <ssd1306_SetCursor>
ssd1306_WriteString(Auto, Font_6x8, White);
 80007da:	4b14      	ldr	r3, [pc, #80]	; (800082c <Display_Start_Interface2+0x74>)
 80007dc:	2201      	movs	r2, #1
 80007de:	9200      	str	r2, [sp, #0]
 80007e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007e2:	4813      	ldr	r0, [pc, #76]	; (8000830 <Display_Start_Interface2+0x78>)
 80007e4:	f000 fc00 	bl	8000fe8 <ssd1306_WriteString>
ssd1306_SetCursor(90, 0);
 80007e8:	2100      	movs	r1, #0
 80007ea:	205a      	movs	r0, #90	; 0x5a
 80007ec:	f000 fc22 	bl	8001034 <ssd1306_SetCursor>
ssd1306_WriteString(FICUS, Font_7x10, White);
 80007f0:	4b10      	ldr	r3, [pc, #64]	; (8000834 <Display_Start_Interface2+0x7c>)
 80007f2:	2201      	movs	r2, #1
 80007f4:	9200      	str	r2, [sp, #0]
 80007f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007f8:	480f      	ldr	r0, [pc, #60]	; (8000838 <Display_Start_Interface2+0x80>)
 80007fa:	f000 fbf5 	bl	8000fe8 <ssd1306_WriteString>
ssd1306_SetCursor(40, 25);
 80007fe:	2119      	movs	r1, #25
 8000800:	2028      	movs	r0, #40	; 0x28
 8000802:	f000 fc17 	bl	8001034 <ssd1306_SetCursor>
ssd1306_WriteString(strData2, Font_11x18, White);
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <Display_Start_Interface2+0x84>)
 8000808:	2201      	movs	r2, #1
 800080a:	9200      	str	r2, [sp, #0]
 800080c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800080e:	4806      	ldr	r0, [pc, #24]	; (8000828 <Display_Start_Interface2+0x70>)
 8000810:	f000 fbea 	bl	8000fe8 <ssd1306_WriteString>
ssd1306_UpdateScreen();
 8000814:	f000 fadc 	bl	8000dd0 <ssd1306_UpdateScreen>
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200001de 	.word	0x200001de
 8000824:	0800447c 	.word	0x0800447c
 8000828:	200001f0 	.word	0x200001f0
 800082c:	08005f50 	.word	0x08005f50
 8000830:	20000000 	.word	0x20000000
 8000834:	08005f5c 	.word	0x08005f5c
 8000838:	20000008 	.word	0x20000008
 800083c:	08005f68 	.word	0x08005f68

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000844:	b672      	cpsid	i
}
 8000846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000848:	e7fe      	b.n	8000848 <Error_Handler+0x8>
	...

0800084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <HAL_MspInit+0x5c>)
 8000854:	699b      	ldr	r3, [r3, #24]
 8000856:	4a14      	ldr	r2, [pc, #80]	; (80008a8 <HAL_MspInit+0x5c>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6193      	str	r3, [r2, #24]
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <HAL_MspInit+0x5c>)
 8000860:	699b      	ldr	r3, [r3, #24]
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <HAL_MspInit+0x5c>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	4a0e      	ldr	r2, [pc, #56]	; (80008a8 <HAL_MspInit+0x5c>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000874:	61d3      	str	r3, [r2, #28]
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <HAL_MspInit+0x5c>)
 8000878:	69db      	ldr	r3, [r3, #28]
 800087a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000882:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <HAL_MspInit+0x60>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	4a04      	ldr	r2, [pc, #16]	; (80008ac <HAL_MspInit+0x60>)
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089e:	bf00      	nop
 80008a0:	3714      	adds	r7, #20
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr
 80008a8:	40021000 	.word	0x40021000
 80008ac:	40010000 	.word	0x40010000

080008b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08a      	sub	sp, #40	; 0x28
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b8:	f107 0318 	add.w	r3, r7, #24
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a30      	ldr	r2, [pc, #192]	; (800098c <HAL_ADC_MspInit+0xdc>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d12a      	bne.n	8000926 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008d0:	4b2f      	ldr	r3, [pc, #188]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	4a2e      	ldr	r2, [pc, #184]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 80008d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008da:	6193      	str	r3, [r2, #24]
 80008dc:	4b2c      	ldr	r3, [pc, #176]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 80008de:	699b      	ldr	r3, [r3, #24]
 80008e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80008e4:	617b      	str	r3, [r7, #20]
 80008e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e8:	4b29      	ldr	r3, [pc, #164]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 80008ea:	699b      	ldr	r3, [r3, #24]
 80008ec:	4a28      	ldr	r2, [pc, #160]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 80008ee:	f043 0304 	orr.w	r3, r3, #4
 80008f2:	6193      	str	r3, [r2, #24]
 80008f4:	4b26      	ldr	r3, [pc, #152]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	f003 0304 	and.w	r3, r3, #4
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000900:	2302      	movs	r3, #2
 8000902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000904:	2303      	movs	r3, #3
 8000906:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	f107 0318 	add.w	r3, r7, #24
 800090c:	4619      	mov	r1, r3
 800090e:	4821      	ldr	r0, [pc, #132]	; (8000994 <HAL_ADC_MspInit+0xe4>)
 8000910:	f001 fa1c 	bl	8001d4c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000914:	2200      	movs	r2, #0
 8000916:	2100      	movs	r1, #0
 8000918:	2012      	movs	r0, #18
 800091a:	f001 f9e0 	bl	8001cde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800091e:	2012      	movs	r0, #18
 8000920:	f001 f9f9 	bl	8001d16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000924:	e02e      	b.n	8000984 <HAL_ADC_MspInit+0xd4>
  else if(hadc->Instance==ADC2)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a1b      	ldr	r2, [pc, #108]	; (8000998 <HAL_ADC_MspInit+0xe8>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d129      	bne.n	8000984 <HAL_ADC_MspInit+0xd4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000930:	4b17      	ldr	r3, [pc, #92]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	4a16      	ldr	r2, [pc, #88]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 8000936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800093a:	6193      	str	r3, [r2, #24]
 800093c:	4b14      	ldr	r3, [pc, #80]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000948:	4b11      	ldr	r3, [pc, #68]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	4a10      	ldr	r2, [pc, #64]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 800094e:	f043 0304 	orr.w	r3, r3, #4
 8000952:	6193      	str	r3, [r2, #24]
 8000954:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <HAL_ADC_MspInit+0xe0>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	f003 0304 	and.w	r3, r3, #4
 800095c:	60bb      	str	r3, [r7, #8]
 800095e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000960:	2310      	movs	r3, #16
 8000962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000964:	2303      	movs	r3, #3
 8000966:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000968:	f107 0318 	add.w	r3, r7, #24
 800096c:	4619      	mov	r1, r3
 800096e:	4809      	ldr	r0, [pc, #36]	; (8000994 <HAL_ADC_MspInit+0xe4>)
 8000970:	f001 f9ec 	bl	8001d4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000974:	2200      	movs	r2, #0
 8000976:	2100      	movs	r1, #0
 8000978:	2012      	movs	r0, #18
 800097a:	f001 f9b0 	bl	8001cde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800097e:	2012      	movs	r0, #18
 8000980:	f001 f9c9 	bl	8001d16 <HAL_NVIC_EnableIRQ>
}
 8000984:	bf00      	nop
 8000986:	3728      	adds	r7, #40	; 0x28
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40012400 	.word	0x40012400
 8000990:	40021000 	.word	0x40021000
 8000994:	40010800 	.word	0x40010800
 8000998:	40012800 	.word	0x40012800

0800099c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b088      	sub	sp, #32
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	f107 0310 	add.w	r3, r7, #16
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a15      	ldr	r2, [pc, #84]	; (8000a0c <HAL_I2C_MspInit+0x70>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d123      	bne.n	8000a04 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009bc:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <HAL_I2C_MspInit+0x74>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	4a13      	ldr	r2, [pc, #76]	; (8000a10 <HAL_I2C_MspInit+0x74>)
 80009c2:	f043 0308 	orr.w	r3, r3, #8
 80009c6:	6193      	str	r3, [r2, #24]
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <HAL_I2C_MspInit+0x74>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	f003 0308 	and.w	r3, r3, #8
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009d4:	23c0      	movs	r3, #192	; 0xc0
 80009d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009d8:	2312      	movs	r3, #18
 80009da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009dc:	2303      	movs	r3, #3
 80009de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e0:	f107 0310 	add.w	r3, r7, #16
 80009e4:	4619      	mov	r1, r3
 80009e6:	480b      	ldr	r0, [pc, #44]	; (8000a14 <HAL_I2C_MspInit+0x78>)
 80009e8:	f001 f9b0 	bl	8001d4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009ec:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <HAL_I2C_MspInit+0x74>)
 80009ee:	69db      	ldr	r3, [r3, #28]
 80009f0:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <HAL_I2C_MspInit+0x74>)
 80009f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f6:	61d3      	str	r3, [r2, #28]
 80009f8:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <HAL_I2C_MspInit+0x74>)
 80009fa:	69db      	ldr	r3, [r3, #28]
 80009fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a00:	60bb      	str	r3, [r7, #8]
 8000a02:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a04:	bf00      	nop
 8000a06:	3720      	adds	r7, #32
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40005400 	.word	0x40005400
 8000a10:	40021000 	.word	0x40021000
 8000a14:	40010c00 	.word	0x40010c00

08000a18 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 0310 	add.w	r3, r7, #16
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a16      	ldr	r2, [pc, #88]	; (8000a8c <HAL_TIM_Encoder_MspInit+0x74>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d124      	bne.n	8000a82 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a38:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <HAL_TIM_Encoder_MspInit+0x78>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	4a14      	ldr	r2, [pc, #80]	; (8000a90 <HAL_TIM_Encoder_MspInit+0x78>)
 8000a3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a42:	6193      	str	r3, [r2, #24]
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <HAL_TIM_Encoder_MspInit+0x78>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a50:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <HAL_TIM_Encoder_MspInit+0x78>)
 8000a52:	699b      	ldr	r3, [r3, #24]
 8000a54:	4a0e      	ldr	r2, [pc, #56]	; (8000a90 <HAL_TIM_Encoder_MspInit+0x78>)
 8000a56:	f043 0304 	orr.w	r3, r3, #4
 8000a5a:	6193      	str	r3, [r2, #24]
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <HAL_TIM_Encoder_MspInit+0x78>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	f003 0304 	and.w	r3, r3, #4
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a68:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a76:	f107 0310 	add.w	r3, r7, #16
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	; (8000a94 <HAL_TIM_Encoder_MspInit+0x7c>)
 8000a7e:	f001 f965 	bl	8001d4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000a82:	bf00      	nop
 8000a84:	3720      	adds	r7, #32
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40012c00 	.word	0x40012c00
 8000a90:	40021000 	.word	0x40021000
 8000a94:	40010800 	.word	0x40010800

08000a98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a1b      	ldr	r2, [pc, #108]	; (8000b20 <HAL_UART_MspInit+0x88>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d12f      	bne.n	8000b18 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ab8:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000aba:	69db      	ldr	r3, [r3, #28]
 8000abc:	4a19      	ldr	r2, [pc, #100]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000abe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ac2:	61d3      	str	r3, [r2, #28]
 8000ac4:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000ac6:	69db      	ldr	r3, [r3, #28]
 8000ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000acc:	60fb      	str	r3, [r7, #12]
 8000ace:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad0:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	4a13      	ldr	r2, [pc, #76]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000ad6:	f043 0304 	orr.w	r3, r3, #4
 8000ada:	6193      	str	r3, [r2, #24]
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	f003 0304 	and.w	r3, r3, #4
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ae8:	2304      	movs	r3, #4
 8000aea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aec:	2302      	movs	r3, #2
 8000aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000af0:	2303      	movs	r3, #3
 8000af2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	4619      	mov	r1, r3
 8000afa:	480b      	ldr	r0, [pc, #44]	; (8000b28 <HAL_UART_MspInit+0x90>)
 8000afc:	f001 f926 	bl	8001d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b00:	2308      	movs	r3, #8
 8000b02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	4619      	mov	r1, r3
 8000b12:	4805      	ldr	r0, [pc, #20]	; (8000b28 <HAL_UART_MspInit+0x90>)
 8000b14:	f001 f91a 	bl	8001d4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b18:	bf00      	nop
 8000b1a:	3720      	adds	r7, #32
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40004400 	.word	0x40004400
 8000b24:	40021000 	.word	0x40021000
 8000b28:	40010800 	.word	0x40010800

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b30:	e7fe      	b.n	8000b30 <NMI_Handler+0x4>

08000b32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b36:	e7fe      	b.n	8000b36 <HardFault_Handler+0x4>

08000b38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <MemManage_Handler+0x4>

08000b3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b42:	e7fe      	b.n	8000b42 <BusFault_Handler+0x4>

08000b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <UsageFault_Handler+0x4>

08000b4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bc80      	pop	{r7}
 8000b54:	4770      	bx	lr

08000b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bc80      	pop	{r7}
 8000b60:	4770      	bx	lr

08000b62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bc80      	pop	{r7}
 8000b6c:	4770      	bx	lr

08000b6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b72:	f000 faef 	bl	8001154 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
	...

08000b7c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000b80:	4803      	ldr	r0, [pc, #12]	; (8000b90 <ADC1_2_IRQHandler+0x14>)
 8000b82:	f000 fcc1 	bl	8001508 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8000b86:	4803      	ldr	r0, [pc, #12]	; (8000b94 <ADC1_2_IRQHandler+0x18>)
 8000b88:	f000 fcbe 	bl	8001508 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000094 	.word	0x20000094
 8000b94:	200000c4 	.word	0x200000c4

08000b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba0:	4a14      	ldr	r2, [pc, #80]	; (8000bf4 <_sbrk+0x5c>)
 8000ba2:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <_sbrk+0x60>)
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bac:	4b13      	ldr	r3, [pc, #76]	; (8000bfc <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb4:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <_sbrk+0x64>)
 8000bb6:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <_sbrk+0x68>)
 8000bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bba:	4b10      	ldr	r3, [pc, #64]	; (8000bfc <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d207      	bcs.n	8000bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc8:	f002 ffc2 	bl	8003b50 <__errno>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	220c      	movs	r2, #12
 8000bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd6:	e009      	b.n	8000bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bde:	4b07      	ldr	r3, [pc, #28]	; (8000bfc <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a05      	ldr	r2, [pc, #20]	; (8000bfc <_sbrk+0x64>)
 8000be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bea:	68fb      	ldr	r3, [r7, #12]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20005000 	.word	0x20005000
 8000bf8:	00000400 	.word	0x00000400
 8000bfc:	200001fc 	.word	0x200001fc
 8000c00:	20000758 	.word	0x20000758

08000c04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr

08000c10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c10:	f7ff fff8 	bl	8000c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c14:	480b      	ldr	r0, [pc, #44]	; (8000c44 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c16:	490c      	ldr	r1, [pc, #48]	; (8000c48 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c18:	4a0c      	ldr	r2, [pc, #48]	; (8000c4c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c1c:	e002      	b.n	8000c24 <LoopCopyDataInit>

08000c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c22:	3304      	adds	r3, #4

08000c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c28:	d3f9      	bcc.n	8000c1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c2a:	4a09      	ldr	r2, [pc, #36]	; (8000c50 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c2c:	4c09      	ldr	r4, [pc, #36]	; (8000c54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c30:	e001      	b.n	8000c36 <LoopFillZerobss>

08000c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c34:	3204      	adds	r2, #4

08000c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c38:	d3fb      	bcc.n	8000c32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c3a:	f002 ff8f 	bl	8003b5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c3e:	f7ff fabb 	bl	80001b8 <main>
  bx lr
 8000c42:	4770      	bx	lr
  ldr r0, =_sdata
 8000c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c48:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000c4c:	08005fd8 	.word	0x08005fd8
  ldr r2, =_sbss
 8000c50:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000c54:	20000754 	.word	0x20000754

08000c58 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c58:	e7fe      	b.n	8000c58 <CAN1_RX1_IRQHandler>

08000c5a <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000c5e:	bf00      	nop
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr
	...

08000c68 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af04      	add	r7, sp, #16
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000c72:	f04f 33ff 	mov.w	r3, #4294967295
 8000c76:	9302      	str	r3, [sp, #8]
 8000c78:	2301      	movs	r3, #1
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	1dfb      	adds	r3, r7, #7
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	2301      	movs	r3, #1
 8000c82:	2200      	movs	r2, #0
 8000c84:	2178      	movs	r1, #120	; 0x78
 8000c86:	4803      	ldr	r0, [pc, #12]	; (8000c94 <ssd1306_WriteCommand+0x2c>)
 8000c88:	f001 fb58 	bl	800233c <HAL_I2C_Mem_Write>
}
 8000c8c:	bf00      	nop
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	200000f4 	.word	0x200000f4

08000c98 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af04      	add	r7, sp, #16
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8000caa:	9202      	str	r2, [sp, #8]
 8000cac:	9301      	str	r3, [sp, #4]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	2240      	movs	r2, #64	; 0x40
 8000cb6:	2178      	movs	r1, #120	; 0x78
 8000cb8:	4803      	ldr	r0, [pc, #12]	; (8000cc8 <ssd1306_WriteData+0x30>)
 8000cba:	f001 fb3f 	bl	800233c <HAL_I2C_Mem_Write>
}
 8000cbe:	bf00      	nop
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	200000f4 	.word	0x200000f4

08000ccc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000cd0:	f7ff ffc3 	bl	8000c5a <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000cd4:	2064      	movs	r0, #100	; 0x64
 8000cd6:	f000 fa59 	bl	800118c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f000 f9d6 	bl	800108c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000ce0:	2020      	movs	r0, #32
 8000ce2:	f7ff ffc1 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000ce6:	2000      	movs	r0, #0
 8000ce8:	f7ff ffbe 	bl	8000c68 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000cec:	20b0      	movs	r0, #176	; 0xb0
 8000cee:	f7ff ffbb 	bl	8000c68 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000cf2:	20c8      	movs	r0, #200	; 0xc8
 8000cf4:	f7ff ffb8 	bl	8000c68 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f7ff ffb5 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000cfe:	2010      	movs	r0, #16
 8000d00:	f7ff ffb2 	bl	8000c68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000d04:	2040      	movs	r0, #64	; 0x40
 8000d06:	f7ff ffaf 	bl	8000c68 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000d0a:	20ff      	movs	r0, #255	; 0xff
 8000d0c:	f000 f9aa 	bl	8001064 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000d10:	20a1      	movs	r0, #161	; 0xa1
 8000d12:	f7ff ffa9 	bl	8000c68 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000d16:	20a6      	movs	r0, #166	; 0xa6
 8000d18:	f7ff ffa6 	bl	8000c68 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000d1c:	20a8      	movs	r0, #168	; 0xa8
 8000d1e:	f7ff ffa3 	bl	8000c68 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000d22:	203f      	movs	r0, #63	; 0x3f
 8000d24:	f7ff ffa0 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000d28:	20a4      	movs	r0, #164	; 0xa4
 8000d2a:	f7ff ff9d 	bl	8000c68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000d2e:	20d3      	movs	r0, #211	; 0xd3
 8000d30:	f7ff ff9a 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000d34:	2000      	movs	r0, #0
 8000d36:	f7ff ff97 	bl	8000c68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000d3a:	20d5      	movs	r0, #213	; 0xd5
 8000d3c:	f7ff ff94 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000d40:	20f0      	movs	r0, #240	; 0xf0
 8000d42:	f7ff ff91 	bl	8000c68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000d46:	20d9      	movs	r0, #217	; 0xd9
 8000d48:	f7ff ff8e 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000d4c:	2022      	movs	r0, #34	; 0x22
 8000d4e:	f7ff ff8b 	bl	8000c68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000d52:	20da      	movs	r0, #218	; 0xda
 8000d54:	f7ff ff88 	bl	8000c68 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000d58:	2012      	movs	r0, #18
 8000d5a:	f7ff ff85 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000d5e:	20db      	movs	r0, #219	; 0xdb
 8000d60:	f7ff ff82 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000d64:	2020      	movs	r0, #32
 8000d66:	f7ff ff7f 	bl	8000c68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000d6a:	208d      	movs	r0, #141	; 0x8d
 8000d6c:	f7ff ff7c 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000d70:	2014      	movs	r0, #20
 8000d72:	f7ff ff79 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000d76:	2001      	movs	r0, #1
 8000d78:	f000 f988 	bl	800108c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f000 f80f 	bl	8000da0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8000d82:	f000 f825 	bl	8000dd0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8000d86:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <ssd1306_Init+0xd0>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <ssd1306_Init+0xd0>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8000d92:	4b02      	ldr	r3, [pc, #8]	; (8000d9c <ssd1306_Init+0xd0>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	711a      	strb	r2, [r3, #4]
}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000600 	.word	0x20000600

08000da0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <ssd1306_Fill+0x14>
 8000db0:	2300      	movs	r3, #0
 8000db2:	e000      	b.n	8000db6 <ssd1306_Fill+0x16>
 8000db4:	23ff      	movs	r3, #255	; 0xff
 8000db6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4803      	ldr	r0, [pc, #12]	; (8000dcc <ssd1306_Fill+0x2c>)
 8000dbe:	f002 febf 	bl	8003b40 <memset>
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000200 	.word	0x20000200

08000dd0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	71fb      	strb	r3, [r7, #7]
 8000dda:	e016      	b.n	8000e0a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	3b50      	subs	r3, #80	; 0x50
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff ff40 	bl	8000c68 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000de8:	2000      	movs	r0, #0
 8000dea:	f7ff ff3d 	bl	8000c68 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000dee:	2010      	movs	r0, #16
 8000df0:	f7ff ff3a 	bl	8000c68 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	01db      	lsls	r3, r3, #7
 8000df8:	4a08      	ldr	r2, [pc, #32]	; (8000e1c <ssd1306_UpdateScreen+0x4c>)
 8000dfa:	4413      	add	r3, r2
 8000dfc:	2180      	movs	r1, #128	; 0x80
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff4a 	bl	8000c98 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	3301      	adds	r3, #1
 8000e08:	71fb      	strb	r3, [r7, #7]
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	2b07      	cmp	r3, #7
 8000e0e:	d9e5      	bls.n	8000ddc <ssd1306_UpdateScreen+0xc>
    }
}
 8000e10:	bf00      	nop
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000200 	.word	0x20000200

08000e20 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	71bb      	strb	r3, [r7, #6]
 8000e2e:	4613      	mov	r3, r2
 8000e30:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	db3d      	blt.n	8000eb6 <ssd1306_DrawPixel+0x96>
 8000e3a:	79bb      	ldrb	r3, [r7, #6]
 8000e3c:	2b3f      	cmp	r3, #63	; 0x3f
 8000e3e:	d83a      	bhi.n	8000eb6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000e40:	797b      	ldrb	r3, [r7, #5]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d11a      	bne.n	8000e7c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000e46:	79fa      	ldrb	r2, [r7, #7]
 8000e48:	79bb      	ldrb	r3, [r7, #6]
 8000e4a:	08db      	lsrs	r3, r3, #3
 8000e4c:	b2d8      	uxtb	r0, r3
 8000e4e:	4603      	mov	r3, r0
 8000e50:	01db      	lsls	r3, r3, #7
 8000e52:	4413      	add	r3, r2
 8000e54:	4a1a      	ldr	r2, [pc, #104]	; (8000ec0 <ssd1306_DrawPixel+0xa0>)
 8000e56:	5cd3      	ldrb	r3, [r2, r3]
 8000e58:	b25a      	sxtb	r2, r3
 8000e5a:	79bb      	ldrb	r3, [r7, #6]
 8000e5c:	f003 0307 	and.w	r3, r3, #7
 8000e60:	2101      	movs	r1, #1
 8000e62:	fa01 f303 	lsl.w	r3, r1, r3
 8000e66:	b25b      	sxtb	r3, r3
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	b259      	sxtb	r1, r3
 8000e6c:	79fa      	ldrb	r2, [r7, #7]
 8000e6e:	4603      	mov	r3, r0
 8000e70:	01db      	lsls	r3, r3, #7
 8000e72:	4413      	add	r3, r2
 8000e74:	b2c9      	uxtb	r1, r1
 8000e76:	4a12      	ldr	r2, [pc, #72]	; (8000ec0 <ssd1306_DrawPixel+0xa0>)
 8000e78:	54d1      	strb	r1, [r2, r3]
 8000e7a:	e01d      	b.n	8000eb8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000e7c:	79fa      	ldrb	r2, [r7, #7]
 8000e7e:	79bb      	ldrb	r3, [r7, #6]
 8000e80:	08db      	lsrs	r3, r3, #3
 8000e82:	b2d8      	uxtb	r0, r3
 8000e84:	4603      	mov	r3, r0
 8000e86:	01db      	lsls	r3, r3, #7
 8000e88:	4413      	add	r3, r2
 8000e8a:	4a0d      	ldr	r2, [pc, #52]	; (8000ec0 <ssd1306_DrawPixel+0xa0>)
 8000e8c:	5cd3      	ldrb	r3, [r2, r3]
 8000e8e:	b25a      	sxtb	r2, r3
 8000e90:	79bb      	ldrb	r3, [r7, #6]
 8000e92:	f003 0307 	and.w	r3, r3, #7
 8000e96:	2101      	movs	r1, #1
 8000e98:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9c:	b25b      	sxtb	r3, r3
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	b25b      	sxtb	r3, r3
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	b259      	sxtb	r1, r3
 8000ea6:	79fa      	ldrb	r2, [r7, #7]
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	01db      	lsls	r3, r3, #7
 8000eac:	4413      	add	r3, r2
 8000eae:	b2c9      	uxtb	r1, r1
 8000eb0:	4a03      	ldr	r2, [pc, #12]	; (8000ec0 <ssd1306_DrawPixel+0xa0>)
 8000eb2:	54d1      	strb	r1, [r2, r3]
 8000eb4:	e000      	b.n	8000eb8 <ssd1306_DrawPixel+0x98>
        return;
 8000eb6:	bf00      	nop
    }
}
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	20000200 	.word	0x20000200

08000ec4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000ec4:	b590      	push	{r4, r7, lr}
 8000ec6:	b089      	sub	sp, #36	; 0x24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4604      	mov	r4, r0
 8000ecc:	4638      	mov	r0, r7
 8000ece:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000ed2:	4623      	mov	r3, r4
 8000ed4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000ed6:	7bfb      	ldrb	r3, [r7, #15]
 8000ed8:	2b1f      	cmp	r3, #31
 8000eda:	d902      	bls.n	8000ee2 <ssd1306_WriteChar+0x1e>
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
 8000ede:	2b7e      	cmp	r3, #126	; 0x7e
 8000ee0:	d901      	bls.n	8000ee6 <ssd1306_WriteChar+0x22>
        return 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	e079      	b.n	8000fda <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8000ee6:	68bb      	ldr	r3, [r7, #8]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d005      	beq.n	8000ef8 <ssd1306_WriteChar+0x34>
 8000eec:	68ba      	ldr	r2, [r7, #8]
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	3b20      	subs	r3, #32
 8000ef2:	4413      	add	r3, r2
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	e000      	b.n	8000efa <ssd1306_WriteChar+0x36>
 8000ef8:	783b      	ldrb	r3, [r7, #0]
 8000efa:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000efc:	4b39      	ldr	r3, [pc, #228]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000efe:	881b      	ldrh	r3, [r3, #0]
 8000f00:	461a      	mov	r2, r3
 8000f02:	7dfb      	ldrb	r3, [r7, #23]
 8000f04:	4413      	add	r3, r2
 8000f06:	2b80      	cmp	r3, #128	; 0x80
 8000f08:	dc06      	bgt.n	8000f18 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000f0a:	4b36      	ldr	r3, [pc, #216]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000f0c:	885b      	ldrh	r3, [r3, #2]
 8000f0e:	461a      	mov	r2, r3
 8000f10:	787b      	ldrb	r3, [r7, #1]
 8000f12:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000f14:	2b40      	cmp	r3, #64	; 0x40
 8000f16:	dd01      	ble.n	8000f1c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	e05e      	b.n	8000fda <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
 8000f20:	e04d      	b.n	8000fbe <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
 8000f26:	3b20      	subs	r3, #32
 8000f28:	7879      	ldrb	r1, [r7, #1]
 8000f2a:	fb01 f303 	mul.w	r3, r1, r3
 8000f2e:	4619      	mov	r1, r3
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	440b      	add	r3, r1
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	4413      	add	r3, r2
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61bb      	str	r3, [r7, #24]
 8000f40:	e036      	b.n	8000fb0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d013      	beq.n	8000f7a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000f52:	4b24      	ldr	r3, [pc, #144]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	69bb      	ldr	r3, [r7, #24]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	4413      	add	r3, r2
 8000f5e:	b2d8      	uxtb	r0, r3
 8000f60:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000f62:	885b      	ldrh	r3, [r3, #2]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	4413      	add	r3, r2
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000f72:	4619      	mov	r1, r3
 8000f74:	f7ff ff54 	bl	8000e20 <ssd1306_DrawPixel>
 8000f78:	e017      	b.n	8000faa <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	4413      	add	r3, r2
 8000f86:	b2d8      	uxtb	r0, r3
 8000f88:	4b16      	ldr	r3, [pc, #88]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000f8a:	885b      	ldrh	r3, [r3, #2]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	4413      	add	r3, r2
 8000f94:	b2d9      	uxtb	r1, r3
 8000f96:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	bf0c      	ite	eq
 8000f9e:	2301      	moveq	r3, #1
 8000fa0:	2300      	movne	r3, #0
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	f7ff ff3b 	bl	8000e20 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	3301      	adds	r3, #1
 8000fae:	61bb      	str	r3, [r7, #24]
 8000fb0:	7dfb      	ldrb	r3, [r7, #23]
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d3c4      	bcc.n	8000f42 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	61fb      	str	r3, [r7, #28]
 8000fbe:	787b      	ldrb	r3, [r7, #1]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d3ac      	bcc.n	8000f22 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000fca:	881a      	ldrh	r2, [r3, #0]
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	4b03      	ldr	r3, [pc, #12]	; (8000fe4 <ssd1306_WriteChar+0x120>)
 8000fd6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3724      	adds	r7, #36	; 0x24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd90      	pop	{r4, r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000600 	.word	0x20000600

08000fe8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	4638      	mov	r0, r7
 8000ff2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8000ff6:	e013      	b.n	8001020 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	7818      	ldrb	r0, [r3, #0]
 8000ffc:	7e3b      	ldrb	r3, [r7, #24]
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	463b      	mov	r3, r7
 8001002:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001004:	f7ff ff5e 	bl	8000ec4 <ssd1306_WriteChar>
 8001008:	4603      	mov	r3, r0
 800100a:	461a      	mov	r2, r3
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	429a      	cmp	r2, r3
 8001012:	d002      	beq.n	800101a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	e008      	b.n	800102c <ssd1306_WriteString+0x44>
        }
        str++;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	3301      	adds	r3, #1
 800101e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d1e7      	bne.n	8000ff8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	781b      	ldrb	r3, [r3, #0]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	71fb      	strb	r3, [r7, #7]
 8001040:	4613      	mov	r3, r2
 8001042:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	b29a      	uxth	r2, r3
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <ssd1306_SetCursor+0x2c>)
 800104a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800104c:	79bb      	ldrb	r3, [r7, #6]
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <ssd1306_SetCursor+0x2c>)
 8001052:	805a      	strh	r2, [r3, #2]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000600 	.word	0x20000600

08001064 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800106e:	2381      	movs	r3, #129	; 0x81
 8001070:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fdf7 	bl	8000c68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fdf3 	bl	8000c68 <ssd1306_WriteCommand>
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d005      	beq.n	80010a8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800109c:	23af      	movs	r3, #175	; 0xaf
 800109e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <ssd1306_SetDisplayOn+0x38>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	715a      	strb	r2, [r3, #5]
 80010a6:	e004      	b.n	80010b2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80010a8:	23ae      	movs	r3, #174	; 0xae
 80010aa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80010ac:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <ssd1306_SetDisplayOn+0x38>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fdd7 	bl	8000c68 <ssd1306_WriteCommand>
}
 80010ba:	bf00      	nop
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000600 	.word	0x20000600

080010c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <HAL_Init+0x28>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a07      	ldr	r2, [pc, #28]	; (80010f0 <HAL_Init+0x28>)
 80010d2:	f043 0310 	orr.w	r3, r3, #16
 80010d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d8:	2003      	movs	r0, #3
 80010da:	f000 fdf5 	bl	8001cc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010de:	200f      	movs	r0, #15
 80010e0:	f000 f808 	bl	80010f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e4:	f7ff fbb2 	bl	800084c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40022000 	.word	0x40022000

080010f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <HAL_InitTick+0x54>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b12      	ldr	r3, [pc, #72]	; (800114c <HAL_InitTick+0x58>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	4619      	mov	r1, r3
 8001106:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800110a:	fbb3 f3f1 	udiv	r3, r3, r1
 800110e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001112:	4618      	mov	r0, r3
 8001114:	f000 fe0d 	bl	8001d32 <HAL_SYSTICK_Config>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e00e      	b.n	8001140 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b0f      	cmp	r3, #15
 8001126:	d80a      	bhi.n	800113e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001128:	2200      	movs	r2, #0
 800112a:	6879      	ldr	r1, [r7, #4]
 800112c:	f04f 30ff 	mov.w	r0, #4294967295
 8001130:	f000 fdd5 	bl	8001cde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001134:	4a06      	ldr	r2, [pc, #24]	; (8001150 <HAL_InitTick+0x5c>)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800113a:	2300      	movs	r3, #0
 800113c:	e000      	b.n	8001140 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	2000001c 	.word	0x2000001c
 800114c:	20000024 	.word	0x20000024
 8001150:	20000020 	.word	0x20000020

08001154 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HAL_IncTick+0x1c>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	461a      	mov	r2, r3
 800115e:	4b05      	ldr	r3, [pc, #20]	; (8001174 <HAL_IncTick+0x20>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4413      	add	r3, r2
 8001164:	4a03      	ldr	r2, [pc, #12]	; (8001174 <HAL_IncTick+0x20>)
 8001166:	6013      	str	r3, [r2, #0]
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	bc80      	pop	{r7}
 800116e:	4770      	bx	lr
 8001170:	20000024 	.word	0x20000024
 8001174:	20000608 	.word	0x20000608

08001178 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return uwTick;
 800117c:	4b02      	ldr	r3, [pc, #8]	; (8001188 <HAL_GetTick+0x10>)
 800117e:	681b      	ldr	r3, [r3, #0]
}
 8001180:	4618      	mov	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr
 8001188:	20000608 	.word	0x20000608

0800118c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001194:	f7ff fff0 	bl	8001178 <HAL_GetTick>
 8001198:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a4:	d005      	beq.n	80011b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011a6:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <HAL_Delay+0x44>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	461a      	mov	r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	4413      	add	r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b2:	bf00      	nop
 80011b4:	f7ff ffe0 	bl	8001178 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d8f7      	bhi.n	80011b4 <HAL_Delay+0x28>
  {
  }
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000024 	.word	0x20000024

080011d4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011dc:	2300      	movs	r3, #0
 80011de:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80011e0:	2300      	movs	r3, #0
 80011e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e0be      	b.n	8001374 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001200:	2b00      	cmp	r3, #0
 8001202:	d109      	bne.n	8001218 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2200      	movs	r2, #0
 8001208:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fb4c 	bl	80008b0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 fb8f 	bl	800193c <ADC_ConversionStop_Disable>
 800121e:	4603      	mov	r3, r0
 8001220:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001226:	f003 0310 	and.w	r3, r3, #16
 800122a:	2b00      	cmp	r3, #0
 800122c:	f040 8099 	bne.w	8001362 <HAL_ADC_Init+0x18e>
 8001230:	7dfb      	ldrb	r3, [r7, #23]
 8001232:	2b00      	cmp	r3, #0
 8001234:	f040 8095 	bne.w	8001362 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800123c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001240:	f023 0302 	bic.w	r3, r3, #2
 8001244:	f043 0202 	orr.w	r2, r3, #2
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001254:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	7b1b      	ldrb	r3, [r3, #12]
 800125a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800125c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	4313      	orrs	r3, r2
 8001262:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800126c:	d003      	beq.n	8001276 <HAL_ADC_Init+0xa2>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d102      	bne.n	800127c <HAL_ADC_Init+0xa8>
 8001276:	f44f 7380 	mov.w	r3, #256	; 0x100
 800127a:	e000      	b.n	800127e <HAL_ADC_Init+0xaa>
 800127c:	2300      	movs	r3, #0
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	7d1b      	ldrb	r3, [r3, #20]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d119      	bne.n	80012c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	7b1b      	ldrb	r3, [r3, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d109      	bne.n	80012a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	3b01      	subs	r3, #1
 800129a:	035a      	lsls	r2, r3, #13
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	e00b      	b.n	80012c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ac:	f043 0220 	orr.w	r2, r3, #32
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b8:	f043 0201 	orr.w	r2, r3, #1
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	4b28      	ldr	r3, [pc, #160]	; (800137c <HAL_ADC_Init+0x1a8>)
 80012dc:	4013      	ands	r3, r2
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	68b9      	ldr	r1, [r7, #8]
 80012e4:	430b      	orrs	r3, r1
 80012e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012f0:	d003      	beq.n	80012fa <HAL_ADC_Init+0x126>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d104      	bne.n	8001304 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	3b01      	subs	r3, #1
 8001300:	051b      	lsls	r3, r3, #20
 8001302:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800130a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	430a      	orrs	r2, r1
 8001316:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	4b18      	ldr	r3, [pc, #96]	; (8001380 <HAL_ADC_Init+0x1ac>)
 8001320:	4013      	ands	r3, r2
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	429a      	cmp	r2, r3
 8001326:	d10b      	bne.n	8001340 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001332:	f023 0303 	bic.w	r3, r3, #3
 8001336:	f043 0201 	orr.w	r2, r3, #1
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800133e:	e018      	b.n	8001372 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001344:	f023 0312 	bic.w	r3, r3, #18
 8001348:	f043 0210 	orr.w	r2, r3, #16
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001354:	f043 0201 	orr.w	r2, r3, #1
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001360:	e007      	b.n	8001372 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001366:	f043 0210 	orr.w	r2, r3, #16
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001372:	7dfb      	ldrb	r3, [r7, #23]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	ffe1f7fd 	.word	0xffe1f7fd
 8001380:	ff1f0efe 	.word	0xff1f0efe

08001384 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800138c:	2300      	movs	r3, #0
 800138e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_ADC_Start_IT+0x1a>
 800139a:	2302      	movs	r3, #2
 800139c:	e0a0      	b.n	80014e0 <HAL_ADC_Start_IT+0x15c>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 fa6e 	bl	8001888 <ADC_Enable>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f040 808f 	bne.w	80014d6 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80013c0:	f023 0301 	bic.w	r3, r3, #1
 80013c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a45      	ldr	r2, [pc, #276]	; (80014e8 <HAL_ADC_Start_IT+0x164>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d105      	bne.n	80013e2 <HAL_ADC_Start_IT+0x5e>
 80013d6:	4b45      	ldr	r3, [pc, #276]	; (80014ec <HAL_ADC_Start_IT+0x168>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d115      	bne.n	800140e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d026      	beq.n	800144a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001400:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001404:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800140c:	e01d      	b.n	800144a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001412:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a33      	ldr	r2, [pc, #204]	; (80014ec <HAL_ADC_Start_IT+0x168>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d004      	beq.n	800142e <HAL_ADC_Start_IT+0xaa>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a2f      	ldr	r2, [pc, #188]	; (80014e8 <HAL_ADC_Start_IT+0x164>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d10d      	bne.n	800144a <HAL_ADC_Start_IT+0xc6>
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <HAL_ADC_Start_IT+0x168>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001436:	2b00      	cmp	r3, #0
 8001438:	d007      	beq.n	800144a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001442:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d006      	beq.n	8001464 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145a:	f023 0206 	bic.w	r2, r3, #6
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	62da      	str	r2, [r3, #44]	; 0x2c
 8001462:	e002      	b.n	800146a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f06f 0202 	mvn.w	r2, #2
 800147a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	685a      	ldr	r2, [r3, #4]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f042 0220 	orr.w	r2, r2, #32
 800148a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001496:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800149a:	d113      	bne.n	80014c4 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014a0:	4a11      	ldr	r2, [pc, #68]	; (80014e8 <HAL_ADC_Start_IT+0x164>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d105      	bne.n	80014b2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80014a6:	4b11      	ldr	r3, [pc, #68]	; (80014ec <HAL_ADC_Start_IT+0x168>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d108      	bne.n	80014c4 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689a      	ldr	r2, [r3, #8]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	e00c      	b.n	80014de <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	689a      	ldr	r2, [r3, #8]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	e003      	b.n	80014de <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014de:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40012800 	.word	0x40012800
 80014ec:	40012400 	.word	0x40012400

080014f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr

08001508 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	f003 0320 	and.w	r3, r3, #32
 8001526:	2b00      	cmp	r3, #0
 8001528:	d03e      	beq.n	80015a8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	2b00      	cmp	r3, #0
 8001532:	d039      	beq.n	80015a8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001538:	f003 0310 	and.w	r3, r3, #16
 800153c:	2b00      	cmp	r3, #0
 800153e:	d105      	bne.n	800154c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001544:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001556:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800155a:	d11d      	bne.n	8001598 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001560:	2b00      	cmp	r3, #0
 8001562:	d119      	bne.n	8001598 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0220 	bic.w	r2, r2, #32
 8001572:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001578:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001584:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d105      	bne.n	8001598 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001590:	f043 0201 	orr.w	r2, r3, #1
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff f89d 	bl	80006d8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f06f 0212 	mvn.w	r2, #18
 80015a6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d04d      	beq.n	800164e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f003 0304 	and.w	r3, r3, #4
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d048      	beq.n	800164e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c0:	f003 0310 	and.w	r3, r3, #16
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d105      	bne.n	80015d4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015cc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80015de:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80015e2:	d012      	beq.n	800160a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d125      	bne.n	800163e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80015fc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001600:	d11d      	bne.n	800163e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001606:	2b00      	cmp	r3, #0
 8001608:	d119      	bne.n	800163e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001618:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800162a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162e:	2b00      	cmp	r3, #0
 8001630:	d105      	bne.n	800163e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001636:	f043 0201 	orr.w	r2, r3, #1
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f000 fa6c 	bl	8001b1c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f06f 020c 	mvn.w	r2, #12
 800164c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001654:	2b00      	cmp	r3, #0
 8001656:	d012      	beq.n	800167e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00d      	beq.n	800167e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001666:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f000 f809 	bl	8001686 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f06f 0201 	mvn.w	r2, #1
 800167c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001686:	b480      	push	{r7}
 8001688:	b083      	sub	sp, #12
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr

08001698 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016a2:	2300      	movs	r3, #0
 80016a4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d101      	bne.n	80016b8 <HAL_ADC_ConfigChannel+0x20>
 80016b4:	2302      	movs	r3, #2
 80016b6:	e0dc      	b.n	8001872 <HAL_ADC_ConfigChannel+0x1da>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b06      	cmp	r3, #6
 80016c6:	d81c      	bhi.n	8001702 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	4613      	mov	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	3b05      	subs	r3, #5
 80016da:	221f      	movs	r2, #31
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	4019      	ands	r1, r3
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	6818      	ldr	r0, [r3, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	4613      	mov	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	3b05      	subs	r3, #5
 80016f4:	fa00 f203 	lsl.w	r2, r0, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	635a      	str	r2, [r3, #52]	; 0x34
 8001700:	e03c      	b.n	800177c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b0c      	cmp	r3, #12
 8001708:	d81c      	bhi.n	8001744 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	685a      	ldr	r2, [r3, #4]
 8001714:	4613      	mov	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	4413      	add	r3, r2
 800171a:	3b23      	subs	r3, #35	; 0x23
 800171c:	221f      	movs	r2, #31
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	4019      	ands	r1, r3
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	6818      	ldr	r0, [r3, #0]
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	4613      	mov	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	3b23      	subs	r3, #35	; 0x23
 8001736:	fa00 f203 	lsl.w	r2, r0, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	430a      	orrs	r2, r1
 8001740:	631a      	str	r2, [r3, #48]	; 0x30
 8001742:	e01b      	b.n	800177c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	4613      	mov	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	3b41      	subs	r3, #65	; 0x41
 8001756:	221f      	movs	r2, #31
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	4019      	ands	r1, r3
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	6818      	ldr	r0, [r3, #0]
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	4613      	mov	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	3b41      	subs	r3, #65	; 0x41
 8001770:	fa00 f203 	lsl.w	r2, r0, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b09      	cmp	r3, #9
 8001782:	d91c      	bls.n	80017be <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	68d9      	ldr	r1, [r3, #12]
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	3b1e      	subs	r3, #30
 8001796:	2207      	movs	r2, #7
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	43db      	mvns	r3, r3
 800179e:	4019      	ands	r1, r3
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	6898      	ldr	r0, [r3, #8]
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4613      	mov	r3, r2
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	3b1e      	subs	r3, #30
 80017b0:	fa00 f203 	lsl.w	r2, r0, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	430a      	orrs	r2, r1
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	e019      	b.n	80017f2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	6919      	ldr	r1, [r3, #16]
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4613      	mov	r3, r2
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	4413      	add	r3, r2
 80017ce:	2207      	movs	r2, #7
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	4019      	ands	r1, r3
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	6898      	ldr	r0, [r3, #8]
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4613      	mov	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	fa00 f203 	lsl.w	r2, r0, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b10      	cmp	r3, #16
 80017f8:	d003      	beq.n	8001802 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80017fe:	2b11      	cmp	r3, #17
 8001800:	d132      	bne.n	8001868 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a1d      	ldr	r2, [pc, #116]	; (800187c <HAL_ADC_ConfigChannel+0x1e4>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d125      	bne.n	8001858 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d126      	bne.n	8001868 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001828:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b10      	cmp	r3, #16
 8001830:	d11a      	bne.n	8001868 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001832:	4b13      	ldr	r3, [pc, #76]	; (8001880 <HAL_ADC_ConfigChannel+0x1e8>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a13      	ldr	r2, [pc, #76]	; (8001884 <HAL_ADC_ConfigChannel+0x1ec>)
 8001838:	fba2 2303 	umull	r2, r3, r2, r3
 800183c:	0c9a      	lsrs	r2, r3, #18
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001848:	e002      	b.n	8001850 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	3b01      	subs	r3, #1
 800184e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1f9      	bne.n	800184a <HAL_ADC_ConfigChannel+0x1b2>
 8001856:	e007      	b.n	8001868 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185c:	f043 0220 	orr.w	r2, r3, #32
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001870:	7bfb      	ldrb	r3, [r7, #15]
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	40012400 	.word	0x40012400
 8001880:	2000001c 	.word	0x2000001c
 8001884:	431bde83 	.word	0x431bde83

08001888 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001890:	2300      	movs	r3, #0
 8001892:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d040      	beq.n	8001928 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689a      	ldr	r2, [r3, #8]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f042 0201 	orr.w	r2, r2, #1
 80018b4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80018b6:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <ADC_Enable+0xac>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a1f      	ldr	r2, [pc, #124]	; (8001938 <ADC_Enable+0xb0>)
 80018bc:	fba2 2303 	umull	r2, r3, r2, r3
 80018c0:	0c9b      	lsrs	r3, r3, #18
 80018c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80018c4:	e002      	b.n	80018cc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	3b01      	subs	r3, #1
 80018ca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1f9      	bne.n	80018c6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018d2:	f7ff fc51 	bl	8001178 <HAL_GetTick>
 80018d6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80018d8:	e01f      	b.n	800191a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80018da:	f7ff fc4d 	bl	8001178 <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d918      	bls.n	800191a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d011      	beq.n	800191a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fa:	f043 0210 	orr.w	r2, r3, #16
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001906:	f043 0201 	orr.w	r2, r3, #1
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e007      	b.n	800192a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b01      	cmp	r3, #1
 8001926:	d1d8      	bne.n	80018da <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	2000001c 	.word	0x2000001c
 8001938:	431bde83 	.word	0x431bde83

0800193c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b01      	cmp	r3, #1
 8001954:	d12e      	bne.n	80019b4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	689a      	ldr	r2, [r3, #8]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f022 0201 	bic.w	r2, r2, #1
 8001964:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001966:	f7ff fc07 	bl	8001178 <HAL_GetTick>
 800196a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800196c:	e01b      	b.n	80019a6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800196e:	f7ff fc03 	bl	8001178 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d914      	bls.n	80019a6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b01      	cmp	r3, #1
 8001988:	d10d      	bne.n	80019a6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198e:	f043 0210 	orr.w	r2, r3, #16
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199a:	f043 0201 	orr.w	r2, r3, #1
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e007      	b.n	80019b6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d0dc      	beq.n	800196e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
	...

080019c0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b087      	sub	sp, #28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019c8:	2300      	movs	r3, #0
 80019ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d101      	bne.n	80019de <HAL_ADCEx_Calibration_Start+0x1e>
 80019da:	2302      	movs	r3, #2
 80019dc:	e097      	b.n	8001b0e <HAL_ADCEx_Calibration_Start+0x14e>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2201      	movs	r2, #1
 80019e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ffa8 	bl	800193c <ADC_ConversionStop_Disable>
 80019ec:	4603      	mov	r3, r0
 80019ee:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ff49 	bl	8001888 <ADC_Enable>
 80019f6:	4603      	mov	r3, r0
 80019f8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80019fa:	7dfb      	ldrb	r3, [r7, #23]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f040 8081 	bne.w	8001b04 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a06:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a0a:	f023 0302 	bic.w	r3, r3, #2
 8001a0e:	f043 0202 	orr.w	r2, r3, #2
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001a16:	4b40      	ldr	r3, [pc, #256]	; (8001b18 <HAL_ADCEx_Calibration_Start+0x158>)
 8001a18:	681c      	ldr	r4, [r3, #0]
 8001a1a:	2002      	movs	r0, #2
 8001a1c:	f001 fcbc 	bl	8003398 <HAL_RCCEx_GetPeriphCLKFreq>
 8001a20:	4603      	mov	r3, r0
 8001a22:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001a26:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001a28:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001a2a:	e002      	b.n	8001a32 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1f9      	bne.n	8001a2c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f042 0208 	orr.w	r2, r2, #8
 8001a46:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001a48:	f7ff fb96 	bl	8001178 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001a4e:	e01b      	b.n	8001a88 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001a50:	f7ff fb92 	bl	8001178 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b0a      	cmp	r3, #10
 8001a5c:	d914      	bls.n	8001a88 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d00d      	beq.n	8001a88 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a70:	f023 0312 	bic.w	r3, r3, #18
 8001a74:	f043 0210 	orr.w	r2, r3, #16
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e042      	b.n	8001b0e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f003 0308 	and.w	r3, r3, #8
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1dc      	bne.n	8001a50 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f042 0204 	orr.w	r2, r2, #4
 8001aa4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001aa6:	f7ff fb67 	bl	8001178 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001aac:	e01b      	b.n	8001ae6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001aae:	f7ff fb63 	bl	8001178 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b0a      	cmp	r3, #10
 8001aba:	d914      	bls.n	8001ae6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 0304 	and.w	r3, r3, #4
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00d      	beq.n	8001ae6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ace:	f023 0312 	bic.w	r3, r3, #18
 8001ad2:	f043 0210 	orr.w	r2, r3, #16
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e013      	b.n	8001b0e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1dc      	bne.n	8001aae <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af8:	f023 0303 	bic.w	r3, r3, #3
 8001afc:	f043 0201 	orr.w	r2, r3, #1
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	371c      	adds	r7, #28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd90      	pop	{r4, r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2000001c 	.word	0x2000001c

08001b1c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
	...

08001b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b40:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <__NVIC_SetPriorityGrouping+0x44>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b62:	4a04      	ldr	r2, [pc, #16]	; (8001b74 <__NVIC_SetPriorityGrouping+0x44>)
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	60d3      	str	r3, [r2, #12]
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b7c:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <__NVIC_GetPriorityGrouping+0x18>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	0a1b      	lsrs	r3, r3, #8
 8001b82:	f003 0307 	and.w	r3, r3, #7
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	db0b      	blt.n	8001bbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	f003 021f 	and.w	r2, r3, #31
 8001bac:	4906      	ldr	r1, [pc, #24]	; (8001bc8 <__NVIC_EnableIRQ+0x34>)
 8001bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb2:	095b      	lsrs	r3, r3, #5
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr
 8001bc8:	e000e100 	.word	0xe000e100

08001bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	6039      	str	r1, [r7, #0]
 8001bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	db0a      	blt.n	8001bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	490c      	ldr	r1, [pc, #48]	; (8001c18 <__NVIC_SetPriority+0x4c>)
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	0112      	lsls	r2, r2, #4
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	440b      	add	r3, r1
 8001bf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf4:	e00a      	b.n	8001c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	4908      	ldr	r1, [pc, #32]	; (8001c1c <__NVIC_SetPriority+0x50>)
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	3b04      	subs	r3, #4
 8001c04:	0112      	lsls	r2, r2, #4
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	440b      	add	r3, r1
 8001c0a:	761a      	strb	r2, [r3, #24]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000e100 	.word	0xe000e100
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b089      	sub	sp, #36	; 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f1c3 0307 	rsb	r3, r3, #7
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	bf28      	it	cs
 8001c3e:	2304      	movcs	r3, #4
 8001c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3304      	adds	r3, #4
 8001c46:	2b06      	cmp	r3, #6
 8001c48:	d902      	bls.n	8001c50 <NVIC_EncodePriority+0x30>
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3b03      	subs	r3, #3
 8001c4e:	e000      	b.n	8001c52 <NVIC_EncodePriority+0x32>
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	f04f 32ff 	mov.w	r2, #4294967295
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43da      	mvns	r2, r3
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	401a      	ands	r2, r3
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c68:	f04f 31ff 	mov.w	r1, #4294967295
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c72:	43d9      	mvns	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	4313      	orrs	r3, r2
         );
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3724      	adds	r7, #36	; 0x24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c94:	d301      	bcc.n	8001c9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c96:	2301      	movs	r3, #1
 8001c98:	e00f      	b.n	8001cba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c9a:	4a0a      	ldr	r2, [pc, #40]	; (8001cc4 <SysTick_Config+0x40>)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ca2:	210f      	movs	r1, #15
 8001ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca8:	f7ff ff90 	bl	8001bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cac:	4b05      	ldr	r3, [pc, #20]	; (8001cc4 <SysTick_Config+0x40>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cb2:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <SysTick_Config+0x40>)
 8001cb4:	2207      	movs	r2, #7
 8001cb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	e000e010 	.word	0xe000e010

08001cc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff ff2d 	bl	8001b30 <__NVIC_SetPriorityGrouping>
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b086      	sub	sp, #24
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	60b9      	str	r1, [r7, #8]
 8001ce8:	607a      	str	r2, [r7, #4]
 8001cea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cf0:	f7ff ff42 	bl	8001b78 <__NVIC_GetPriorityGrouping>
 8001cf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	68b9      	ldr	r1, [r7, #8]
 8001cfa:	6978      	ldr	r0, [r7, #20]
 8001cfc:	f7ff ff90 	bl	8001c20 <NVIC_EncodePriority>
 8001d00:	4602      	mov	r2, r0
 8001d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d06:	4611      	mov	r1, r2
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff ff5f 	bl	8001bcc <__NVIC_SetPriority>
}
 8001d0e:	bf00      	nop
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ff35 	bl	8001b94 <__NVIC_EnableIRQ>
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7ff ffa2 	bl	8001c84 <SysTick_Config>
 8001d40:	4603      	mov	r3, r0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
	...

08001d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b08b      	sub	sp, #44	; 0x2c
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d5e:	e169      	b.n	8002034 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d60:	2201      	movs	r2, #1
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	69fa      	ldr	r2, [r7, #28]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	f040 8158 	bne.w	800202e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	4a9a      	ldr	r2, [pc, #616]	; (8001fec <HAL_GPIO_Init+0x2a0>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d05e      	beq.n	8001e46 <HAL_GPIO_Init+0xfa>
 8001d88:	4a98      	ldr	r2, [pc, #608]	; (8001fec <HAL_GPIO_Init+0x2a0>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d875      	bhi.n	8001e7a <HAL_GPIO_Init+0x12e>
 8001d8e:	4a98      	ldr	r2, [pc, #608]	; (8001ff0 <HAL_GPIO_Init+0x2a4>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d058      	beq.n	8001e46 <HAL_GPIO_Init+0xfa>
 8001d94:	4a96      	ldr	r2, [pc, #600]	; (8001ff0 <HAL_GPIO_Init+0x2a4>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d86f      	bhi.n	8001e7a <HAL_GPIO_Init+0x12e>
 8001d9a:	4a96      	ldr	r2, [pc, #600]	; (8001ff4 <HAL_GPIO_Init+0x2a8>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d052      	beq.n	8001e46 <HAL_GPIO_Init+0xfa>
 8001da0:	4a94      	ldr	r2, [pc, #592]	; (8001ff4 <HAL_GPIO_Init+0x2a8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d869      	bhi.n	8001e7a <HAL_GPIO_Init+0x12e>
 8001da6:	4a94      	ldr	r2, [pc, #592]	; (8001ff8 <HAL_GPIO_Init+0x2ac>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d04c      	beq.n	8001e46 <HAL_GPIO_Init+0xfa>
 8001dac:	4a92      	ldr	r2, [pc, #584]	; (8001ff8 <HAL_GPIO_Init+0x2ac>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d863      	bhi.n	8001e7a <HAL_GPIO_Init+0x12e>
 8001db2:	4a92      	ldr	r2, [pc, #584]	; (8001ffc <HAL_GPIO_Init+0x2b0>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d046      	beq.n	8001e46 <HAL_GPIO_Init+0xfa>
 8001db8:	4a90      	ldr	r2, [pc, #576]	; (8001ffc <HAL_GPIO_Init+0x2b0>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d85d      	bhi.n	8001e7a <HAL_GPIO_Init+0x12e>
 8001dbe:	2b12      	cmp	r3, #18
 8001dc0:	d82a      	bhi.n	8001e18 <HAL_GPIO_Init+0xcc>
 8001dc2:	2b12      	cmp	r3, #18
 8001dc4:	d859      	bhi.n	8001e7a <HAL_GPIO_Init+0x12e>
 8001dc6:	a201      	add	r2, pc, #4	; (adr r2, 8001dcc <HAL_GPIO_Init+0x80>)
 8001dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dcc:	08001e47 	.word	0x08001e47
 8001dd0:	08001e21 	.word	0x08001e21
 8001dd4:	08001e33 	.word	0x08001e33
 8001dd8:	08001e75 	.word	0x08001e75
 8001ddc:	08001e7b 	.word	0x08001e7b
 8001de0:	08001e7b 	.word	0x08001e7b
 8001de4:	08001e7b 	.word	0x08001e7b
 8001de8:	08001e7b 	.word	0x08001e7b
 8001dec:	08001e7b 	.word	0x08001e7b
 8001df0:	08001e7b 	.word	0x08001e7b
 8001df4:	08001e7b 	.word	0x08001e7b
 8001df8:	08001e7b 	.word	0x08001e7b
 8001dfc:	08001e7b 	.word	0x08001e7b
 8001e00:	08001e7b 	.word	0x08001e7b
 8001e04:	08001e7b 	.word	0x08001e7b
 8001e08:	08001e7b 	.word	0x08001e7b
 8001e0c:	08001e7b 	.word	0x08001e7b
 8001e10:	08001e29 	.word	0x08001e29
 8001e14:	08001e3d 	.word	0x08001e3d
 8001e18:	4a79      	ldr	r2, [pc, #484]	; (8002000 <HAL_GPIO_Init+0x2b4>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d013      	beq.n	8001e46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e1e:	e02c      	b.n	8001e7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	623b      	str	r3, [r7, #32]
          break;
 8001e26:	e029      	b.n	8001e7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	623b      	str	r3, [r7, #32]
          break;
 8001e30:	e024      	b.n	8001e7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	3308      	adds	r3, #8
 8001e38:	623b      	str	r3, [r7, #32]
          break;
 8001e3a:	e01f      	b.n	8001e7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	330c      	adds	r3, #12
 8001e42:	623b      	str	r3, [r7, #32]
          break;
 8001e44:	e01a      	b.n	8001e7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d102      	bne.n	8001e54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e4e:	2304      	movs	r3, #4
 8001e50:	623b      	str	r3, [r7, #32]
          break;
 8001e52:	e013      	b.n	8001e7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d105      	bne.n	8001e68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e5c:	2308      	movs	r3, #8
 8001e5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	611a      	str	r2, [r3, #16]
          break;
 8001e66:	e009      	b.n	8001e7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e68:	2308      	movs	r3, #8
 8001e6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69fa      	ldr	r2, [r7, #28]
 8001e70:	615a      	str	r2, [r3, #20]
          break;
 8001e72:	e003      	b.n	8001e7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e74:	2300      	movs	r3, #0
 8001e76:	623b      	str	r3, [r7, #32]
          break;
 8001e78:	e000      	b.n	8001e7c <HAL_GPIO_Init+0x130>
          break;
 8001e7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	2bff      	cmp	r3, #255	; 0xff
 8001e80:	d801      	bhi.n	8001e86 <HAL_GPIO_Init+0x13a>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	e001      	b.n	8001e8a <HAL_GPIO_Init+0x13e>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3304      	adds	r3, #4
 8001e8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	2bff      	cmp	r3, #255	; 0xff
 8001e90:	d802      	bhi.n	8001e98 <HAL_GPIO_Init+0x14c>
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	e002      	b.n	8001e9e <HAL_GPIO_Init+0x152>
 8001e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9a:	3b08      	subs	r3, #8
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	210f      	movs	r1, #15
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	401a      	ands	r2, r3
 8001eb0:	6a39      	ldr	r1, [r7, #32]
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 80b1 	beq.w	800202e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ecc:	4b4d      	ldr	r3, [pc, #308]	; (8002004 <HAL_GPIO_Init+0x2b8>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a4c      	ldr	r2, [pc, #304]	; (8002004 <HAL_GPIO_Init+0x2b8>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b4a      	ldr	r3, [pc, #296]	; (8002004 <HAL_GPIO_Init+0x2b8>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ee4:	4a48      	ldr	r2, [pc, #288]	; (8002008 <HAL_GPIO_Init+0x2bc>)
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	089b      	lsrs	r3, r3, #2
 8001eea:	3302      	adds	r3, #2
 8001eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef4:	f003 0303 	and.w	r3, r3, #3
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	220f      	movs	r2, #15
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	4013      	ands	r3, r2
 8001f06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a40      	ldr	r2, [pc, #256]	; (800200c <HAL_GPIO_Init+0x2c0>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d013      	beq.n	8001f38 <HAL_GPIO_Init+0x1ec>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a3f      	ldr	r2, [pc, #252]	; (8002010 <HAL_GPIO_Init+0x2c4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d00d      	beq.n	8001f34 <HAL_GPIO_Init+0x1e8>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a3e      	ldr	r2, [pc, #248]	; (8002014 <HAL_GPIO_Init+0x2c8>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d007      	beq.n	8001f30 <HAL_GPIO_Init+0x1e4>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a3d      	ldr	r2, [pc, #244]	; (8002018 <HAL_GPIO_Init+0x2cc>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d101      	bne.n	8001f2c <HAL_GPIO_Init+0x1e0>
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e006      	b.n	8001f3a <HAL_GPIO_Init+0x1ee>
 8001f2c:	2304      	movs	r3, #4
 8001f2e:	e004      	b.n	8001f3a <HAL_GPIO_Init+0x1ee>
 8001f30:	2302      	movs	r3, #2
 8001f32:	e002      	b.n	8001f3a <HAL_GPIO_Init+0x1ee>
 8001f34:	2301      	movs	r3, #1
 8001f36:	e000      	b.n	8001f3a <HAL_GPIO_Init+0x1ee>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3c:	f002 0203 	and.w	r2, r2, #3
 8001f40:	0092      	lsls	r2, r2, #2
 8001f42:	4093      	lsls	r3, r2
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f4a:	492f      	ldr	r1, [pc, #188]	; (8002008 <HAL_GPIO_Init+0x2bc>)
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	089b      	lsrs	r3, r3, #2
 8001f50:	3302      	adds	r3, #2
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d006      	beq.n	8001f72 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f64:	4b2d      	ldr	r3, [pc, #180]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	492c      	ldr	r1, [pc, #176]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	608b      	str	r3, [r1, #8]
 8001f70:	e006      	b.n	8001f80 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f72:	4b2a      	ldr	r3, [pc, #168]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f74:	689a      	ldr	r2, [r3, #8]
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	4928      	ldr	r1, [pc, #160]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d006      	beq.n	8001f9a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f8c:	4b23      	ldr	r3, [pc, #140]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	4922      	ldr	r1, [pc, #136]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	60cb      	str	r3, [r1, #12]
 8001f98:	e006      	b.n	8001fa8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f9a:	4b20      	ldr	r3, [pc, #128]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	491e      	ldr	r1, [pc, #120]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d006      	beq.n	8001fc2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fb4:	4b19      	ldr	r3, [pc, #100]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fb6:	685a      	ldr	r2, [r3, #4]
 8001fb8:	4918      	ldr	r1, [pc, #96]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	604b      	str	r3, [r1, #4]
 8001fc0:	e006      	b.n	8001fd0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fc2:	4b16      	ldr	r3, [pc, #88]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	4914      	ldr	r1, [pc, #80]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fcc:	4013      	ands	r3, r2
 8001fce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d021      	beq.n	8002020 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	490e      	ldr	r1, [pc, #56]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	600b      	str	r3, [r1, #0]
 8001fe8:	e021      	b.n	800202e <HAL_GPIO_Init+0x2e2>
 8001fea:	bf00      	nop
 8001fec:	10320000 	.word	0x10320000
 8001ff0:	10310000 	.word	0x10310000
 8001ff4:	10220000 	.word	0x10220000
 8001ff8:	10210000 	.word	0x10210000
 8001ffc:	10120000 	.word	0x10120000
 8002000:	10110000 	.word	0x10110000
 8002004:	40021000 	.word	0x40021000
 8002008:	40010000 	.word	0x40010000
 800200c:	40010800 	.word	0x40010800
 8002010:	40010c00 	.word	0x40010c00
 8002014:	40011000 	.word	0x40011000
 8002018:	40011400 	.word	0x40011400
 800201c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_GPIO_Init+0x304>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	43db      	mvns	r3, r3
 8002028:	4909      	ldr	r1, [pc, #36]	; (8002050 <HAL_GPIO_Init+0x304>)
 800202a:	4013      	ands	r3, r2
 800202c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800202e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002030:	3301      	adds	r3, #1
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203a:	fa22 f303 	lsr.w	r3, r2, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	f47f ae8e 	bne.w	8001d60 <HAL_GPIO_Init+0x14>
  }
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	372c      	adds	r7, #44	; 0x2c
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	40010400 	.word	0x40010400

08002054 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	460b      	mov	r3, r1
 800205e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	887b      	ldrh	r3, [r7, #2]
 8002066:	4013      	ands	r3, r2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d002      	beq.n	8002072 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800206c:	2301      	movs	r3, #1
 800206e:	73fb      	strb	r3, [r7, #15]
 8002070:	e001      	b.n	8002076 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002072:	2300      	movs	r3, #0
 8002074:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002076:	7bfb      	ldrb	r3, [r7, #15]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr

08002082 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	460b      	mov	r3, r1
 800208c:	807b      	strh	r3, [r7, #2]
 800208e:	4613      	mov	r3, r2
 8002090:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002092:	787b      	ldrb	r3, [r7, #1]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002098:	887a      	ldrh	r2, [r7, #2]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800209e:	e003      	b.n	80020a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020a0:	887b      	ldrh	r3, [r7, #2]
 80020a2:	041a      	lsls	r2, r3, #16
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	611a      	str	r2, [r3, #16]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
	...

080020b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e12b      	b.n	800231e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d106      	bne.n	80020e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7fe fc5e 	bl	800099c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2224      	movs	r2, #36	; 0x24
 80020e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 0201 	bic.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002106:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002116:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002118:	f001 f842 	bl	80031a0 <HAL_RCC_GetPCLK1Freq>
 800211c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	4a81      	ldr	r2, [pc, #516]	; (8002328 <HAL_I2C_Init+0x274>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d807      	bhi.n	8002138 <HAL_I2C_Init+0x84>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4a80      	ldr	r2, [pc, #512]	; (800232c <HAL_I2C_Init+0x278>)
 800212c:	4293      	cmp	r3, r2
 800212e:	bf94      	ite	ls
 8002130:	2301      	movls	r3, #1
 8002132:	2300      	movhi	r3, #0
 8002134:	b2db      	uxtb	r3, r3
 8002136:	e006      	b.n	8002146 <HAL_I2C_Init+0x92>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4a7d      	ldr	r2, [pc, #500]	; (8002330 <HAL_I2C_Init+0x27c>)
 800213c:	4293      	cmp	r3, r2
 800213e:	bf94      	ite	ls
 8002140:	2301      	movls	r3, #1
 8002142:	2300      	movhi	r3, #0
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e0e7      	b.n	800231e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4a78      	ldr	r2, [pc, #480]	; (8002334 <HAL_I2C_Init+0x280>)
 8002152:	fba2 2303 	umull	r2, r3, r2, r3
 8002156:	0c9b      	lsrs	r3, r3, #18
 8002158:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68ba      	ldr	r2, [r7, #8]
 800216a:	430a      	orrs	r2, r1
 800216c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	4a6a      	ldr	r2, [pc, #424]	; (8002328 <HAL_I2C_Init+0x274>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d802      	bhi.n	8002188 <HAL_I2C_Init+0xd4>
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	3301      	adds	r3, #1
 8002186:	e009      	b.n	800219c <HAL_I2C_Init+0xe8>
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800218e:	fb02 f303 	mul.w	r3, r2, r3
 8002192:	4a69      	ldr	r2, [pc, #420]	; (8002338 <HAL_I2C_Init+0x284>)
 8002194:	fba2 2303 	umull	r2, r3, r2, r3
 8002198:	099b      	lsrs	r3, r3, #6
 800219a:	3301      	adds	r3, #1
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	430b      	orrs	r3, r1
 80021a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80021ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	495c      	ldr	r1, [pc, #368]	; (8002328 <HAL_I2C_Init+0x274>)
 80021b8:	428b      	cmp	r3, r1
 80021ba:	d819      	bhi.n	80021f0 <HAL_I2C_Init+0x13c>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	1e59      	subs	r1, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80021ca:	1c59      	adds	r1, r3, #1
 80021cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80021d0:	400b      	ands	r3, r1
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00a      	beq.n	80021ec <HAL_I2C_Init+0x138>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	1e59      	subs	r1, r3, #1
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80021e4:	3301      	adds	r3, #1
 80021e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ea:	e051      	b.n	8002290 <HAL_I2C_Init+0x1dc>
 80021ec:	2304      	movs	r3, #4
 80021ee:	e04f      	b.n	8002290 <HAL_I2C_Init+0x1dc>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d111      	bne.n	800221c <HAL_I2C_Init+0x168>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	1e58      	subs	r0, r3, #1
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6859      	ldr	r1, [r3, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	440b      	add	r3, r1
 8002206:	fbb0 f3f3 	udiv	r3, r0, r3
 800220a:	3301      	adds	r3, #1
 800220c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002210:	2b00      	cmp	r3, #0
 8002212:	bf0c      	ite	eq
 8002214:	2301      	moveq	r3, #1
 8002216:	2300      	movne	r3, #0
 8002218:	b2db      	uxtb	r3, r3
 800221a:	e012      	b.n	8002242 <HAL_I2C_Init+0x18e>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	1e58      	subs	r0, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6859      	ldr	r1, [r3, #4]
 8002224:	460b      	mov	r3, r1
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	0099      	lsls	r1, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002232:	3301      	adds	r3, #1
 8002234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002238:	2b00      	cmp	r3, #0
 800223a:	bf0c      	ite	eq
 800223c:	2301      	moveq	r3, #1
 800223e:	2300      	movne	r3, #0
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_I2C_Init+0x196>
 8002246:	2301      	movs	r3, #1
 8002248:	e022      	b.n	8002290 <HAL_I2C_Init+0x1dc>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10e      	bne.n	8002270 <HAL_I2C_Init+0x1bc>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	1e58      	subs	r0, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6859      	ldr	r1, [r3, #4]
 800225a:	460b      	mov	r3, r1
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	440b      	add	r3, r1
 8002260:	fbb0 f3f3 	udiv	r3, r0, r3
 8002264:	3301      	adds	r3, #1
 8002266:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800226a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800226e:	e00f      	b.n	8002290 <HAL_I2C_Init+0x1dc>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	1e58      	subs	r0, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6859      	ldr	r1, [r3, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	0099      	lsls	r1, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	fbb0 f3f3 	udiv	r3, r0, r3
 8002286:	3301      	adds	r3, #1
 8002288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	6809      	ldr	r1, [r1, #0]
 8002294:	4313      	orrs	r3, r2
 8002296:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69da      	ldr	r2, [r3, #28]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80022be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6911      	ldr	r1, [r2, #16]
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	68d2      	ldr	r2, [r2, #12]
 80022ca:	4311      	orrs	r1, r2
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	430b      	orrs	r3, r1
 80022d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	695a      	ldr	r2, [r3, #20]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 0201 	orr.w	r2, r2, #1
 80022fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2220      	movs	r2, #32
 800230a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	000186a0 	.word	0x000186a0
 800232c:	001e847f 	.word	0x001e847f
 8002330:	003d08ff 	.word	0x003d08ff
 8002334:	431bde83 	.word	0x431bde83
 8002338:	10624dd3 	.word	0x10624dd3

0800233c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b088      	sub	sp, #32
 8002340:	af02      	add	r7, sp, #8
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	4608      	mov	r0, r1
 8002346:	4611      	mov	r1, r2
 8002348:	461a      	mov	r2, r3
 800234a:	4603      	mov	r3, r0
 800234c:	817b      	strh	r3, [r7, #10]
 800234e:	460b      	mov	r3, r1
 8002350:	813b      	strh	r3, [r7, #8]
 8002352:	4613      	mov	r3, r2
 8002354:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002356:	f7fe ff0f 	bl	8001178 <HAL_GetTick>
 800235a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b20      	cmp	r3, #32
 8002366:	f040 80d9 	bne.w	800251c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2319      	movs	r3, #25
 8002370:	2201      	movs	r2, #1
 8002372:	496d      	ldr	r1, [pc, #436]	; (8002528 <HAL_I2C_Mem_Write+0x1ec>)
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f000 f971 	bl	800265c <I2C_WaitOnFlagUntilTimeout>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002380:	2302      	movs	r3, #2
 8002382:	e0cc      	b.n	800251e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_I2C_Mem_Write+0x56>
 800238e:	2302      	movs	r3, #2
 8002390:	e0c5      	b.n	800251e <HAL_I2C_Mem_Write+0x1e2>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d007      	beq.n	80023b8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f042 0201 	orr.w	r2, r2, #1
 80023b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2221      	movs	r2, #33	; 0x21
 80023cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2240      	movs	r2, #64	; 0x40
 80023d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2200      	movs	r2, #0
 80023dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6a3a      	ldr	r2, [r7, #32]
 80023e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80023e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4a4d      	ldr	r2, [pc, #308]	; (800252c <HAL_I2C_Mem_Write+0x1f0>)
 80023f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023fa:	88f8      	ldrh	r0, [r7, #6]
 80023fc:	893a      	ldrh	r2, [r7, #8]
 80023fe:	8979      	ldrh	r1, [r7, #10]
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	9301      	str	r3, [sp, #4]
 8002404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	4603      	mov	r3, r0
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f000 f890 	bl	8002530 <I2C_RequestMemoryWrite>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d052      	beq.n	80024bc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e081      	b.n	800251e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	f000 fa36 	bl	8002890 <I2C_WaitOnTXEFlagUntilTimeout>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00d      	beq.n	8002446 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	2b04      	cmp	r3, #4
 8002430:	d107      	bne.n	8002442 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002440:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e06b      	b.n	800251e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	781a      	ldrb	r2, [r3, #0]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002460:	3b01      	subs	r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800246c:	b29b      	uxth	r3, r3
 800246e:	3b01      	subs	r3, #1
 8002470:	b29a      	uxth	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	695b      	ldr	r3, [r3, #20]
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	2b04      	cmp	r3, #4
 8002482:	d11b      	bne.n	80024bc <HAL_I2C_Mem_Write+0x180>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002488:	2b00      	cmp	r3, #0
 800248a:	d017      	beq.n	80024bc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	781a      	ldrb	r2, [r3, #0]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249c:	1c5a      	adds	r2, r3, #1
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a6:	3b01      	subs	r3, #1
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	3b01      	subs	r3, #1
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1aa      	bne.n	800241a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 fa29 	bl	8002920 <I2C_WaitOnBTFFlagUntilTimeout>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d00d      	beq.n	80024f0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	2b04      	cmp	r3, #4
 80024da:	d107      	bne.n	80024ec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e016      	b.n	800251e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2220      	movs	r2, #32
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	e000      	b.n	800251e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800251c:	2302      	movs	r3, #2
  }
}
 800251e:	4618      	mov	r0, r3
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	00100002 	.word	0x00100002
 800252c:	ffff0000 	.word	0xffff0000

08002530 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b088      	sub	sp, #32
 8002534:	af02      	add	r7, sp, #8
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	4608      	mov	r0, r1
 800253a:	4611      	mov	r1, r2
 800253c:	461a      	mov	r2, r3
 800253e:	4603      	mov	r3, r0
 8002540:	817b      	strh	r3, [r7, #10]
 8002542:	460b      	mov	r3, r1
 8002544:	813b      	strh	r3, [r7, #8]
 8002546:	4613      	mov	r3, r2
 8002548:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002558:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800255a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	2200      	movs	r2, #0
 8002562:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 f878 	bl	800265c <I2C_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00d      	beq.n	800258e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002580:	d103      	bne.n	800258a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002588:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e05f      	b.n	800264e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800258e:	897b      	ldrh	r3, [r7, #10]
 8002590:	b2db      	uxtb	r3, r3
 8002592:	461a      	mov	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800259c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800259e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a0:	6a3a      	ldr	r2, [r7, #32]
 80025a2:	492d      	ldr	r1, [pc, #180]	; (8002658 <I2C_RequestMemoryWrite+0x128>)
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 f8d3 	bl	8002750 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e04c      	b.n	800264e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025cc:	6a39      	ldr	r1, [r7, #32]
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f000 f95e 	bl	8002890 <I2C_WaitOnTXEFlagUntilTimeout>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d00d      	beq.n	80025f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d107      	bne.n	80025f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e02b      	b.n	800264e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025f6:	88fb      	ldrh	r3, [r7, #6]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d105      	bne.n	8002608 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025fc:	893b      	ldrh	r3, [r7, #8]
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	611a      	str	r2, [r3, #16]
 8002606:	e021      	b.n	800264c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002608:	893b      	ldrh	r3, [r7, #8]
 800260a:	0a1b      	lsrs	r3, r3, #8
 800260c:	b29b      	uxth	r3, r3
 800260e:	b2da      	uxtb	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002618:	6a39      	ldr	r1, [r7, #32]
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 f938 	bl	8002890 <I2C_WaitOnTXEFlagUntilTimeout>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00d      	beq.n	8002642 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	2b04      	cmp	r3, #4
 800262c:	d107      	bne.n	800263e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800263c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e005      	b.n	800264e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002642:	893b      	ldrh	r3, [r7, #8]
 8002644:	b2da      	uxtb	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	00010002 	.word	0x00010002

0800265c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	603b      	str	r3, [r7, #0]
 8002668:	4613      	mov	r3, r2
 800266a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800266c:	e048      	b.n	8002700 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002674:	d044      	beq.n	8002700 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002676:	f7fe fd7f 	bl	8001178 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	429a      	cmp	r2, r3
 8002684:	d302      	bcc.n	800268c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d139      	bne.n	8002700 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	0c1b      	lsrs	r3, r3, #16
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b01      	cmp	r3, #1
 8002694:	d10d      	bne.n	80026b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	43da      	mvns	r2, r3
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	4013      	ands	r3, r2
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	bf0c      	ite	eq
 80026a8:	2301      	moveq	r3, #1
 80026aa:	2300      	movne	r3, #0
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	461a      	mov	r2, r3
 80026b0:	e00c      	b.n	80026cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	43da      	mvns	r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	4013      	ands	r3, r2
 80026be:	b29b      	uxth	r3, r3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	bf0c      	ite	eq
 80026c4:	2301      	moveq	r3, #1
 80026c6:	2300      	movne	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	461a      	mov	r2, r3
 80026cc:	79fb      	ldrb	r3, [r7, #7]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d116      	bne.n	8002700 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2220      	movs	r2, #32
 80026dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ec:	f043 0220 	orr.w	r2, r3, #32
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e023      	b.n	8002748 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	0c1b      	lsrs	r3, r3, #16
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b01      	cmp	r3, #1
 8002708:	d10d      	bne.n	8002726 <I2C_WaitOnFlagUntilTimeout+0xca>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	43da      	mvns	r2, r3
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	4013      	ands	r3, r2
 8002716:	b29b      	uxth	r3, r3
 8002718:	2b00      	cmp	r3, #0
 800271a:	bf0c      	ite	eq
 800271c:	2301      	moveq	r3, #1
 800271e:	2300      	movne	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	461a      	mov	r2, r3
 8002724:	e00c      	b.n	8002740 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	699b      	ldr	r3, [r3, #24]
 800272c:	43da      	mvns	r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	4013      	ands	r3, r2
 8002732:	b29b      	uxth	r3, r3
 8002734:	2b00      	cmp	r3, #0
 8002736:	bf0c      	ite	eq
 8002738:	2301      	moveq	r3, #1
 800273a:	2300      	movne	r3, #0
 800273c:	b2db      	uxtb	r3, r3
 800273e:	461a      	mov	r2, r3
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	429a      	cmp	r2, r3
 8002744:	d093      	beq.n	800266e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
 800275c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800275e:	e071      	b.n	8002844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800276a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800276e:	d123      	bne.n	80027b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800277e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002788:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2220      	movs	r2, #32
 8002794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	f043 0204 	orr.w	r2, r3, #4
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e067      	b.n	8002888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027be:	d041      	beq.n	8002844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c0:	f7fe fcda 	bl	8001178 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d302      	bcc.n	80027d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d136      	bne.n	8002844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	0c1b      	lsrs	r3, r3, #16
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d10c      	bne.n	80027fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	43da      	mvns	r2, r3
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	4013      	ands	r3, r2
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	bf14      	ite	ne
 80027f2:	2301      	movne	r3, #1
 80027f4:	2300      	moveq	r3, #0
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	e00b      	b.n	8002812 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	43da      	mvns	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	4013      	ands	r3, r2
 8002806:	b29b      	uxth	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	bf14      	ite	ne
 800280c:	2301      	movne	r3, #1
 800280e:	2300      	moveq	r3, #0
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d016      	beq.n	8002844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2220      	movs	r2, #32
 8002820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f043 0220 	orr.w	r2, r3, #32
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e021      	b.n	8002888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	0c1b      	lsrs	r3, r3, #16
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b01      	cmp	r3, #1
 800284c:	d10c      	bne.n	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	43da      	mvns	r2, r3
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	4013      	ands	r3, r2
 800285a:	b29b      	uxth	r3, r3
 800285c:	2b00      	cmp	r3, #0
 800285e:	bf14      	ite	ne
 8002860:	2301      	movne	r3, #1
 8002862:	2300      	moveq	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	e00b      	b.n	8002880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	43da      	mvns	r2, r3
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	4013      	ands	r3, r2
 8002874:	b29b      	uxth	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	bf14      	ite	ne
 800287a:	2301      	movne	r3, #1
 800287c:	2300      	moveq	r3, #0
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	f47f af6d 	bne.w	8002760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800289c:	e034      	b.n	8002908 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800289e:	68f8      	ldr	r0, [r7, #12]
 80028a0:	f000 f886 	bl	80029b0 <I2C_IsAcknowledgeFailed>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e034      	b.n	8002918 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b4:	d028      	beq.n	8002908 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b6:	f7fe fc5f 	bl	8001178 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d302      	bcc.n	80028cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d11d      	bne.n	8002908 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d6:	2b80      	cmp	r3, #128	; 0x80
 80028d8:	d016      	beq.n	8002908 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f4:	f043 0220 	orr.w	r2, r3, #32
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e007      	b.n	8002918 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002912:	2b80      	cmp	r3, #128	; 0x80
 8002914:	d1c3      	bne.n	800289e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800292c:	e034      	b.n	8002998 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 f83e 	bl	80029b0 <I2C_IsAcknowledgeFailed>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e034      	b.n	80029a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002944:	d028      	beq.n	8002998 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002946:	f7fe fc17 	bl	8001178 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	429a      	cmp	r2, r3
 8002954:	d302      	bcc.n	800295c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d11d      	bne.n	8002998 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b04      	cmp	r3, #4
 8002968:	d016      	beq.n	8002998 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2220      	movs	r2, #32
 8002974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002984:	f043 0220 	orr.w	r2, r3, #32
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e007      	b.n	80029a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f003 0304 	and.w	r3, r3, #4
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d1c3      	bne.n	800292e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c6:	d11b      	bne.n	8002a00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2220      	movs	r2, #32
 80029dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f043 0204 	orr.w	r2, r3, #4
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e000      	b.n	8002a02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e272      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 8087 	beq.w	8002b3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a2c:	4b92      	ldr	r3, [pc, #584]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 030c 	and.w	r3, r3, #12
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d00c      	beq.n	8002a52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a38:	4b8f      	ldr	r3, [pc, #572]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 030c 	and.w	r3, r3, #12
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d112      	bne.n	8002a6a <HAL_RCC_OscConfig+0x5e>
 8002a44:	4b8c      	ldr	r3, [pc, #560]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a50:	d10b      	bne.n	8002a6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a52:	4b89      	ldr	r3, [pc, #548]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d06c      	beq.n	8002b38 <HAL_RCC_OscConfig+0x12c>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d168      	bne.n	8002b38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e24c      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a72:	d106      	bne.n	8002a82 <HAL_RCC_OscConfig+0x76>
 8002a74:	4b80      	ldr	r3, [pc, #512]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a7f      	ldr	r2, [pc, #508]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a7e:	6013      	str	r3, [r2, #0]
 8002a80:	e02e      	b.n	8002ae0 <HAL_RCC_OscConfig+0xd4>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10c      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x98>
 8002a8a:	4b7b      	ldr	r3, [pc, #492]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a7a      	ldr	r2, [pc, #488]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	4b78      	ldr	r3, [pc, #480]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a77      	ldr	r2, [pc, #476]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002a9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	e01d      	b.n	8002ae0 <HAL_RCC_OscConfig+0xd4>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aac:	d10c      	bne.n	8002ac8 <HAL_RCC_OscConfig+0xbc>
 8002aae:	4b72      	ldr	r3, [pc, #456]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a71      	ldr	r2, [pc, #452]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	4b6f      	ldr	r3, [pc, #444]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a6e      	ldr	r2, [pc, #440]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	e00b      	b.n	8002ae0 <HAL_RCC_OscConfig+0xd4>
 8002ac8:	4b6b      	ldr	r3, [pc, #428]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a6a      	ldr	r2, [pc, #424]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	4b68      	ldr	r3, [pc, #416]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a67      	ldr	r2, [pc, #412]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ade:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d013      	beq.n	8002b10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae8:	f7fe fb46 	bl	8001178 <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af0:	f7fe fb42 	bl	8001178 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b64      	cmp	r3, #100	; 0x64
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e200      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b02:	4b5d      	ldr	r3, [pc, #372]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0xe4>
 8002b0e:	e014      	b.n	8002b3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b10:	f7fe fb32 	bl	8001178 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b18:	f7fe fb2e 	bl	8001178 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b64      	cmp	r3, #100	; 0x64
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e1ec      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b2a:	4b53      	ldr	r3, [pc, #332]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x10c>
 8002b36:	e000      	b.n	8002b3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d063      	beq.n	8002c0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b46:	4b4c      	ldr	r3, [pc, #304]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 030c 	and.w	r3, r3, #12
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00b      	beq.n	8002b6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b52:	4b49      	ldr	r3, [pc, #292]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 030c 	and.w	r3, r3, #12
 8002b5a:	2b08      	cmp	r3, #8
 8002b5c:	d11c      	bne.n	8002b98 <HAL_RCC_OscConfig+0x18c>
 8002b5e:	4b46      	ldr	r3, [pc, #280]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d116      	bne.n	8002b98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b6a:	4b43      	ldr	r3, [pc, #268]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d005      	beq.n	8002b82 <HAL_RCC_OscConfig+0x176>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d001      	beq.n	8002b82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e1c0      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b82:	4b3d      	ldr	r3, [pc, #244]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	4939      	ldr	r1, [pc, #228]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b96:	e03a      	b.n	8002c0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d020      	beq.n	8002be2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ba0:	4b36      	ldr	r3, [pc, #216]	; (8002c7c <HAL_RCC_OscConfig+0x270>)
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba6:	f7fe fae7 	bl	8001178 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bae:	f7fe fae3 	bl	8001178 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e1a1      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc0:	4b2d      	ldr	r3, [pc, #180]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0f0      	beq.n	8002bae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bcc:	4b2a      	ldr	r3, [pc, #168]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4927      	ldr	r1, [pc, #156]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	600b      	str	r3, [r1, #0]
 8002be0:	e015      	b.n	8002c0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002be2:	4b26      	ldr	r3, [pc, #152]	; (8002c7c <HAL_RCC_OscConfig+0x270>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be8:	f7fe fac6 	bl	8001178 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf0:	f7fe fac2 	bl	8001178 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e180      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c02:	4b1d      	ldr	r3, [pc, #116]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d03a      	beq.n	8002c90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d019      	beq.n	8002c56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c22:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <HAL_RCC_OscConfig+0x274>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c28:	f7fe faa6 	bl	8001178 <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c30:	f7fe faa2 	bl	8001178 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e160      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c42:	4b0d      	ldr	r3, [pc, #52]	; (8002c78 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0f0      	beq.n	8002c30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c4e:	2001      	movs	r0, #1
 8002c50:	f000 face 	bl	80031f0 <RCC_Delay>
 8002c54:	e01c      	b.n	8002c90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <HAL_RCC_OscConfig+0x274>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c5c:	f7fe fa8c 	bl	8001178 <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c62:	e00f      	b.n	8002c84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c64:	f7fe fa88 	bl	8001178 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d908      	bls.n	8002c84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e146      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
 8002c76:	bf00      	nop
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	42420000 	.word	0x42420000
 8002c80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c84:	4b92      	ldr	r3, [pc, #584]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1e9      	bne.n	8002c64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f000 80a6 	beq.w	8002dea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ca2:	4b8b      	ldr	r3, [pc, #556]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10d      	bne.n	8002cca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cae:	4b88      	ldr	r3, [pc, #544]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	4a87      	ldr	r2, [pc, #540]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb8:	61d3      	str	r3, [r2, #28]
 8002cba:	4b85      	ldr	r3, [pc, #532]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc2:	60bb      	str	r3, [r7, #8]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cca:	4b82      	ldr	r3, [pc, #520]	; (8002ed4 <HAL_RCC_OscConfig+0x4c8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d118      	bne.n	8002d08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cd6:	4b7f      	ldr	r3, [pc, #508]	; (8002ed4 <HAL_RCC_OscConfig+0x4c8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a7e      	ldr	r2, [pc, #504]	; (8002ed4 <HAL_RCC_OscConfig+0x4c8>)
 8002cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ce2:	f7fe fa49 	bl	8001178 <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cea:	f7fe fa45 	bl	8001178 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b64      	cmp	r3, #100	; 0x64
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e103      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cfc:	4b75      	ldr	r3, [pc, #468]	; (8002ed4 <HAL_RCC_OscConfig+0x4c8>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d0f0      	beq.n	8002cea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d106      	bne.n	8002d1e <HAL_RCC_OscConfig+0x312>
 8002d10:	4b6f      	ldr	r3, [pc, #444]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	4a6e      	ldr	r2, [pc, #440]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d16:	f043 0301 	orr.w	r3, r3, #1
 8002d1a:	6213      	str	r3, [r2, #32]
 8002d1c:	e02d      	b.n	8002d7a <HAL_RCC_OscConfig+0x36e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10c      	bne.n	8002d40 <HAL_RCC_OscConfig+0x334>
 8002d26:	4b6a      	ldr	r3, [pc, #424]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	4a69      	ldr	r2, [pc, #420]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d2c:	f023 0301 	bic.w	r3, r3, #1
 8002d30:	6213      	str	r3, [r2, #32]
 8002d32:	4b67      	ldr	r3, [pc, #412]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	4a66      	ldr	r2, [pc, #408]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d38:	f023 0304 	bic.w	r3, r3, #4
 8002d3c:	6213      	str	r3, [r2, #32]
 8002d3e:	e01c      	b.n	8002d7a <HAL_RCC_OscConfig+0x36e>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	2b05      	cmp	r3, #5
 8002d46:	d10c      	bne.n	8002d62 <HAL_RCC_OscConfig+0x356>
 8002d48:	4b61      	ldr	r3, [pc, #388]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	4a60      	ldr	r2, [pc, #384]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d4e:	f043 0304 	orr.w	r3, r3, #4
 8002d52:	6213      	str	r3, [r2, #32]
 8002d54:	4b5e      	ldr	r3, [pc, #376]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	4a5d      	ldr	r2, [pc, #372]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d5a:	f043 0301 	orr.w	r3, r3, #1
 8002d5e:	6213      	str	r3, [r2, #32]
 8002d60:	e00b      	b.n	8002d7a <HAL_RCC_OscConfig+0x36e>
 8002d62:	4b5b      	ldr	r3, [pc, #364]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	4a5a      	ldr	r2, [pc, #360]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d68:	f023 0301 	bic.w	r3, r3, #1
 8002d6c:	6213      	str	r3, [r2, #32]
 8002d6e:	4b58      	ldr	r3, [pc, #352]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	4a57      	ldr	r2, [pc, #348]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002d74:	f023 0304 	bic.w	r3, r3, #4
 8002d78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d015      	beq.n	8002dae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d82:	f7fe f9f9 	bl	8001178 <HAL_GetTick>
 8002d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d88:	e00a      	b.n	8002da0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8a:	f7fe f9f5 	bl	8001178 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e0b1      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da0:	4b4b      	ldr	r3, [pc, #300]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0ee      	beq.n	8002d8a <HAL_RCC_OscConfig+0x37e>
 8002dac:	e014      	b.n	8002dd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dae:	f7fe f9e3 	bl	8001178 <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db4:	e00a      	b.n	8002dcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002db6:	f7fe f9df 	bl	8001178 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e09b      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dcc:	4b40      	ldr	r3, [pc, #256]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1ee      	bne.n	8002db6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dd8:	7dfb      	ldrb	r3, [r7, #23]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d105      	bne.n	8002dea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dde:	4b3c      	ldr	r3, [pc, #240]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002de0:	69db      	ldr	r3, [r3, #28]
 8002de2:	4a3b      	ldr	r2, [pc, #236]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002de4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002de8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69db      	ldr	r3, [r3, #28]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f000 8087 	beq.w	8002f02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002df4:	4b36      	ldr	r3, [pc, #216]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 030c 	and.w	r3, r3, #12
 8002dfc:	2b08      	cmp	r3, #8
 8002dfe:	d061      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d146      	bne.n	8002e96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e08:	4b33      	ldr	r3, [pc, #204]	; (8002ed8 <HAL_RCC_OscConfig+0x4cc>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0e:	f7fe f9b3 	bl	8001178 <HAL_GetTick>
 8002e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e14:	e008      	b.n	8002e28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e16:	f7fe f9af 	bl	8001178 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e06d      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e28:	4b29      	ldr	r3, [pc, #164]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1f0      	bne.n	8002e16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e3c:	d108      	bne.n	8002e50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e3e:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	4921      	ldr	r1, [pc, #132]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e50:	4b1f      	ldr	r3, [pc, #124]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a19      	ldr	r1, [r3, #32]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	430b      	orrs	r3, r1
 8002e62:	491b      	ldr	r1, [pc, #108]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e68:	4b1b      	ldr	r3, [pc, #108]	; (8002ed8 <HAL_RCC_OscConfig+0x4cc>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6e:	f7fe f983 	bl	8001178 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e74:	e008      	b.n	8002e88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e76:	f7fe f97f 	bl	8001178 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d901      	bls.n	8002e88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e03d      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e88:	4b11      	ldr	r3, [pc, #68]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d0f0      	beq.n	8002e76 <HAL_RCC_OscConfig+0x46a>
 8002e94:	e035      	b.n	8002f02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e96:	4b10      	ldr	r3, [pc, #64]	; (8002ed8 <HAL_RCC_OscConfig+0x4cc>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9c:	f7fe f96c 	bl	8001178 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7fe f968 	bl	8001178 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e026      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eb6:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <HAL_RCC_OscConfig+0x4c4>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f0      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x498>
 8002ec2:	e01e      	b.n	8002f02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d107      	bne.n	8002edc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e019      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	40007000 	.word	0x40007000
 8002ed8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002edc:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <HAL_RCC_OscConfig+0x500>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d106      	bne.n	8002efe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d001      	beq.n	8002f02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40021000 	.word	0x40021000

08002f10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0d0      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f24:	4b6a      	ldr	r3, [pc, #424]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d910      	bls.n	8002f54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f32:	4b67      	ldr	r3, [pc, #412]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f023 0207 	bic.w	r2, r3, #7
 8002f3a:	4965      	ldr	r1, [pc, #404]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f42:	4b63      	ldr	r3, [pc, #396]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d001      	beq.n	8002f54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e0b8      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d020      	beq.n	8002fa2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0304 	and.w	r3, r3, #4
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f6c:	4b59      	ldr	r3, [pc, #356]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	4a58      	ldr	r2, [pc, #352]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0308 	and.w	r3, r3, #8
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f84:	4b53      	ldr	r3, [pc, #332]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	4a52      	ldr	r2, [pc, #328]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f8a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f90:	4b50      	ldr	r3, [pc, #320]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	494d      	ldr	r1, [pc, #308]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d040      	beq.n	8003030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d107      	bne.n	8002fc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb6:	4b47      	ldr	r3, [pc, #284]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d115      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e07f      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fce:	4b41      	ldr	r3, [pc, #260]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d109      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e073      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fde:	4b3d      	ldr	r3, [pc, #244]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e06b      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fee:	4b39      	ldr	r3, [pc, #228]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f023 0203 	bic.w	r2, r3, #3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	4936      	ldr	r1, [pc, #216]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003000:	f7fe f8ba 	bl	8001178 <HAL_GetTick>
 8003004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003006:	e00a      	b.n	800301e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003008:	f7fe f8b6 	bl	8001178 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f241 3288 	movw	r2, #5000	; 0x1388
 8003016:	4293      	cmp	r3, r2
 8003018:	d901      	bls.n	800301e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e053      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301e:	4b2d      	ldr	r3, [pc, #180]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f003 020c 	and.w	r2, r3, #12
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	429a      	cmp	r2, r3
 800302e:	d1eb      	bne.n	8003008 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003030:	4b27      	ldr	r3, [pc, #156]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d210      	bcs.n	8003060 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303e:	4b24      	ldr	r3, [pc, #144]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 0207 	bic.w	r2, r3, #7
 8003046:	4922      	ldr	r1, [pc, #136]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	4313      	orrs	r3, r2
 800304c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800304e:	4b20      	ldr	r3, [pc, #128]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d001      	beq.n	8003060 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e032      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	2b00      	cmp	r3, #0
 800306a:	d008      	beq.n	800307e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800306c:	4b19      	ldr	r3, [pc, #100]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	4916      	ldr	r1, [pc, #88]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 800307a:	4313      	orrs	r3, r2
 800307c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0308 	and.w	r3, r3, #8
 8003086:	2b00      	cmp	r3, #0
 8003088:	d009      	beq.n	800309e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800308a:	4b12      	ldr	r3, [pc, #72]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	490e      	ldr	r1, [pc, #56]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 800309a:	4313      	orrs	r3, r2
 800309c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800309e:	f000 f821 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 80030a2:	4602      	mov	r2, r0
 80030a4:	4b0b      	ldr	r3, [pc, #44]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	091b      	lsrs	r3, r3, #4
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	490a      	ldr	r1, [pc, #40]	; (80030d8 <HAL_RCC_ClockConfig+0x1c8>)
 80030b0:	5ccb      	ldrb	r3, [r1, r3]
 80030b2:	fa22 f303 	lsr.w	r3, r2, r3
 80030b6:	4a09      	ldr	r2, [pc, #36]	; (80030dc <HAL_RCC_ClockConfig+0x1cc>)
 80030b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030ba:	4b09      	ldr	r3, [pc, #36]	; (80030e0 <HAL_RCC_ClockConfig+0x1d0>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fe f818 	bl	80010f4 <HAL_InitTick>

  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40022000 	.word	0x40022000
 80030d4:	40021000 	.word	0x40021000
 80030d8:	08004480 	.word	0x08004480
 80030dc:	2000001c 	.word	0x2000001c
 80030e0:	20000020 	.word	0x20000020

080030e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	2300      	movs	r3, #0
 80030f0:	60bb      	str	r3, [r7, #8]
 80030f2:	2300      	movs	r3, #0
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	2300      	movs	r3, #0
 80030f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030fe:	4b1e      	ldr	r3, [pc, #120]	; (8003178 <HAL_RCC_GetSysClockFreq+0x94>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f003 030c 	and.w	r3, r3, #12
 800310a:	2b04      	cmp	r3, #4
 800310c:	d002      	beq.n	8003114 <HAL_RCC_GetSysClockFreq+0x30>
 800310e:	2b08      	cmp	r3, #8
 8003110:	d003      	beq.n	800311a <HAL_RCC_GetSysClockFreq+0x36>
 8003112:	e027      	b.n	8003164 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003114:	4b19      	ldr	r3, [pc, #100]	; (800317c <HAL_RCC_GetSysClockFreq+0x98>)
 8003116:	613b      	str	r3, [r7, #16]
      break;
 8003118:	e027      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	0c9b      	lsrs	r3, r3, #18
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	4a17      	ldr	r2, [pc, #92]	; (8003180 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003124:	5cd3      	ldrb	r3, [r2, r3]
 8003126:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d010      	beq.n	8003154 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003132:	4b11      	ldr	r3, [pc, #68]	; (8003178 <HAL_RCC_GetSysClockFreq+0x94>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	0c5b      	lsrs	r3, r3, #17
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	4a11      	ldr	r2, [pc, #68]	; (8003184 <HAL_RCC_GetSysClockFreq+0xa0>)
 800313e:	5cd3      	ldrb	r3, [r2, r3]
 8003140:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a0d      	ldr	r2, [pc, #52]	; (800317c <HAL_RCC_GetSysClockFreq+0x98>)
 8003146:	fb03 f202 	mul.w	r2, r3, r2
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	e004      	b.n	800315e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a0c      	ldr	r2, [pc, #48]	; (8003188 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003158:	fb02 f303 	mul.w	r3, r2, r3
 800315c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	613b      	str	r3, [r7, #16]
      break;
 8003162:	e002      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003164:	4b05      	ldr	r3, [pc, #20]	; (800317c <HAL_RCC_GetSysClockFreq+0x98>)
 8003166:	613b      	str	r3, [r7, #16]
      break;
 8003168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800316a:	693b      	ldr	r3, [r7, #16]
}
 800316c:	4618      	mov	r0, r3
 800316e:	371c      	adds	r7, #28
 8003170:	46bd      	mov	sp, r7
 8003172:	bc80      	pop	{r7}
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	007a1200 	.word	0x007a1200
 8003180:	08005f74 	.word	0x08005f74
 8003184:	08005f84 	.word	0x08005f84
 8003188:	003d0900 	.word	0x003d0900

0800318c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003190:	4b02      	ldr	r3, [pc, #8]	; (800319c <HAL_RCC_GetHCLKFreq+0x10>)
 8003192:	681b      	ldr	r3, [r3, #0]
}
 8003194:	4618      	mov	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	2000001c 	.word	0x2000001c

080031a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031a4:	f7ff fff2 	bl	800318c <HAL_RCC_GetHCLKFreq>
 80031a8:	4602      	mov	r2, r0
 80031aa:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	4903      	ldr	r1, [pc, #12]	; (80031c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031b6:	5ccb      	ldrb	r3, [r1, r3]
 80031b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031bc:	4618      	mov	r0, r3
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40021000 	.word	0x40021000
 80031c4:	08004490 	.word	0x08004490

080031c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80031cc:	f7ff ffde 	bl	800318c <HAL_RCC_GetHCLKFreq>
 80031d0:	4602      	mov	r2, r0
 80031d2:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	0adb      	lsrs	r3, r3, #11
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	4903      	ldr	r1, [pc, #12]	; (80031ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80031de:	5ccb      	ldrb	r3, [r1, r3]
 80031e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40021000 	.word	0x40021000
 80031ec:	08004490 	.word	0x08004490

080031f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031f8:	4b0a      	ldr	r3, [pc, #40]	; (8003224 <RCC_Delay+0x34>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a0a      	ldr	r2, [pc, #40]	; (8003228 <RCC_Delay+0x38>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	0a5b      	lsrs	r3, r3, #9
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	fb02 f303 	mul.w	r3, r2, r3
 800320a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800320c:	bf00      	nop
  }
  while (Delay --);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1e5a      	subs	r2, r3, #1
 8003212:	60fa      	str	r2, [r7, #12]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1f9      	bne.n	800320c <RCC_Delay+0x1c>
}
 8003218:	bf00      	nop
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr
 8003224:	2000001c 	.word	0x2000001c
 8003228:	10624dd3 	.word	0x10624dd3

0800322c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	613b      	str	r3, [r7, #16]
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b00      	cmp	r3, #0
 8003246:	d07d      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003248:	2300      	movs	r3, #0
 800324a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800324c:	4b4f      	ldr	r3, [pc, #316]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800324e:	69db      	ldr	r3, [r3, #28]
 8003250:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10d      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003258:	4b4c      	ldr	r3, [pc, #304]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800325a:	69db      	ldr	r3, [r3, #28]
 800325c:	4a4b      	ldr	r2, [pc, #300]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800325e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003262:	61d3      	str	r3, [r2, #28]
 8003264:	4b49      	ldr	r3, [pc, #292]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800326c:	60bb      	str	r3, [r7, #8]
 800326e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003270:	2301      	movs	r3, #1
 8003272:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003274:	4b46      	ldr	r3, [pc, #280]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327c:	2b00      	cmp	r3, #0
 800327e:	d118      	bne.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003280:	4b43      	ldr	r3, [pc, #268]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a42      	ldr	r2, [pc, #264]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800328a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800328c:	f7fd ff74 	bl	8001178 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003292:	e008      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003294:	f7fd ff70 	bl	8001178 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b64      	cmp	r3, #100	; 0x64
 80032a0:	d901      	bls.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e06d      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a6:	4b3a      	ldr	r3, [pc, #232]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0f0      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80032b2:	4b36      	ldr	r3, [pc, #216]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d02e      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d027      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032d0:	4b2e      	ldr	r3, [pc, #184]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032da:	4b2e      	ldr	r3, [pc, #184]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032dc:	2201      	movs	r2, #1
 80032de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032e0:	4b2c      	ldr	r3, [pc, #176]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80032e6:	4a29      	ldr	r2, [pc, #164]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d014      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f6:	f7fd ff3f 	bl	8001178 <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032fc:	e00a      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032fe:	f7fd ff3b 	bl	8001178 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	f241 3288 	movw	r2, #5000	; 0x1388
 800330c:	4293      	cmp	r3, r2
 800330e:	d901      	bls.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e036      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003314:	4b1d      	ldr	r3, [pc, #116]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0ee      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003320:	4b1a      	ldr	r3, [pc, #104]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	4917      	ldr	r1, [pc, #92]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800332e:	4313      	orrs	r3, r2
 8003330:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003332:	7dfb      	ldrb	r3, [r7, #23]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d105      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003338:	4b14      	ldr	r3, [pc, #80]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800333a:	69db      	ldr	r3, [r3, #28]
 800333c:	4a13      	ldr	r2, [pc, #76]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800333e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003342:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d008      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003350:	4b0e      	ldr	r3, [pc, #56]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	490b      	ldr	r1, [pc, #44]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800335e:	4313      	orrs	r3, r2
 8003360:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0310 	and.w	r3, r3, #16
 800336a:	2b00      	cmp	r3, #0
 800336c:	d008      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800336e:	4b07      	ldr	r3, [pc, #28]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	4904      	ldr	r1, [pc, #16]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800337c:	4313      	orrs	r3, r2
 800337e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3718      	adds	r7, #24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40021000 	.word	0x40021000
 8003390:	40007000 	.word	0x40007000
 8003394:	42420440 	.word	0x42420440

08003398 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b088      	sub	sp, #32
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	2300      	movs	r3, #0
 80033a6:	61fb      	str	r3, [r7, #28]
 80033a8:	2300      	movs	r3, #0
 80033aa:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80033ac:	2300      	movs	r3, #0
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	2300      	movs	r3, #0
 80033b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b10      	cmp	r3, #16
 80033b8:	d00a      	beq.n	80033d0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b10      	cmp	r3, #16
 80033be:	f200 808a 	bhi.w	80034d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d045      	beq.n	8003454 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d075      	beq.n	80034ba <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80033ce:	e082      	b.n	80034d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80033d0:	4b46      	ldr	r3, [pc, #280]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80033d6:	4b45      	ldr	r3, [pc, #276]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d07b      	beq.n	80034da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	0c9b      	lsrs	r3, r3, #18
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	4a41      	ldr	r2, [pc, #260]	; (80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80033ec:	5cd3      	ldrb	r3, [r2, r3]
 80033ee:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d015      	beq.n	8003426 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033fa:	4b3c      	ldr	r3, [pc, #240]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	0c5b      	lsrs	r3, r3, #17
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	4a3b      	ldr	r2, [pc, #236]	; (80034f4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003406:	5cd3      	ldrb	r3, [r2, r3]
 8003408:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00d      	beq.n	8003430 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003414:	4a38      	ldr	r2, [pc, #224]	; (80034f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	fbb2 f2f3 	udiv	r2, r2, r3
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	fb02 f303 	mul.w	r3, r2, r3
 8003422:	61fb      	str	r3, [r7, #28]
 8003424:	e004      	b.n	8003430 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	4a34      	ldr	r2, [pc, #208]	; (80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800342a:	fb02 f303 	mul.w	r3, r2, r3
 800342e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003430:	4b2e      	ldr	r3, [pc, #184]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003438:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800343c:	d102      	bne.n	8003444 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	61bb      	str	r3, [r7, #24]
      break;
 8003442:	e04a      	b.n	80034da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	4a2d      	ldr	r2, [pc, #180]	; (8003500 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	085b      	lsrs	r3, r3, #1
 8003450:	61bb      	str	r3, [r7, #24]
      break;
 8003452:	e042      	b.n	80034da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003454:	4b25      	ldr	r3, [pc, #148]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003456:	6a1b      	ldr	r3, [r3, #32]
 8003458:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003460:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003464:	d108      	bne.n	8003478 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d003      	beq.n	8003478 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003470:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003474:	61bb      	str	r3, [r7, #24]
 8003476:	e01f      	b.n	80034b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800347e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003482:	d109      	bne.n	8003498 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003484:	4b19      	ldr	r3, [pc, #100]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003490:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	e00f      	b.n	80034b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800349e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034a2:	d11c      	bne.n	80034de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80034a4:	4b11      	ldr	r3, [pc, #68]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d016      	beq.n	80034de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80034b0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80034b4:	61bb      	str	r3, [r7, #24]
      break;
 80034b6:	e012      	b.n	80034de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80034b8:	e011      	b.n	80034de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80034ba:	f7ff fe85 	bl	80031c8 <HAL_RCC_GetPCLK2Freq>
 80034be:	4602      	mov	r2, r0
 80034c0:	4b0a      	ldr	r3, [pc, #40]	; (80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	0b9b      	lsrs	r3, r3, #14
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	3301      	adds	r3, #1
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d2:	61bb      	str	r3, [r7, #24]
      break;
 80034d4:	e004      	b.n	80034e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80034d6:	bf00      	nop
 80034d8:	e002      	b.n	80034e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80034da:	bf00      	nop
 80034dc:	e000      	b.n	80034e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80034de:	bf00      	nop
    }
  }
  return (frequency);
 80034e0:	69bb      	ldr	r3, [r7, #24]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3720      	adds	r7, #32
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40021000 	.word	0x40021000
 80034f0:	08005f88 	.word	0x08005f88
 80034f4:	08005f98 	.word	0x08005f98
 80034f8:	007a1200 	.word	0x007a1200
 80034fc:	003d0900 	.word	0x003d0900
 8003500:	aaaaaaab 	.word	0xaaaaaaab

08003504 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e093      	b.n	8003640 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b00      	cmp	r3, #0
 8003522:	d106      	bne.n	8003532 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f7fd fa73 	bl	8000a18 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2202      	movs	r2, #2
 8003536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	6812      	ldr	r2, [r2, #0]
 8003544:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003548:	f023 0307 	bic.w	r3, r3, #7
 800354c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	3304      	adds	r3, #4
 8003556:	4619      	mov	r1, r3
 8003558:	4610      	mov	r0, r2
 800355a:	f000 f903 	bl	8003764 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6a1b      	ldr	r3, [r3, #32]
 8003574:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4313      	orrs	r3, r2
 800357e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003586:	f023 0303 	bic.w	r3, r3, #3
 800358a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	021b      	lsls	r3, r3, #8
 8003596:	4313      	orrs	r3, r2
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	4313      	orrs	r3, r2
 800359c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80035a4:	f023 030c 	bic.w	r3, r3, #12
 80035a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	69db      	ldr	r3, [r3, #28]
 80035be:	021b      	lsls	r3, r3, #8
 80035c0:	4313      	orrs	r3, r2
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	011a      	lsls	r2, r3, #4
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	031b      	lsls	r3, r3, #12
 80035d4:	4313      	orrs	r3, r2
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	4313      	orrs	r3, r2
 80035da:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80035e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	4313      	orrs	r3, r2
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003658:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003660:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003668:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003670:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d110      	bne.n	800369a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003678:	7bfb      	ldrb	r3, [r7, #15]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d102      	bne.n	8003684 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800367e:	7b7b      	ldrb	r3, [r7, #13]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d001      	beq.n	8003688 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e069      	b.n	800375c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003698:	e031      	b.n	80036fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	2b04      	cmp	r3, #4
 800369e:	d110      	bne.n	80036c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80036a0:	7bbb      	ldrb	r3, [r7, #14]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d102      	bne.n	80036ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80036a6:	7b3b      	ldrb	r3, [r7, #12]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d001      	beq.n	80036b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e055      	b.n	800375c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2202      	movs	r2, #2
 80036b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036c0:	e01d      	b.n	80036fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80036c2:	7bfb      	ldrb	r3, [r7, #15]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d108      	bne.n	80036da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80036c8:	7bbb      	ldrb	r3, [r7, #14]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d105      	bne.n	80036da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80036ce:	7b7b      	ldrb	r3, [r7, #13]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d102      	bne.n	80036da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80036d4:	7b3b      	ldrb	r3, [r7, #12]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d001      	beq.n	80036de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e03e      	b.n	800375c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2202      	movs	r2, #2
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2202      	movs	r2, #2
 80036ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2202      	movs	r2, #2
 80036f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2202      	movs	r2, #2
 80036fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_TIM_Encoder_Start+0xc4>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	2b04      	cmp	r3, #4
 8003708:	d008      	beq.n	800371c <HAL_TIM_Encoder_Start+0xd4>
 800370a:	e00f      	b.n	800372c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2201      	movs	r2, #1
 8003712:	2100      	movs	r1, #0
 8003714:	4618      	mov	r0, r3
 8003716:	f000 f893 	bl	8003840 <TIM_CCxChannelCmd>
      break;
 800371a:	e016      	b.n	800374a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2201      	movs	r2, #1
 8003722:	2104      	movs	r1, #4
 8003724:	4618      	mov	r0, r3
 8003726:	f000 f88b 	bl	8003840 <TIM_CCxChannelCmd>
      break;
 800372a:	e00e      	b.n	800374a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2201      	movs	r2, #1
 8003732:	2100      	movs	r1, #0
 8003734:	4618      	mov	r0, r3
 8003736:	f000 f883 	bl	8003840 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2201      	movs	r2, #1
 8003740:	2104      	movs	r1, #4
 8003742:	4618      	mov	r0, r3
 8003744:	f000 f87c 	bl	8003840 <TIM_CCxChannelCmd>
      break;
 8003748:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f042 0201 	orr.w	r2, r2, #1
 8003758:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a2f      	ldr	r2, [pc, #188]	; (8003834 <TIM_Base_SetConfig+0xd0>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d00b      	beq.n	8003794 <TIM_Base_SetConfig+0x30>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003782:	d007      	beq.n	8003794 <TIM_Base_SetConfig+0x30>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a2c      	ldr	r2, [pc, #176]	; (8003838 <TIM_Base_SetConfig+0xd4>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d003      	beq.n	8003794 <TIM_Base_SetConfig+0x30>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a2b      	ldr	r2, [pc, #172]	; (800383c <TIM_Base_SetConfig+0xd8>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d108      	bne.n	80037a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800379a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a22      	ldr	r2, [pc, #136]	; (8003834 <TIM_Base_SetConfig+0xd0>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d00b      	beq.n	80037c6 <TIM_Base_SetConfig+0x62>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037b4:	d007      	beq.n	80037c6 <TIM_Base_SetConfig+0x62>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a1f      	ldr	r2, [pc, #124]	; (8003838 <TIM_Base_SetConfig+0xd4>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d003      	beq.n	80037c6 <TIM_Base_SetConfig+0x62>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a1e      	ldr	r2, [pc, #120]	; (800383c <TIM_Base_SetConfig+0xd8>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d108      	bne.n	80037d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a0d      	ldr	r2, [pc, #52]	; (8003834 <TIM_Base_SetConfig+0xd0>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d103      	bne.n	800380c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	691a      	ldr	r2, [r3, #16]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	f023 0201 	bic.w	r2, r3, #1
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	611a      	str	r2, [r3, #16]
  }
}
 800382a:	bf00      	nop
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	bc80      	pop	{r7}
 8003832:	4770      	bx	lr
 8003834:	40012c00 	.word	0x40012c00
 8003838:	40000400 	.word	0x40000400
 800383c:	40000800 	.word	0x40000800

08003840 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003840:	b480      	push	{r7}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	f003 031f 	and.w	r3, r3, #31
 8003852:	2201      	movs	r2, #1
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a1a      	ldr	r2, [r3, #32]
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	43db      	mvns	r3, r3
 8003862:	401a      	ands	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6a1a      	ldr	r2, [r3, #32]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	f003 031f 	and.w	r3, r3, #31
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	fa01 f303 	lsl.w	r3, r1, r3
 8003878:	431a      	orrs	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	621a      	str	r2, [r3, #32]
}
 800387e:	bf00      	nop
 8003880:	371c      	adds	r7, #28
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr

08003888 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003888:	b480      	push	{r7}
 800388a:	b085      	sub	sp, #20
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003898:	2b01      	cmp	r3, #1
 800389a:	d101      	bne.n	80038a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800389c:	2302      	movs	r3, #2
 800389e:	e046      	b.n	800392e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a16      	ldr	r2, [pc, #88]	; (8003938 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d00e      	beq.n	8003902 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ec:	d009      	beq.n	8003902 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a12      	ldr	r2, [pc, #72]	; (800393c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d004      	beq.n	8003902 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a10      	ldr	r2, [pc, #64]	; (8003940 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d10c      	bne.n	800391c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003908:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	4313      	orrs	r3, r2
 8003912:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr
 8003938:	40012c00 	.word	0x40012c00
 800393c:	40000400 	.word	0x40000400
 8003940:	40000800 	.word	0x40000800

08003944 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e042      	b.n	80039dc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f7fd f894 	bl	8000a98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2224      	movs	r2, #36	; 0x24
 8003974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68da      	ldr	r2, [r3, #12]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003986:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f82b 	bl	80039e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	691a      	ldr	r2, [r3, #16]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800399c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695a      	ldr	r2, [r3, #20]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	430a      	orrs	r2, r1
 8003a00:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a1e:	f023 030c 	bic.w	r3, r3, #12
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6812      	ldr	r2, [r2, #0]
 8003a26:	68b9      	ldr	r1, [r7, #8]
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699a      	ldr	r2, [r3, #24]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a2c      	ldr	r2, [pc, #176]	; (8003af8 <UART_SetConfig+0x114>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d103      	bne.n	8003a54 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a4c:	f7ff fbbc 	bl	80031c8 <HAL_RCC_GetPCLK2Freq>
 8003a50:	60f8      	str	r0, [r7, #12]
 8003a52:	e002      	b.n	8003a5a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a54:	f7ff fba4 	bl	80031a0 <HAL_RCC_GetPCLK1Freq>
 8003a58:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	009a      	lsls	r2, r3, #2
 8003a64:	441a      	add	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a70:	4a22      	ldr	r2, [pc, #136]	; (8003afc <UART_SetConfig+0x118>)
 8003a72:	fba2 2303 	umull	r2, r3, r2, r3
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	0119      	lsls	r1, r3, #4
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	009a      	lsls	r2, r3, #2
 8003a84:	441a      	add	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a90:	4b1a      	ldr	r3, [pc, #104]	; (8003afc <UART_SetConfig+0x118>)
 8003a92:	fba3 0302 	umull	r0, r3, r3, r2
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	2064      	movs	r0, #100	; 0x64
 8003a9a:	fb00 f303 	mul.w	r3, r0, r3
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	3332      	adds	r3, #50	; 0x32
 8003aa4:	4a15      	ldr	r2, [pc, #84]	; (8003afc <UART_SetConfig+0x118>)
 8003aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ab0:	4419      	add	r1, r3
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	009a      	lsls	r2, r3, #2
 8003abc:	441a      	add	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <UART_SetConfig+0x118>)
 8003aca:	fba3 0302 	umull	r0, r3, r3, r2
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	2064      	movs	r0, #100	; 0x64
 8003ad2:	fb00 f303 	mul.w	r3, r0, r3
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	3332      	adds	r3, #50	; 0x32
 8003adc:	4a07      	ldr	r2, [pc, #28]	; (8003afc <UART_SetConfig+0x118>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	f003 020f 	and.w	r2, r3, #15
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	440a      	add	r2, r1
 8003aee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003af0:	bf00      	nop
 8003af2:	3710      	adds	r7, #16
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40013800 	.word	0x40013800
 8003afc:	51eb851f 	.word	0x51eb851f

08003b00 <siprintf>:
 8003b00:	b40e      	push	{r1, r2, r3}
 8003b02:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b06:	b500      	push	{lr}
 8003b08:	b09c      	sub	sp, #112	; 0x70
 8003b0a:	ab1d      	add	r3, sp, #116	; 0x74
 8003b0c:	9002      	str	r0, [sp, #8]
 8003b0e:	9006      	str	r0, [sp, #24]
 8003b10:	9107      	str	r1, [sp, #28]
 8003b12:	9104      	str	r1, [sp, #16]
 8003b14:	4808      	ldr	r0, [pc, #32]	; (8003b38 <siprintf+0x38>)
 8003b16:	4909      	ldr	r1, [pc, #36]	; (8003b3c <siprintf+0x3c>)
 8003b18:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b1c:	9105      	str	r1, [sp, #20]
 8003b1e:	6800      	ldr	r0, [r0, #0]
 8003b20:	a902      	add	r1, sp, #8
 8003b22:	9301      	str	r3, [sp, #4]
 8003b24:	f000 f99c 	bl	8003e60 <_svfiprintf_r>
 8003b28:	2200      	movs	r2, #0
 8003b2a:	9b02      	ldr	r3, [sp, #8]
 8003b2c:	701a      	strb	r2, [r3, #0]
 8003b2e:	b01c      	add	sp, #112	; 0x70
 8003b30:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b34:	b003      	add	sp, #12
 8003b36:	4770      	bx	lr
 8003b38:	20000074 	.word	0x20000074
 8003b3c:	ffff0208 	.word	0xffff0208

08003b40 <memset>:
 8003b40:	4603      	mov	r3, r0
 8003b42:	4402      	add	r2, r0
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d100      	bne.n	8003b4a <memset+0xa>
 8003b48:	4770      	bx	lr
 8003b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b4e:	e7f9      	b.n	8003b44 <memset+0x4>

08003b50 <__errno>:
 8003b50:	4b01      	ldr	r3, [pc, #4]	; (8003b58 <__errno+0x8>)
 8003b52:	6818      	ldr	r0, [r3, #0]
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	20000074 	.word	0x20000074

08003b5c <__libc_init_array>:
 8003b5c:	b570      	push	{r4, r5, r6, lr}
 8003b5e:	2600      	movs	r6, #0
 8003b60:	4d0c      	ldr	r5, [pc, #48]	; (8003b94 <__libc_init_array+0x38>)
 8003b62:	4c0d      	ldr	r4, [pc, #52]	; (8003b98 <__libc_init_array+0x3c>)
 8003b64:	1b64      	subs	r4, r4, r5
 8003b66:	10a4      	asrs	r4, r4, #2
 8003b68:	42a6      	cmp	r6, r4
 8003b6a:	d109      	bne.n	8003b80 <__libc_init_array+0x24>
 8003b6c:	f000 fc7a 	bl	8004464 <_init>
 8003b70:	2600      	movs	r6, #0
 8003b72:	4d0a      	ldr	r5, [pc, #40]	; (8003b9c <__libc_init_array+0x40>)
 8003b74:	4c0a      	ldr	r4, [pc, #40]	; (8003ba0 <__libc_init_array+0x44>)
 8003b76:	1b64      	subs	r4, r4, r5
 8003b78:	10a4      	asrs	r4, r4, #2
 8003b7a:	42a6      	cmp	r6, r4
 8003b7c:	d105      	bne.n	8003b8a <__libc_init_array+0x2e>
 8003b7e:	bd70      	pop	{r4, r5, r6, pc}
 8003b80:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b84:	4798      	blx	r3
 8003b86:	3601      	adds	r6, #1
 8003b88:	e7ee      	b.n	8003b68 <__libc_init_array+0xc>
 8003b8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b8e:	4798      	blx	r3
 8003b90:	3601      	adds	r6, #1
 8003b92:	e7f2      	b.n	8003b7a <__libc_init_array+0x1e>
 8003b94:	08005fd0 	.word	0x08005fd0
 8003b98:	08005fd0 	.word	0x08005fd0
 8003b9c:	08005fd0 	.word	0x08005fd0
 8003ba0:	08005fd4 	.word	0x08005fd4

08003ba4 <__retarget_lock_acquire_recursive>:
 8003ba4:	4770      	bx	lr

08003ba6 <__retarget_lock_release_recursive>:
 8003ba6:	4770      	bx	lr

08003ba8 <memcpy>:
 8003ba8:	440a      	add	r2, r1
 8003baa:	4291      	cmp	r1, r2
 8003bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bb0:	d100      	bne.n	8003bb4 <memcpy+0xc>
 8003bb2:	4770      	bx	lr
 8003bb4:	b510      	push	{r4, lr}
 8003bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bba:	4291      	cmp	r1, r2
 8003bbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bc0:	d1f9      	bne.n	8003bb6 <memcpy+0xe>
 8003bc2:	bd10      	pop	{r4, pc}

08003bc4 <_free_r>:
 8003bc4:	b538      	push	{r3, r4, r5, lr}
 8003bc6:	4605      	mov	r5, r0
 8003bc8:	2900      	cmp	r1, #0
 8003bca:	d040      	beq.n	8003c4e <_free_r+0x8a>
 8003bcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bd0:	1f0c      	subs	r4, r1, #4
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	bfb8      	it	lt
 8003bd6:	18e4      	addlt	r4, r4, r3
 8003bd8:	f000 f8dc 	bl	8003d94 <__malloc_lock>
 8003bdc:	4a1c      	ldr	r2, [pc, #112]	; (8003c50 <_free_r+0x8c>)
 8003bde:	6813      	ldr	r3, [r2, #0]
 8003be0:	b933      	cbnz	r3, 8003bf0 <_free_r+0x2c>
 8003be2:	6063      	str	r3, [r4, #4]
 8003be4:	6014      	str	r4, [r2, #0]
 8003be6:	4628      	mov	r0, r5
 8003be8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bec:	f000 b8d8 	b.w	8003da0 <__malloc_unlock>
 8003bf0:	42a3      	cmp	r3, r4
 8003bf2:	d908      	bls.n	8003c06 <_free_r+0x42>
 8003bf4:	6820      	ldr	r0, [r4, #0]
 8003bf6:	1821      	adds	r1, r4, r0
 8003bf8:	428b      	cmp	r3, r1
 8003bfa:	bf01      	itttt	eq
 8003bfc:	6819      	ldreq	r1, [r3, #0]
 8003bfe:	685b      	ldreq	r3, [r3, #4]
 8003c00:	1809      	addeq	r1, r1, r0
 8003c02:	6021      	streq	r1, [r4, #0]
 8003c04:	e7ed      	b.n	8003be2 <_free_r+0x1e>
 8003c06:	461a      	mov	r2, r3
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	b10b      	cbz	r3, 8003c10 <_free_r+0x4c>
 8003c0c:	42a3      	cmp	r3, r4
 8003c0e:	d9fa      	bls.n	8003c06 <_free_r+0x42>
 8003c10:	6811      	ldr	r1, [r2, #0]
 8003c12:	1850      	adds	r0, r2, r1
 8003c14:	42a0      	cmp	r0, r4
 8003c16:	d10b      	bne.n	8003c30 <_free_r+0x6c>
 8003c18:	6820      	ldr	r0, [r4, #0]
 8003c1a:	4401      	add	r1, r0
 8003c1c:	1850      	adds	r0, r2, r1
 8003c1e:	4283      	cmp	r3, r0
 8003c20:	6011      	str	r1, [r2, #0]
 8003c22:	d1e0      	bne.n	8003be6 <_free_r+0x22>
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	4408      	add	r0, r1
 8003c2a:	6010      	str	r0, [r2, #0]
 8003c2c:	6053      	str	r3, [r2, #4]
 8003c2e:	e7da      	b.n	8003be6 <_free_r+0x22>
 8003c30:	d902      	bls.n	8003c38 <_free_r+0x74>
 8003c32:	230c      	movs	r3, #12
 8003c34:	602b      	str	r3, [r5, #0]
 8003c36:	e7d6      	b.n	8003be6 <_free_r+0x22>
 8003c38:	6820      	ldr	r0, [r4, #0]
 8003c3a:	1821      	adds	r1, r4, r0
 8003c3c:	428b      	cmp	r3, r1
 8003c3e:	bf01      	itttt	eq
 8003c40:	6819      	ldreq	r1, [r3, #0]
 8003c42:	685b      	ldreq	r3, [r3, #4]
 8003c44:	1809      	addeq	r1, r1, r0
 8003c46:	6021      	streq	r1, [r4, #0]
 8003c48:	6063      	str	r3, [r4, #4]
 8003c4a:	6054      	str	r4, [r2, #4]
 8003c4c:	e7cb      	b.n	8003be6 <_free_r+0x22>
 8003c4e:	bd38      	pop	{r3, r4, r5, pc}
 8003c50:	2000074c 	.word	0x2000074c

08003c54 <sbrk_aligned>:
 8003c54:	b570      	push	{r4, r5, r6, lr}
 8003c56:	4e0e      	ldr	r6, [pc, #56]	; (8003c90 <sbrk_aligned+0x3c>)
 8003c58:	460c      	mov	r4, r1
 8003c5a:	6831      	ldr	r1, [r6, #0]
 8003c5c:	4605      	mov	r5, r0
 8003c5e:	b911      	cbnz	r1, 8003c66 <sbrk_aligned+0x12>
 8003c60:	f000 fbaa 	bl	80043b8 <_sbrk_r>
 8003c64:	6030      	str	r0, [r6, #0]
 8003c66:	4621      	mov	r1, r4
 8003c68:	4628      	mov	r0, r5
 8003c6a:	f000 fba5 	bl	80043b8 <_sbrk_r>
 8003c6e:	1c43      	adds	r3, r0, #1
 8003c70:	d00a      	beq.n	8003c88 <sbrk_aligned+0x34>
 8003c72:	1cc4      	adds	r4, r0, #3
 8003c74:	f024 0403 	bic.w	r4, r4, #3
 8003c78:	42a0      	cmp	r0, r4
 8003c7a:	d007      	beq.n	8003c8c <sbrk_aligned+0x38>
 8003c7c:	1a21      	subs	r1, r4, r0
 8003c7e:	4628      	mov	r0, r5
 8003c80:	f000 fb9a 	bl	80043b8 <_sbrk_r>
 8003c84:	3001      	adds	r0, #1
 8003c86:	d101      	bne.n	8003c8c <sbrk_aligned+0x38>
 8003c88:	f04f 34ff 	mov.w	r4, #4294967295
 8003c8c:	4620      	mov	r0, r4
 8003c8e:	bd70      	pop	{r4, r5, r6, pc}
 8003c90:	20000750 	.word	0x20000750

08003c94 <_malloc_r>:
 8003c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c98:	1ccd      	adds	r5, r1, #3
 8003c9a:	f025 0503 	bic.w	r5, r5, #3
 8003c9e:	3508      	adds	r5, #8
 8003ca0:	2d0c      	cmp	r5, #12
 8003ca2:	bf38      	it	cc
 8003ca4:	250c      	movcc	r5, #12
 8003ca6:	2d00      	cmp	r5, #0
 8003ca8:	4607      	mov	r7, r0
 8003caa:	db01      	blt.n	8003cb0 <_malloc_r+0x1c>
 8003cac:	42a9      	cmp	r1, r5
 8003cae:	d905      	bls.n	8003cbc <_malloc_r+0x28>
 8003cb0:	230c      	movs	r3, #12
 8003cb2:	2600      	movs	r6, #0
 8003cb4:	603b      	str	r3, [r7, #0]
 8003cb6:	4630      	mov	r0, r6
 8003cb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cbc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003d90 <_malloc_r+0xfc>
 8003cc0:	f000 f868 	bl	8003d94 <__malloc_lock>
 8003cc4:	f8d8 3000 	ldr.w	r3, [r8]
 8003cc8:	461c      	mov	r4, r3
 8003cca:	bb5c      	cbnz	r4, 8003d24 <_malloc_r+0x90>
 8003ccc:	4629      	mov	r1, r5
 8003cce:	4638      	mov	r0, r7
 8003cd0:	f7ff ffc0 	bl	8003c54 <sbrk_aligned>
 8003cd4:	1c43      	adds	r3, r0, #1
 8003cd6:	4604      	mov	r4, r0
 8003cd8:	d155      	bne.n	8003d86 <_malloc_r+0xf2>
 8003cda:	f8d8 4000 	ldr.w	r4, [r8]
 8003cde:	4626      	mov	r6, r4
 8003ce0:	2e00      	cmp	r6, #0
 8003ce2:	d145      	bne.n	8003d70 <_malloc_r+0xdc>
 8003ce4:	2c00      	cmp	r4, #0
 8003ce6:	d048      	beq.n	8003d7a <_malloc_r+0xe6>
 8003ce8:	6823      	ldr	r3, [r4, #0]
 8003cea:	4631      	mov	r1, r6
 8003cec:	4638      	mov	r0, r7
 8003cee:	eb04 0903 	add.w	r9, r4, r3
 8003cf2:	f000 fb61 	bl	80043b8 <_sbrk_r>
 8003cf6:	4581      	cmp	r9, r0
 8003cf8:	d13f      	bne.n	8003d7a <_malloc_r+0xe6>
 8003cfa:	6821      	ldr	r1, [r4, #0]
 8003cfc:	4638      	mov	r0, r7
 8003cfe:	1a6d      	subs	r5, r5, r1
 8003d00:	4629      	mov	r1, r5
 8003d02:	f7ff ffa7 	bl	8003c54 <sbrk_aligned>
 8003d06:	3001      	adds	r0, #1
 8003d08:	d037      	beq.n	8003d7a <_malloc_r+0xe6>
 8003d0a:	6823      	ldr	r3, [r4, #0]
 8003d0c:	442b      	add	r3, r5
 8003d0e:	6023      	str	r3, [r4, #0]
 8003d10:	f8d8 3000 	ldr.w	r3, [r8]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d038      	beq.n	8003d8a <_malloc_r+0xf6>
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	42a2      	cmp	r2, r4
 8003d1c:	d12b      	bne.n	8003d76 <_malloc_r+0xe2>
 8003d1e:	2200      	movs	r2, #0
 8003d20:	605a      	str	r2, [r3, #4]
 8003d22:	e00f      	b.n	8003d44 <_malloc_r+0xb0>
 8003d24:	6822      	ldr	r2, [r4, #0]
 8003d26:	1b52      	subs	r2, r2, r5
 8003d28:	d41f      	bmi.n	8003d6a <_malloc_r+0xd6>
 8003d2a:	2a0b      	cmp	r2, #11
 8003d2c:	d917      	bls.n	8003d5e <_malloc_r+0xca>
 8003d2e:	1961      	adds	r1, r4, r5
 8003d30:	42a3      	cmp	r3, r4
 8003d32:	6025      	str	r5, [r4, #0]
 8003d34:	bf18      	it	ne
 8003d36:	6059      	strne	r1, [r3, #4]
 8003d38:	6863      	ldr	r3, [r4, #4]
 8003d3a:	bf08      	it	eq
 8003d3c:	f8c8 1000 	streq.w	r1, [r8]
 8003d40:	5162      	str	r2, [r4, r5]
 8003d42:	604b      	str	r3, [r1, #4]
 8003d44:	4638      	mov	r0, r7
 8003d46:	f104 060b 	add.w	r6, r4, #11
 8003d4a:	f000 f829 	bl	8003da0 <__malloc_unlock>
 8003d4e:	f026 0607 	bic.w	r6, r6, #7
 8003d52:	1d23      	adds	r3, r4, #4
 8003d54:	1af2      	subs	r2, r6, r3
 8003d56:	d0ae      	beq.n	8003cb6 <_malloc_r+0x22>
 8003d58:	1b9b      	subs	r3, r3, r6
 8003d5a:	50a3      	str	r3, [r4, r2]
 8003d5c:	e7ab      	b.n	8003cb6 <_malloc_r+0x22>
 8003d5e:	42a3      	cmp	r3, r4
 8003d60:	6862      	ldr	r2, [r4, #4]
 8003d62:	d1dd      	bne.n	8003d20 <_malloc_r+0x8c>
 8003d64:	f8c8 2000 	str.w	r2, [r8]
 8003d68:	e7ec      	b.n	8003d44 <_malloc_r+0xb0>
 8003d6a:	4623      	mov	r3, r4
 8003d6c:	6864      	ldr	r4, [r4, #4]
 8003d6e:	e7ac      	b.n	8003cca <_malloc_r+0x36>
 8003d70:	4634      	mov	r4, r6
 8003d72:	6876      	ldr	r6, [r6, #4]
 8003d74:	e7b4      	b.n	8003ce0 <_malloc_r+0x4c>
 8003d76:	4613      	mov	r3, r2
 8003d78:	e7cc      	b.n	8003d14 <_malloc_r+0x80>
 8003d7a:	230c      	movs	r3, #12
 8003d7c:	4638      	mov	r0, r7
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	f000 f80e 	bl	8003da0 <__malloc_unlock>
 8003d84:	e797      	b.n	8003cb6 <_malloc_r+0x22>
 8003d86:	6025      	str	r5, [r4, #0]
 8003d88:	e7dc      	b.n	8003d44 <_malloc_r+0xb0>
 8003d8a:	605b      	str	r3, [r3, #4]
 8003d8c:	deff      	udf	#255	; 0xff
 8003d8e:	bf00      	nop
 8003d90:	2000074c 	.word	0x2000074c

08003d94 <__malloc_lock>:
 8003d94:	4801      	ldr	r0, [pc, #4]	; (8003d9c <__malloc_lock+0x8>)
 8003d96:	f7ff bf05 	b.w	8003ba4 <__retarget_lock_acquire_recursive>
 8003d9a:	bf00      	nop
 8003d9c:	20000748 	.word	0x20000748

08003da0 <__malloc_unlock>:
 8003da0:	4801      	ldr	r0, [pc, #4]	; (8003da8 <__malloc_unlock+0x8>)
 8003da2:	f7ff bf00 	b.w	8003ba6 <__retarget_lock_release_recursive>
 8003da6:	bf00      	nop
 8003da8:	20000748 	.word	0x20000748

08003dac <__ssputs_r>:
 8003dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003db0:	461f      	mov	r7, r3
 8003db2:	688e      	ldr	r6, [r1, #8]
 8003db4:	4682      	mov	sl, r0
 8003db6:	42be      	cmp	r6, r7
 8003db8:	460c      	mov	r4, r1
 8003dba:	4690      	mov	r8, r2
 8003dbc:	680b      	ldr	r3, [r1, #0]
 8003dbe:	d82c      	bhi.n	8003e1a <__ssputs_r+0x6e>
 8003dc0:	898a      	ldrh	r2, [r1, #12]
 8003dc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003dc6:	d026      	beq.n	8003e16 <__ssputs_r+0x6a>
 8003dc8:	6965      	ldr	r5, [r4, #20]
 8003dca:	6909      	ldr	r1, [r1, #16]
 8003dcc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dd0:	eba3 0901 	sub.w	r9, r3, r1
 8003dd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003dd8:	1c7b      	adds	r3, r7, #1
 8003dda:	444b      	add	r3, r9
 8003ddc:	106d      	asrs	r5, r5, #1
 8003dde:	429d      	cmp	r5, r3
 8003de0:	bf38      	it	cc
 8003de2:	461d      	movcc	r5, r3
 8003de4:	0553      	lsls	r3, r2, #21
 8003de6:	d527      	bpl.n	8003e38 <__ssputs_r+0x8c>
 8003de8:	4629      	mov	r1, r5
 8003dea:	f7ff ff53 	bl	8003c94 <_malloc_r>
 8003dee:	4606      	mov	r6, r0
 8003df0:	b360      	cbz	r0, 8003e4c <__ssputs_r+0xa0>
 8003df2:	464a      	mov	r2, r9
 8003df4:	6921      	ldr	r1, [r4, #16]
 8003df6:	f7ff fed7 	bl	8003ba8 <memcpy>
 8003dfa:	89a3      	ldrh	r3, [r4, #12]
 8003dfc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e04:	81a3      	strh	r3, [r4, #12]
 8003e06:	6126      	str	r6, [r4, #16]
 8003e08:	444e      	add	r6, r9
 8003e0a:	6026      	str	r6, [r4, #0]
 8003e0c:	463e      	mov	r6, r7
 8003e0e:	6165      	str	r5, [r4, #20]
 8003e10:	eba5 0509 	sub.w	r5, r5, r9
 8003e14:	60a5      	str	r5, [r4, #8]
 8003e16:	42be      	cmp	r6, r7
 8003e18:	d900      	bls.n	8003e1c <__ssputs_r+0x70>
 8003e1a:	463e      	mov	r6, r7
 8003e1c:	4632      	mov	r2, r6
 8003e1e:	4641      	mov	r1, r8
 8003e20:	6820      	ldr	r0, [r4, #0]
 8003e22:	f000 faaf 	bl	8004384 <memmove>
 8003e26:	2000      	movs	r0, #0
 8003e28:	68a3      	ldr	r3, [r4, #8]
 8003e2a:	1b9b      	subs	r3, r3, r6
 8003e2c:	60a3      	str	r3, [r4, #8]
 8003e2e:	6823      	ldr	r3, [r4, #0]
 8003e30:	4433      	add	r3, r6
 8003e32:	6023      	str	r3, [r4, #0]
 8003e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e38:	462a      	mov	r2, r5
 8003e3a:	f000 fadb 	bl	80043f4 <_realloc_r>
 8003e3e:	4606      	mov	r6, r0
 8003e40:	2800      	cmp	r0, #0
 8003e42:	d1e0      	bne.n	8003e06 <__ssputs_r+0x5a>
 8003e44:	4650      	mov	r0, sl
 8003e46:	6921      	ldr	r1, [r4, #16]
 8003e48:	f7ff febc 	bl	8003bc4 <_free_r>
 8003e4c:	230c      	movs	r3, #12
 8003e4e:	f8ca 3000 	str.w	r3, [sl]
 8003e52:	89a3      	ldrh	r3, [r4, #12]
 8003e54:	f04f 30ff 	mov.w	r0, #4294967295
 8003e58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e5c:	81a3      	strh	r3, [r4, #12]
 8003e5e:	e7e9      	b.n	8003e34 <__ssputs_r+0x88>

08003e60 <_svfiprintf_r>:
 8003e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e64:	4698      	mov	r8, r3
 8003e66:	898b      	ldrh	r3, [r1, #12]
 8003e68:	4607      	mov	r7, r0
 8003e6a:	061b      	lsls	r3, r3, #24
 8003e6c:	460d      	mov	r5, r1
 8003e6e:	4614      	mov	r4, r2
 8003e70:	b09d      	sub	sp, #116	; 0x74
 8003e72:	d50e      	bpl.n	8003e92 <_svfiprintf_r+0x32>
 8003e74:	690b      	ldr	r3, [r1, #16]
 8003e76:	b963      	cbnz	r3, 8003e92 <_svfiprintf_r+0x32>
 8003e78:	2140      	movs	r1, #64	; 0x40
 8003e7a:	f7ff ff0b 	bl	8003c94 <_malloc_r>
 8003e7e:	6028      	str	r0, [r5, #0]
 8003e80:	6128      	str	r0, [r5, #16]
 8003e82:	b920      	cbnz	r0, 8003e8e <_svfiprintf_r+0x2e>
 8003e84:	230c      	movs	r3, #12
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8c:	e0d0      	b.n	8004030 <_svfiprintf_r+0x1d0>
 8003e8e:	2340      	movs	r3, #64	; 0x40
 8003e90:	616b      	str	r3, [r5, #20]
 8003e92:	2300      	movs	r3, #0
 8003e94:	9309      	str	r3, [sp, #36]	; 0x24
 8003e96:	2320      	movs	r3, #32
 8003e98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e9c:	2330      	movs	r3, #48	; 0x30
 8003e9e:	f04f 0901 	mov.w	r9, #1
 8003ea2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ea6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8004048 <_svfiprintf_r+0x1e8>
 8003eaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003eae:	4623      	mov	r3, r4
 8003eb0:	469a      	mov	sl, r3
 8003eb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003eb6:	b10a      	cbz	r2, 8003ebc <_svfiprintf_r+0x5c>
 8003eb8:	2a25      	cmp	r2, #37	; 0x25
 8003eba:	d1f9      	bne.n	8003eb0 <_svfiprintf_r+0x50>
 8003ebc:	ebba 0b04 	subs.w	fp, sl, r4
 8003ec0:	d00b      	beq.n	8003eda <_svfiprintf_r+0x7a>
 8003ec2:	465b      	mov	r3, fp
 8003ec4:	4622      	mov	r2, r4
 8003ec6:	4629      	mov	r1, r5
 8003ec8:	4638      	mov	r0, r7
 8003eca:	f7ff ff6f 	bl	8003dac <__ssputs_r>
 8003ece:	3001      	adds	r0, #1
 8003ed0:	f000 80a9 	beq.w	8004026 <_svfiprintf_r+0x1c6>
 8003ed4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ed6:	445a      	add	r2, fp
 8003ed8:	9209      	str	r2, [sp, #36]	; 0x24
 8003eda:	f89a 3000 	ldrb.w	r3, [sl]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 80a1 	beq.w	8004026 <_svfiprintf_r+0x1c6>
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8003eea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003eee:	f10a 0a01 	add.w	sl, sl, #1
 8003ef2:	9304      	str	r3, [sp, #16]
 8003ef4:	9307      	str	r3, [sp, #28]
 8003ef6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003efa:	931a      	str	r3, [sp, #104]	; 0x68
 8003efc:	4654      	mov	r4, sl
 8003efe:	2205      	movs	r2, #5
 8003f00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f04:	4850      	ldr	r0, [pc, #320]	; (8004048 <_svfiprintf_r+0x1e8>)
 8003f06:	f000 fa67 	bl	80043d8 <memchr>
 8003f0a:	9a04      	ldr	r2, [sp, #16]
 8003f0c:	b9d8      	cbnz	r0, 8003f46 <_svfiprintf_r+0xe6>
 8003f0e:	06d0      	lsls	r0, r2, #27
 8003f10:	bf44      	itt	mi
 8003f12:	2320      	movmi	r3, #32
 8003f14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f18:	0711      	lsls	r1, r2, #28
 8003f1a:	bf44      	itt	mi
 8003f1c:	232b      	movmi	r3, #43	; 0x2b
 8003f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f22:	f89a 3000 	ldrb.w	r3, [sl]
 8003f26:	2b2a      	cmp	r3, #42	; 0x2a
 8003f28:	d015      	beq.n	8003f56 <_svfiprintf_r+0xf6>
 8003f2a:	4654      	mov	r4, sl
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	f04f 0c0a 	mov.w	ip, #10
 8003f32:	9a07      	ldr	r2, [sp, #28]
 8003f34:	4621      	mov	r1, r4
 8003f36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f3a:	3b30      	subs	r3, #48	; 0x30
 8003f3c:	2b09      	cmp	r3, #9
 8003f3e:	d94d      	bls.n	8003fdc <_svfiprintf_r+0x17c>
 8003f40:	b1b0      	cbz	r0, 8003f70 <_svfiprintf_r+0x110>
 8003f42:	9207      	str	r2, [sp, #28]
 8003f44:	e014      	b.n	8003f70 <_svfiprintf_r+0x110>
 8003f46:	eba0 0308 	sub.w	r3, r0, r8
 8003f4a:	fa09 f303 	lsl.w	r3, r9, r3
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	46a2      	mov	sl, r4
 8003f52:	9304      	str	r3, [sp, #16]
 8003f54:	e7d2      	b.n	8003efc <_svfiprintf_r+0x9c>
 8003f56:	9b03      	ldr	r3, [sp, #12]
 8003f58:	1d19      	adds	r1, r3, #4
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	9103      	str	r1, [sp, #12]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	bfbb      	ittet	lt
 8003f62:	425b      	neglt	r3, r3
 8003f64:	f042 0202 	orrlt.w	r2, r2, #2
 8003f68:	9307      	strge	r3, [sp, #28]
 8003f6a:	9307      	strlt	r3, [sp, #28]
 8003f6c:	bfb8      	it	lt
 8003f6e:	9204      	strlt	r2, [sp, #16]
 8003f70:	7823      	ldrb	r3, [r4, #0]
 8003f72:	2b2e      	cmp	r3, #46	; 0x2e
 8003f74:	d10c      	bne.n	8003f90 <_svfiprintf_r+0x130>
 8003f76:	7863      	ldrb	r3, [r4, #1]
 8003f78:	2b2a      	cmp	r3, #42	; 0x2a
 8003f7a:	d134      	bne.n	8003fe6 <_svfiprintf_r+0x186>
 8003f7c:	9b03      	ldr	r3, [sp, #12]
 8003f7e:	3402      	adds	r4, #2
 8003f80:	1d1a      	adds	r2, r3, #4
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	9203      	str	r2, [sp, #12]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	bfb8      	it	lt
 8003f8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f8e:	9305      	str	r3, [sp, #20]
 8003f90:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800404c <_svfiprintf_r+0x1ec>
 8003f94:	2203      	movs	r2, #3
 8003f96:	4650      	mov	r0, sl
 8003f98:	7821      	ldrb	r1, [r4, #0]
 8003f9a:	f000 fa1d 	bl	80043d8 <memchr>
 8003f9e:	b138      	cbz	r0, 8003fb0 <_svfiprintf_r+0x150>
 8003fa0:	2240      	movs	r2, #64	; 0x40
 8003fa2:	9b04      	ldr	r3, [sp, #16]
 8003fa4:	eba0 000a 	sub.w	r0, r0, sl
 8003fa8:	4082      	lsls	r2, r0
 8003faa:	4313      	orrs	r3, r2
 8003fac:	3401      	adds	r4, #1
 8003fae:	9304      	str	r3, [sp, #16]
 8003fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fb4:	2206      	movs	r2, #6
 8003fb6:	4826      	ldr	r0, [pc, #152]	; (8004050 <_svfiprintf_r+0x1f0>)
 8003fb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003fbc:	f000 fa0c 	bl	80043d8 <memchr>
 8003fc0:	2800      	cmp	r0, #0
 8003fc2:	d038      	beq.n	8004036 <_svfiprintf_r+0x1d6>
 8003fc4:	4b23      	ldr	r3, [pc, #140]	; (8004054 <_svfiprintf_r+0x1f4>)
 8003fc6:	bb1b      	cbnz	r3, 8004010 <_svfiprintf_r+0x1b0>
 8003fc8:	9b03      	ldr	r3, [sp, #12]
 8003fca:	3307      	adds	r3, #7
 8003fcc:	f023 0307 	bic.w	r3, r3, #7
 8003fd0:	3308      	adds	r3, #8
 8003fd2:	9303      	str	r3, [sp, #12]
 8003fd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fd6:	4433      	add	r3, r6
 8003fd8:	9309      	str	r3, [sp, #36]	; 0x24
 8003fda:	e768      	b.n	8003eae <_svfiprintf_r+0x4e>
 8003fdc:	460c      	mov	r4, r1
 8003fde:	2001      	movs	r0, #1
 8003fe0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fe4:	e7a6      	b.n	8003f34 <_svfiprintf_r+0xd4>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f04f 0c0a 	mov.w	ip, #10
 8003fec:	4619      	mov	r1, r3
 8003fee:	3401      	adds	r4, #1
 8003ff0:	9305      	str	r3, [sp, #20]
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ff8:	3a30      	subs	r2, #48	; 0x30
 8003ffa:	2a09      	cmp	r2, #9
 8003ffc:	d903      	bls.n	8004006 <_svfiprintf_r+0x1a6>
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0c6      	beq.n	8003f90 <_svfiprintf_r+0x130>
 8004002:	9105      	str	r1, [sp, #20]
 8004004:	e7c4      	b.n	8003f90 <_svfiprintf_r+0x130>
 8004006:	4604      	mov	r4, r0
 8004008:	2301      	movs	r3, #1
 800400a:	fb0c 2101 	mla	r1, ip, r1, r2
 800400e:	e7f0      	b.n	8003ff2 <_svfiprintf_r+0x192>
 8004010:	ab03      	add	r3, sp, #12
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	462a      	mov	r2, r5
 8004016:	4638      	mov	r0, r7
 8004018:	4b0f      	ldr	r3, [pc, #60]	; (8004058 <_svfiprintf_r+0x1f8>)
 800401a:	a904      	add	r1, sp, #16
 800401c:	f3af 8000 	nop.w
 8004020:	1c42      	adds	r2, r0, #1
 8004022:	4606      	mov	r6, r0
 8004024:	d1d6      	bne.n	8003fd4 <_svfiprintf_r+0x174>
 8004026:	89ab      	ldrh	r3, [r5, #12]
 8004028:	065b      	lsls	r3, r3, #25
 800402a:	f53f af2d 	bmi.w	8003e88 <_svfiprintf_r+0x28>
 800402e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004030:	b01d      	add	sp, #116	; 0x74
 8004032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004036:	ab03      	add	r3, sp, #12
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	462a      	mov	r2, r5
 800403c:	4638      	mov	r0, r7
 800403e:	4b06      	ldr	r3, [pc, #24]	; (8004058 <_svfiprintf_r+0x1f8>)
 8004040:	a904      	add	r1, sp, #16
 8004042:	f000 f87d 	bl	8004140 <_printf_i>
 8004046:	e7eb      	b.n	8004020 <_svfiprintf_r+0x1c0>
 8004048:	08005f9a 	.word	0x08005f9a
 800404c:	08005fa0 	.word	0x08005fa0
 8004050:	08005fa4 	.word	0x08005fa4
 8004054:	00000000 	.word	0x00000000
 8004058:	08003dad 	.word	0x08003dad

0800405c <_printf_common>:
 800405c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004060:	4616      	mov	r6, r2
 8004062:	4699      	mov	r9, r3
 8004064:	688a      	ldr	r2, [r1, #8]
 8004066:	690b      	ldr	r3, [r1, #16]
 8004068:	4607      	mov	r7, r0
 800406a:	4293      	cmp	r3, r2
 800406c:	bfb8      	it	lt
 800406e:	4613      	movlt	r3, r2
 8004070:	6033      	str	r3, [r6, #0]
 8004072:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004076:	460c      	mov	r4, r1
 8004078:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800407c:	b10a      	cbz	r2, 8004082 <_printf_common+0x26>
 800407e:	3301      	adds	r3, #1
 8004080:	6033      	str	r3, [r6, #0]
 8004082:	6823      	ldr	r3, [r4, #0]
 8004084:	0699      	lsls	r1, r3, #26
 8004086:	bf42      	ittt	mi
 8004088:	6833      	ldrmi	r3, [r6, #0]
 800408a:	3302      	addmi	r3, #2
 800408c:	6033      	strmi	r3, [r6, #0]
 800408e:	6825      	ldr	r5, [r4, #0]
 8004090:	f015 0506 	ands.w	r5, r5, #6
 8004094:	d106      	bne.n	80040a4 <_printf_common+0x48>
 8004096:	f104 0a19 	add.w	sl, r4, #25
 800409a:	68e3      	ldr	r3, [r4, #12]
 800409c:	6832      	ldr	r2, [r6, #0]
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	42ab      	cmp	r3, r5
 80040a2:	dc2b      	bgt.n	80040fc <_printf_common+0xa0>
 80040a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80040a8:	1e13      	subs	r3, r2, #0
 80040aa:	6822      	ldr	r2, [r4, #0]
 80040ac:	bf18      	it	ne
 80040ae:	2301      	movne	r3, #1
 80040b0:	0692      	lsls	r2, r2, #26
 80040b2:	d430      	bmi.n	8004116 <_printf_common+0xba>
 80040b4:	4649      	mov	r1, r9
 80040b6:	4638      	mov	r0, r7
 80040b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040bc:	47c0      	blx	r8
 80040be:	3001      	adds	r0, #1
 80040c0:	d023      	beq.n	800410a <_printf_common+0xae>
 80040c2:	6823      	ldr	r3, [r4, #0]
 80040c4:	6922      	ldr	r2, [r4, #16]
 80040c6:	f003 0306 	and.w	r3, r3, #6
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	bf14      	ite	ne
 80040ce:	2500      	movne	r5, #0
 80040d0:	6833      	ldreq	r3, [r6, #0]
 80040d2:	f04f 0600 	mov.w	r6, #0
 80040d6:	bf08      	it	eq
 80040d8:	68e5      	ldreq	r5, [r4, #12]
 80040da:	f104 041a 	add.w	r4, r4, #26
 80040de:	bf08      	it	eq
 80040e0:	1aed      	subeq	r5, r5, r3
 80040e2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80040e6:	bf08      	it	eq
 80040e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040ec:	4293      	cmp	r3, r2
 80040ee:	bfc4      	itt	gt
 80040f0:	1a9b      	subgt	r3, r3, r2
 80040f2:	18ed      	addgt	r5, r5, r3
 80040f4:	42b5      	cmp	r5, r6
 80040f6:	d11a      	bne.n	800412e <_printf_common+0xd2>
 80040f8:	2000      	movs	r0, #0
 80040fa:	e008      	b.n	800410e <_printf_common+0xb2>
 80040fc:	2301      	movs	r3, #1
 80040fe:	4652      	mov	r2, sl
 8004100:	4649      	mov	r1, r9
 8004102:	4638      	mov	r0, r7
 8004104:	47c0      	blx	r8
 8004106:	3001      	adds	r0, #1
 8004108:	d103      	bne.n	8004112 <_printf_common+0xb6>
 800410a:	f04f 30ff 	mov.w	r0, #4294967295
 800410e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004112:	3501      	adds	r5, #1
 8004114:	e7c1      	b.n	800409a <_printf_common+0x3e>
 8004116:	2030      	movs	r0, #48	; 0x30
 8004118:	18e1      	adds	r1, r4, r3
 800411a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800411e:	1c5a      	adds	r2, r3, #1
 8004120:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004124:	4422      	add	r2, r4
 8004126:	3302      	adds	r3, #2
 8004128:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800412c:	e7c2      	b.n	80040b4 <_printf_common+0x58>
 800412e:	2301      	movs	r3, #1
 8004130:	4622      	mov	r2, r4
 8004132:	4649      	mov	r1, r9
 8004134:	4638      	mov	r0, r7
 8004136:	47c0      	blx	r8
 8004138:	3001      	adds	r0, #1
 800413a:	d0e6      	beq.n	800410a <_printf_common+0xae>
 800413c:	3601      	adds	r6, #1
 800413e:	e7d9      	b.n	80040f4 <_printf_common+0x98>

08004140 <_printf_i>:
 8004140:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004144:	7e0f      	ldrb	r7, [r1, #24]
 8004146:	4691      	mov	r9, r2
 8004148:	2f78      	cmp	r7, #120	; 0x78
 800414a:	4680      	mov	r8, r0
 800414c:	460c      	mov	r4, r1
 800414e:	469a      	mov	sl, r3
 8004150:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004152:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004156:	d807      	bhi.n	8004168 <_printf_i+0x28>
 8004158:	2f62      	cmp	r7, #98	; 0x62
 800415a:	d80a      	bhi.n	8004172 <_printf_i+0x32>
 800415c:	2f00      	cmp	r7, #0
 800415e:	f000 80d5 	beq.w	800430c <_printf_i+0x1cc>
 8004162:	2f58      	cmp	r7, #88	; 0x58
 8004164:	f000 80c1 	beq.w	80042ea <_printf_i+0x1aa>
 8004168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800416c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004170:	e03a      	b.n	80041e8 <_printf_i+0xa8>
 8004172:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004176:	2b15      	cmp	r3, #21
 8004178:	d8f6      	bhi.n	8004168 <_printf_i+0x28>
 800417a:	a101      	add	r1, pc, #4	; (adr r1, 8004180 <_printf_i+0x40>)
 800417c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004180:	080041d9 	.word	0x080041d9
 8004184:	080041ed 	.word	0x080041ed
 8004188:	08004169 	.word	0x08004169
 800418c:	08004169 	.word	0x08004169
 8004190:	08004169 	.word	0x08004169
 8004194:	08004169 	.word	0x08004169
 8004198:	080041ed 	.word	0x080041ed
 800419c:	08004169 	.word	0x08004169
 80041a0:	08004169 	.word	0x08004169
 80041a4:	08004169 	.word	0x08004169
 80041a8:	08004169 	.word	0x08004169
 80041ac:	080042f3 	.word	0x080042f3
 80041b0:	08004219 	.word	0x08004219
 80041b4:	080042ad 	.word	0x080042ad
 80041b8:	08004169 	.word	0x08004169
 80041bc:	08004169 	.word	0x08004169
 80041c0:	08004315 	.word	0x08004315
 80041c4:	08004169 	.word	0x08004169
 80041c8:	08004219 	.word	0x08004219
 80041cc:	08004169 	.word	0x08004169
 80041d0:	08004169 	.word	0x08004169
 80041d4:	080042b5 	.word	0x080042b5
 80041d8:	682b      	ldr	r3, [r5, #0]
 80041da:	1d1a      	adds	r2, r3, #4
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	602a      	str	r2, [r5, #0]
 80041e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041e8:	2301      	movs	r3, #1
 80041ea:	e0a0      	b.n	800432e <_printf_i+0x1ee>
 80041ec:	6820      	ldr	r0, [r4, #0]
 80041ee:	682b      	ldr	r3, [r5, #0]
 80041f0:	0607      	lsls	r7, r0, #24
 80041f2:	f103 0104 	add.w	r1, r3, #4
 80041f6:	6029      	str	r1, [r5, #0]
 80041f8:	d501      	bpl.n	80041fe <_printf_i+0xbe>
 80041fa:	681e      	ldr	r6, [r3, #0]
 80041fc:	e003      	b.n	8004206 <_printf_i+0xc6>
 80041fe:	0646      	lsls	r6, r0, #25
 8004200:	d5fb      	bpl.n	80041fa <_printf_i+0xba>
 8004202:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004206:	2e00      	cmp	r6, #0
 8004208:	da03      	bge.n	8004212 <_printf_i+0xd2>
 800420a:	232d      	movs	r3, #45	; 0x2d
 800420c:	4276      	negs	r6, r6
 800420e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004212:	230a      	movs	r3, #10
 8004214:	4859      	ldr	r0, [pc, #356]	; (800437c <_printf_i+0x23c>)
 8004216:	e012      	b.n	800423e <_printf_i+0xfe>
 8004218:	682b      	ldr	r3, [r5, #0]
 800421a:	6820      	ldr	r0, [r4, #0]
 800421c:	1d19      	adds	r1, r3, #4
 800421e:	6029      	str	r1, [r5, #0]
 8004220:	0605      	lsls	r5, r0, #24
 8004222:	d501      	bpl.n	8004228 <_printf_i+0xe8>
 8004224:	681e      	ldr	r6, [r3, #0]
 8004226:	e002      	b.n	800422e <_printf_i+0xee>
 8004228:	0641      	lsls	r1, r0, #25
 800422a:	d5fb      	bpl.n	8004224 <_printf_i+0xe4>
 800422c:	881e      	ldrh	r6, [r3, #0]
 800422e:	2f6f      	cmp	r7, #111	; 0x6f
 8004230:	bf0c      	ite	eq
 8004232:	2308      	moveq	r3, #8
 8004234:	230a      	movne	r3, #10
 8004236:	4851      	ldr	r0, [pc, #324]	; (800437c <_printf_i+0x23c>)
 8004238:	2100      	movs	r1, #0
 800423a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800423e:	6865      	ldr	r5, [r4, #4]
 8004240:	2d00      	cmp	r5, #0
 8004242:	bfa8      	it	ge
 8004244:	6821      	ldrge	r1, [r4, #0]
 8004246:	60a5      	str	r5, [r4, #8]
 8004248:	bfa4      	itt	ge
 800424a:	f021 0104 	bicge.w	r1, r1, #4
 800424e:	6021      	strge	r1, [r4, #0]
 8004250:	b90e      	cbnz	r6, 8004256 <_printf_i+0x116>
 8004252:	2d00      	cmp	r5, #0
 8004254:	d04b      	beq.n	80042ee <_printf_i+0x1ae>
 8004256:	4615      	mov	r5, r2
 8004258:	fbb6 f1f3 	udiv	r1, r6, r3
 800425c:	fb03 6711 	mls	r7, r3, r1, r6
 8004260:	5dc7      	ldrb	r7, [r0, r7]
 8004262:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004266:	4637      	mov	r7, r6
 8004268:	42bb      	cmp	r3, r7
 800426a:	460e      	mov	r6, r1
 800426c:	d9f4      	bls.n	8004258 <_printf_i+0x118>
 800426e:	2b08      	cmp	r3, #8
 8004270:	d10b      	bne.n	800428a <_printf_i+0x14a>
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	07de      	lsls	r6, r3, #31
 8004276:	d508      	bpl.n	800428a <_printf_i+0x14a>
 8004278:	6923      	ldr	r3, [r4, #16]
 800427a:	6861      	ldr	r1, [r4, #4]
 800427c:	4299      	cmp	r1, r3
 800427e:	bfde      	ittt	le
 8004280:	2330      	movle	r3, #48	; 0x30
 8004282:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004286:	f105 35ff 	addle.w	r5, r5, #4294967295
 800428a:	1b52      	subs	r2, r2, r5
 800428c:	6122      	str	r2, [r4, #16]
 800428e:	464b      	mov	r3, r9
 8004290:	4621      	mov	r1, r4
 8004292:	4640      	mov	r0, r8
 8004294:	f8cd a000 	str.w	sl, [sp]
 8004298:	aa03      	add	r2, sp, #12
 800429a:	f7ff fedf 	bl	800405c <_printf_common>
 800429e:	3001      	adds	r0, #1
 80042a0:	d14a      	bne.n	8004338 <_printf_i+0x1f8>
 80042a2:	f04f 30ff 	mov.w	r0, #4294967295
 80042a6:	b004      	add	sp, #16
 80042a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	f043 0320 	orr.w	r3, r3, #32
 80042b2:	6023      	str	r3, [r4, #0]
 80042b4:	2778      	movs	r7, #120	; 0x78
 80042b6:	4832      	ldr	r0, [pc, #200]	; (8004380 <_printf_i+0x240>)
 80042b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80042bc:	6823      	ldr	r3, [r4, #0]
 80042be:	6829      	ldr	r1, [r5, #0]
 80042c0:	061f      	lsls	r7, r3, #24
 80042c2:	f851 6b04 	ldr.w	r6, [r1], #4
 80042c6:	d402      	bmi.n	80042ce <_printf_i+0x18e>
 80042c8:	065f      	lsls	r7, r3, #25
 80042ca:	bf48      	it	mi
 80042cc:	b2b6      	uxthmi	r6, r6
 80042ce:	07df      	lsls	r7, r3, #31
 80042d0:	bf48      	it	mi
 80042d2:	f043 0320 	orrmi.w	r3, r3, #32
 80042d6:	6029      	str	r1, [r5, #0]
 80042d8:	bf48      	it	mi
 80042da:	6023      	strmi	r3, [r4, #0]
 80042dc:	b91e      	cbnz	r6, 80042e6 <_printf_i+0x1a6>
 80042de:	6823      	ldr	r3, [r4, #0]
 80042e0:	f023 0320 	bic.w	r3, r3, #32
 80042e4:	6023      	str	r3, [r4, #0]
 80042e6:	2310      	movs	r3, #16
 80042e8:	e7a6      	b.n	8004238 <_printf_i+0xf8>
 80042ea:	4824      	ldr	r0, [pc, #144]	; (800437c <_printf_i+0x23c>)
 80042ec:	e7e4      	b.n	80042b8 <_printf_i+0x178>
 80042ee:	4615      	mov	r5, r2
 80042f0:	e7bd      	b.n	800426e <_printf_i+0x12e>
 80042f2:	682b      	ldr	r3, [r5, #0]
 80042f4:	6826      	ldr	r6, [r4, #0]
 80042f6:	1d18      	adds	r0, r3, #4
 80042f8:	6961      	ldr	r1, [r4, #20]
 80042fa:	6028      	str	r0, [r5, #0]
 80042fc:	0635      	lsls	r5, r6, #24
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	d501      	bpl.n	8004306 <_printf_i+0x1c6>
 8004302:	6019      	str	r1, [r3, #0]
 8004304:	e002      	b.n	800430c <_printf_i+0x1cc>
 8004306:	0670      	lsls	r0, r6, #25
 8004308:	d5fb      	bpl.n	8004302 <_printf_i+0x1c2>
 800430a:	8019      	strh	r1, [r3, #0]
 800430c:	2300      	movs	r3, #0
 800430e:	4615      	mov	r5, r2
 8004310:	6123      	str	r3, [r4, #16]
 8004312:	e7bc      	b.n	800428e <_printf_i+0x14e>
 8004314:	682b      	ldr	r3, [r5, #0]
 8004316:	2100      	movs	r1, #0
 8004318:	1d1a      	adds	r2, r3, #4
 800431a:	602a      	str	r2, [r5, #0]
 800431c:	681d      	ldr	r5, [r3, #0]
 800431e:	6862      	ldr	r2, [r4, #4]
 8004320:	4628      	mov	r0, r5
 8004322:	f000 f859 	bl	80043d8 <memchr>
 8004326:	b108      	cbz	r0, 800432c <_printf_i+0x1ec>
 8004328:	1b40      	subs	r0, r0, r5
 800432a:	6060      	str	r0, [r4, #4]
 800432c:	6863      	ldr	r3, [r4, #4]
 800432e:	6123      	str	r3, [r4, #16]
 8004330:	2300      	movs	r3, #0
 8004332:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004336:	e7aa      	b.n	800428e <_printf_i+0x14e>
 8004338:	462a      	mov	r2, r5
 800433a:	4649      	mov	r1, r9
 800433c:	4640      	mov	r0, r8
 800433e:	6923      	ldr	r3, [r4, #16]
 8004340:	47d0      	blx	sl
 8004342:	3001      	adds	r0, #1
 8004344:	d0ad      	beq.n	80042a2 <_printf_i+0x162>
 8004346:	6823      	ldr	r3, [r4, #0]
 8004348:	079b      	lsls	r3, r3, #30
 800434a:	d413      	bmi.n	8004374 <_printf_i+0x234>
 800434c:	68e0      	ldr	r0, [r4, #12]
 800434e:	9b03      	ldr	r3, [sp, #12]
 8004350:	4298      	cmp	r0, r3
 8004352:	bfb8      	it	lt
 8004354:	4618      	movlt	r0, r3
 8004356:	e7a6      	b.n	80042a6 <_printf_i+0x166>
 8004358:	2301      	movs	r3, #1
 800435a:	4632      	mov	r2, r6
 800435c:	4649      	mov	r1, r9
 800435e:	4640      	mov	r0, r8
 8004360:	47d0      	blx	sl
 8004362:	3001      	adds	r0, #1
 8004364:	d09d      	beq.n	80042a2 <_printf_i+0x162>
 8004366:	3501      	adds	r5, #1
 8004368:	68e3      	ldr	r3, [r4, #12]
 800436a:	9903      	ldr	r1, [sp, #12]
 800436c:	1a5b      	subs	r3, r3, r1
 800436e:	42ab      	cmp	r3, r5
 8004370:	dcf2      	bgt.n	8004358 <_printf_i+0x218>
 8004372:	e7eb      	b.n	800434c <_printf_i+0x20c>
 8004374:	2500      	movs	r5, #0
 8004376:	f104 0619 	add.w	r6, r4, #25
 800437a:	e7f5      	b.n	8004368 <_printf_i+0x228>
 800437c:	08005fab 	.word	0x08005fab
 8004380:	08005fbc 	.word	0x08005fbc

08004384 <memmove>:
 8004384:	4288      	cmp	r0, r1
 8004386:	b510      	push	{r4, lr}
 8004388:	eb01 0402 	add.w	r4, r1, r2
 800438c:	d902      	bls.n	8004394 <memmove+0x10>
 800438e:	4284      	cmp	r4, r0
 8004390:	4623      	mov	r3, r4
 8004392:	d807      	bhi.n	80043a4 <memmove+0x20>
 8004394:	1e43      	subs	r3, r0, #1
 8004396:	42a1      	cmp	r1, r4
 8004398:	d008      	beq.n	80043ac <memmove+0x28>
 800439a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800439e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043a2:	e7f8      	b.n	8004396 <memmove+0x12>
 80043a4:	4601      	mov	r1, r0
 80043a6:	4402      	add	r2, r0
 80043a8:	428a      	cmp	r2, r1
 80043aa:	d100      	bne.n	80043ae <memmove+0x2a>
 80043ac:	bd10      	pop	{r4, pc}
 80043ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80043b6:	e7f7      	b.n	80043a8 <memmove+0x24>

080043b8 <_sbrk_r>:
 80043b8:	b538      	push	{r3, r4, r5, lr}
 80043ba:	2300      	movs	r3, #0
 80043bc:	4d05      	ldr	r5, [pc, #20]	; (80043d4 <_sbrk_r+0x1c>)
 80043be:	4604      	mov	r4, r0
 80043c0:	4608      	mov	r0, r1
 80043c2:	602b      	str	r3, [r5, #0]
 80043c4:	f7fc fbe8 	bl	8000b98 <_sbrk>
 80043c8:	1c43      	adds	r3, r0, #1
 80043ca:	d102      	bne.n	80043d2 <_sbrk_r+0x1a>
 80043cc:	682b      	ldr	r3, [r5, #0]
 80043ce:	b103      	cbz	r3, 80043d2 <_sbrk_r+0x1a>
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	bd38      	pop	{r3, r4, r5, pc}
 80043d4:	20000744 	.word	0x20000744

080043d8 <memchr>:
 80043d8:	4603      	mov	r3, r0
 80043da:	b510      	push	{r4, lr}
 80043dc:	b2c9      	uxtb	r1, r1
 80043de:	4402      	add	r2, r0
 80043e0:	4293      	cmp	r3, r2
 80043e2:	4618      	mov	r0, r3
 80043e4:	d101      	bne.n	80043ea <memchr+0x12>
 80043e6:	2000      	movs	r0, #0
 80043e8:	e003      	b.n	80043f2 <memchr+0x1a>
 80043ea:	7804      	ldrb	r4, [r0, #0]
 80043ec:	3301      	adds	r3, #1
 80043ee:	428c      	cmp	r4, r1
 80043f0:	d1f6      	bne.n	80043e0 <memchr+0x8>
 80043f2:	bd10      	pop	{r4, pc}

080043f4 <_realloc_r>:
 80043f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043f8:	4680      	mov	r8, r0
 80043fa:	4614      	mov	r4, r2
 80043fc:	460e      	mov	r6, r1
 80043fe:	b921      	cbnz	r1, 800440a <_realloc_r+0x16>
 8004400:	4611      	mov	r1, r2
 8004402:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004406:	f7ff bc45 	b.w	8003c94 <_malloc_r>
 800440a:	b92a      	cbnz	r2, 8004418 <_realloc_r+0x24>
 800440c:	f7ff fbda 	bl	8003bc4 <_free_r>
 8004410:	4625      	mov	r5, r4
 8004412:	4628      	mov	r0, r5
 8004414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004418:	f000 f81b 	bl	8004452 <_malloc_usable_size_r>
 800441c:	4284      	cmp	r4, r0
 800441e:	4607      	mov	r7, r0
 8004420:	d802      	bhi.n	8004428 <_realloc_r+0x34>
 8004422:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004426:	d812      	bhi.n	800444e <_realloc_r+0x5a>
 8004428:	4621      	mov	r1, r4
 800442a:	4640      	mov	r0, r8
 800442c:	f7ff fc32 	bl	8003c94 <_malloc_r>
 8004430:	4605      	mov	r5, r0
 8004432:	2800      	cmp	r0, #0
 8004434:	d0ed      	beq.n	8004412 <_realloc_r+0x1e>
 8004436:	42bc      	cmp	r4, r7
 8004438:	4622      	mov	r2, r4
 800443a:	4631      	mov	r1, r6
 800443c:	bf28      	it	cs
 800443e:	463a      	movcs	r2, r7
 8004440:	f7ff fbb2 	bl	8003ba8 <memcpy>
 8004444:	4631      	mov	r1, r6
 8004446:	4640      	mov	r0, r8
 8004448:	f7ff fbbc 	bl	8003bc4 <_free_r>
 800444c:	e7e1      	b.n	8004412 <_realloc_r+0x1e>
 800444e:	4635      	mov	r5, r6
 8004450:	e7df      	b.n	8004412 <_realloc_r+0x1e>

08004452 <_malloc_usable_size_r>:
 8004452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004456:	1f18      	subs	r0, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	bfbc      	itt	lt
 800445c:	580b      	ldrlt	r3, [r1, r0]
 800445e:	18c0      	addlt	r0, r0, r3
 8004460:	4770      	bx	lr
	...

08004464 <_init>:
 8004464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004466:	bf00      	nop
 8004468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800446a:	bc08      	pop	{r3}
 800446c:	469e      	mov	lr, r3
 800446e:	4770      	bx	lr

08004470 <_fini>:
 8004470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004472:	bf00      	nop
 8004474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004476:	bc08      	pop	{r3}
 8004478:	469e      	mov	lr, r3
 800447a:	4770      	bx	lr
