-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of ent_a
--
-- Generated
--  by:  wig
--  on:  Fri Jun  9 05:15:53 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../highlow.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_a-rtl-a.vhd,v 1.3 2006/06/22 07:19:59 wig Exp $
-- $Date: 2006/06/22 07:19:59 $
-- $Log: ent_a-rtl-a.vhd,v $
-- Revision 1.3  2006/06/22 07:19:59  wig
-- Updated testcases and extended MixTest.pl to also verify number of created files.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.89 2006/05/23 06:48:05 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.45 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of ent_a
--
architecture rtl of ent_a is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component ent_aa
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_aa
			high_bus_3_0	: in	std_ulogic_vector(3 downto 0);	-- Ground wire_low port
			low_bit_aa	: in	std_ulogic;
			mix_logic0_bus_2	: in	std_ulogic_vector(3 downto 0);	-- Ground port
			mix_logic1_0	: in	std_ulogic;	--  Wire bit to high
			part_zero	: out	std_ulogic_vector(3 downto 0)	-- Wire two bits to port
		-- End of Generated Port for Entity ent_aa
		);
	end component;
	-- ---------

	component ent_ab
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_ab
			low_bus_6_0	: in	std_ulogic_vector(6 downto 0);	-- Wide low port
			port_part_zero_u	: in	std_ulogic_vector(3 downto 0)	-- Wire two bits to portWire two bits to low
		-- End of Generated Port for Entity ent_ab
		);
	end component;
	-- ---------

	component ent_ac
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component ent_ad
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component ent_ae
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	mix_logic1_0	: std_ulogic; 
		signal	mix_logic1_bus_1	: std_ulogic_vector(3 downto 0); 
		signal	mix_logic0_1	: std_ulogic; 
		signal	mix_logic0_bus_2	: std_ulogic_vector(3 downto 0); 
		signal	mix_logic0_bus_3	: std_ulogic_vector(6 downto 0); 
		signal	mix_logic0_bus_4	: std_ulogic_vector(1 downto 0); 
		signal	part_zero	: std_ulogic_vector(3 downto 0); 
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--
		mix_logic1_0	<=	'1';
		mix_logic1_bus_1	<=	( others => '1' );
		mix_logic0_1	<=	'0';
		mix_logic0_bus_2	<=	( others => '0' );
		mix_logic0_bus_3	<=	( others => '0' );
		mix_logic0_bus_4	<=	( others => '0' );


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for inst_aa
		inst_aa: ent_aa
		port map (

			high_bus_3_0 => mix_logic1_bus_1,	-- Ground wire_low port
			low_bit_aa => mix_logic0_1,
			mix_logic0_bus_2 => mix_logic0_bus_2,	-- Ground port
			mix_logic1_0 => mix_logic1_0,	--  Wire bit to high
			part_zero => part_zero	-- Wire two bits to port
		);

		-- End of Generated Instance Port Map for inst_aa

		-- Generated Instance Port Map for inst_ab
		inst_ab: ent_ab
		port map (
			low_bus_6_0 => mix_logic0_bus_3,	-- Wide low port
			port_part_zero_u(1 downto 0) => part_zero(3 downto 2),	-- Wire two bits to port
			port_part_zero_u(3 downto 2)  => mix_logic0_bus_4 -- __W_PORT	-- Wire two bits to low
		);

		-- End of Generated Instance Port Map for inst_ab

		-- Generated Instance Port Map for inst_ac
		inst_ac: ent_ac

		;

		-- End of Generated Instance Port Map for inst_ac

		-- Generated Instance Port Map for inst_ad
		inst_ad: ent_ad

		;

		-- End of Generated Instance Port Map for inst_ad

		-- Generated Instance Port Map for inst_ae
		inst_ae: ent_ae

		;

		-- End of Generated Instance Port Map for inst_ae



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
