Generating HDL for page 11.20.01.1 I RING OP TIME at 6/11/2020 1:05:34 PM
Old test bench file ALD_11_20_01_1_I_RING_OP_TIME_tb.vhdl 51 lines preserved and 6 declaration lines preserved
Ignoring Logic Block 3D with symbol L
Ignoring Logic Block 3E with symbol L
Ignoring Logic Block 3F with symbol L
Ignoring Logic Block 4G with symbol L
Processing extension from block at 5B (Database ID=190381) to 5C (Database ID=190382)
Copied connection to extension input pin F to master block at 5B
Copied connection to extension input pin B to master block at 5B
Copied connection from extension output pin E to master block at 5B
Copied mapped pin A from extension 5C to master block at 5B
Copied mapped pin B from extension 5C to master block at 5B
Copied mapped pin E from extension 5C to master block at 5B
Moved connection from extension 5C pin E to be from master at 5B
Removed 10 outputs from Gate at 3B to ignored block(s)
Removed 11 outputs from Gate at 3C to ignored block(s)
Removed 3 outputs from Gate at 5D to ignored block(s)
Removed 3 outputs from Gate at 5E to ignored block(s)
Removed 3 outputs from Gate at 5F to ignored block(s)
Removed 3 outputs from Gate at 5G to ignored block(s)
Removed 4 outputs from Gate at 3G to ignored block(s)
Removed 2 outputs from Gate at 3H to ignored block(s)
Added LAMP signal LAMP_15A1A01
Generating Statement for block at 2A with output pin(s) of OUT_2A_K
	and inputs of OUT_3B_H
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_K
	and logic function of Lamp
Generating Statement for block at 5B with output pin(s) of OUT_5B_H, OUT_5B_E
	and inputs of PS_I_RING_CTRL,OUT_5F_B,MS_I_RING_CTRL,MS_PROGRAM_RESET_1
	and logic function of Trigger
Generating Statement for block at 3B with output pin(s) of OUT_3B_H, OUT_3B_H
	and inputs of OUT_5B_H
	and logic function of Special
Generating Statement for block at 3C with output pin(s) of OUT_3C_A
	and inputs of OUT_5B_E
	and logic function of Special
Generating Statement for block at 5D with output pin(s) of OUT_5D_R
	and inputs of MS_I_RING_ADV
	and logic function of NOT
Generating Statement for block at 5E with output pin(s) of OUT_5E_F
	and inputs of MS_I_RING_ADV
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_B, OUT_5F_B, OUT_5F_B
	and inputs of MS_I_RING_ADV
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_D
	and inputs of MS_I_RING_ADV
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_R
	and inputs of PS_I_RING_RESET
	and logic function of NOT
Generating Statement for block at 3H with output pin(s) of OUT_3H_C
	and inputs of PS_I_RING_RESET
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MS_I_RING_OP_TIME
	from gate output OUT_3B_H
Generating output sheet edge signal assignment to 
	signal PS_I_RING_OP_TIME
	from gate output OUT_3C_A
Generating output sheet edge signal assignment to 
	signal PS_I_RING_OFF_ADVANCE_1
	from gate output OUT_5D_R
Generating output sheet edge signal assignment to 
	signal PS_I_RING_OFF_ADVANCE_2
	from gate output OUT_5E_F
Generating output sheet edge signal assignment to 
	signal PS_I_RING_ON_ADVANCE_1
	from gate output OUT_5F_B
Generating output sheet edge signal assignment to 
	signal PS_I_RING_ON_ADVANCE_2
	from gate output OUT_5G_D
Generating output sheet edge signal assignment to 
	signal MS_I_RING_RESET_1
	from gate output OUT_3G_R
Generating output sheet edge signal assignment to 
	signal MS_I_RING_RESET_2
	from gate output OUT_3H_C
