\doxysubsubsection{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM2}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM2\+\_\+\+BASE})
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})
\item 
\#define \textbf{ TIM4}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM4\+\_\+\+BASE})
\item 
\#define \textbf{ TIM5}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM5\+\_\+\+BASE})
\item 
\#define \textbf{ TIM6}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM6\+\_\+\+BASE})
\item 
\#define \textbf{ TIM7}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM7\+\_\+\+BASE})
\item 
\#define \textbf{ TIM12}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM12\+\_\+\+BASE})
\item 
\#define \textbf{ TIM13}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM13\+\_\+\+BASE})
\item 
\#define \textbf{ TIM14}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM14\+\_\+\+BASE})
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S2ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S2ext\+\_\+\+BASE})
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})
\item 
\#define \textbf{ SPI3}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI3\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S3ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S3ext\+\_\+\+BASE})
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})
\item 
\#define \textbf{ USART3}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART3\+\_\+\+BASE})
\item 
\#define \textbf{ UART4}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART4\+\_\+\+BASE})
\item 
\#define \textbf{ UART5}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART5\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C3}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C3\+\_\+\+BASE})
\item 
\#define \textbf{ CAN1}~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN1\+\_\+\+BASE})
\item 
\#define \textbf{ CAN2}~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN2\+\_\+\+BASE})
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})
\item 
\#define \textbf{ DAC}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) \textbf{ DAC\+\_\+\+BASE})
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})
\item 
\#define \textbf{ TIM8}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM8\+\_\+\+BASE})
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})
\item 
\#define \textbf{ USART6}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART6\+\_\+\+BASE})
\item 
\#define \textbf{ ADC}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})
\item 
\#define \textbf{ ADC2}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC2\+\_\+\+BASE})
\item 
\#define \textbf{ ADC3}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC3\+\_\+\+BASE})
\item 
\#define \textbf{ SDIO}~((\textbf{ SDIO\+\_\+\+Type\+Def} $\ast$) \textbf{ SDIO\+\_\+\+BASE})
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})
\item 
\#define \textbf{ TIM9}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM9\+\_\+\+BASE})
\item 
\#define \textbf{ TIM10}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM10\+\_\+\+BASE})
\item 
\#define \textbf{ TIM11}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM11\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOE}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOE\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOF}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOF\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOG}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOG\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOH}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOH\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOI}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOI\+\_\+\+BASE})
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ ETH}~((\textbf{ ETH\+\_\+\+Type\+Def} $\ast$) \textbf{ ETH\+\_\+\+BASE})
\item 
\#define \textbf{ DCMI}~((\textbf{ DCMI\+\_\+\+Type\+Def} $\ast$) \textbf{ DCMI\+\_\+\+BASE})
\item 
\#define \textbf{ CRYP}~((\textbf{ CRYP\+\_\+\+Type\+Def} $\ast$) \textbf{ CRYP\+\_\+\+BASE})
\item 
\#define \textbf{ HASH}~((\textbf{ HASH\+\_\+\+Type\+Def} $\ast$) \textbf{ HASH\+\_\+\+BASE})
\item 
\#define \textbf{ RNG}~((\textbf{ RNG\+\_\+\+Type\+Def} $\ast$) \textbf{ RNG\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1}~((\textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1E}~((\textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank2}~((\textbf{ FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank3}~((\textbf{ FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank4}~((\textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DBGMCU}~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) \textbf{ DBGMCU\+\_\+\+BASE})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{ADC}
{\footnotesize\ttfamily \#define ADC~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{ADC1}
{\footnotesize\ttfamily \#define ADC1~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})}

\label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{ADC2}
{\footnotesize\ttfamily \#define ADC2~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC2\+\_\+\+BASE})}

\label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{ADC3}
{\footnotesize\ttfamily \#define ADC3~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC3\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{CAN1}
{\footnotesize\ttfamily \#define CAN1~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN1\+\_\+\+BASE})}

\label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{CAN2}
{\footnotesize\ttfamily \#define CAN2~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN2\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{CRC}
{\footnotesize\ttfamily \#define CRC~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})}

\label{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRYP@{CRYP}}
\index{CRYP@{CRYP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{CRYP}
{\footnotesize\ttfamily \#define CRYP~((\textbf{ CRYP\+\_\+\+Type\+Def} $\ast$) \textbf{ CRYP\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DAC}
{\footnotesize\ttfamily \#define DAC~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) \textbf{ DAC\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DBGMCU}
{\footnotesize\ttfamily \#define DBGMCU~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) \textbf{ DBGMCU\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DCMI}
{\footnotesize\ttfamily \#define DCMI~((\textbf{ DCMI\+\_\+\+Type\+Def} $\ast$) \textbf{ DCMI\+\_\+\+BASE})}

\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1}
{\footnotesize\ttfamily \#define DMA1~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream0}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream0~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE})}

\label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream1}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream1~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE})}

\label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream2}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream2~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream3}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream3~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream4}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream4~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE})}

\label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream5}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream5~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE})}

\label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream6}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream6~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA1\_Stream7}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream7~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2}
{\footnotesize\ttfamily \#define DMA2~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream0}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream0~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE})}

\label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream1}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream1~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream2}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream2~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE})}

\label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream3}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream3~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE})}

\label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream4}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream4~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE})}

\label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream5}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream5~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream6}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream6~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE})}

\label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{DMA2\_Stream7}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream7~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{ETH}
{\footnotesize\ttfamily \#define ETH~((\textbf{ ETH\+\_\+\+Type\+Def} $\ast$) \textbf{ ETH\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{EXTI}
{\footnotesize\ttfamily \#define EXTI~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{FLASH}
{\footnotesize\ttfamily \#define FLASH~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{FSMC\_Bank1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1~((\textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{FSMC\_Bank1E}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1E~((\textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE})}

\label{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2@{FSMC\_Bank2}}
\index{FSMC\_Bank2@{FSMC\_Bank2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{FSMC\_Bank2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank2~((\textbf{ FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank3@{FSMC\_Bank3}}
\index{FSMC\_Bank3@{FSMC\_Bank3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{FSMC\_Bank3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank3~((\textbf{ FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{FSMC\_Bank4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank4~((\textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE})}

\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOA}
{\footnotesize\ttfamily \#define GPIOA~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOB}
{\footnotesize\ttfamily \#define GPIOB~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOC}
{\footnotesize\ttfamily \#define GPIOC~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOD}
{\footnotesize\ttfamily \#define GPIOD~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})}

\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOE}
{\footnotesize\ttfamily \#define GPIOE~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOE\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOF}
{\footnotesize\ttfamily \#define GPIOF~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOF\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOG}
{\footnotesize\ttfamily \#define GPIOG~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOG\+\_\+\+BASE})}

\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOH}
{\footnotesize\ttfamily \#define GPIOH~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOH\+\_\+\+BASE})}

\label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{GPIOI}
{\footnotesize\ttfamily \#define GPIOI~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOI\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH@{HASH}}
\index{HASH@{HASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{HASH}
{\footnotesize\ttfamily \#define HASH~((\textbf{ HASH\+\_\+\+Type\+Def} $\ast$) \textbf{ HASH\+\_\+\+BASE})}

\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{I2C1}
{\footnotesize\ttfamily \#define I2\+C1~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})}

\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{I2C2}
{\footnotesize\ttfamily \#define I2\+C2~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{I2C3}
{\footnotesize\ttfamily \#define I2\+C3~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C3\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{I2S2ext}
{\footnotesize\ttfamily \#define I2\+S2ext~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S2ext\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{I2S3ext}
{\footnotesize\ttfamily \#define I2\+S3ext~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S3ext\+\_\+\+BASE})}

\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{IWDG}
{\footnotesize\ttfamily \#define IWDG~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{PWR}
{\footnotesize\ttfamily \#define PWR~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{RCC}
{\footnotesize\ttfamily \#define RCC~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{RNG}
{\footnotesize\ttfamily \#define RNG~((\textbf{ RNG\+\_\+\+Type\+Def} $\ast$) \textbf{ RNG\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{RTC}
{\footnotesize\ttfamily \#define RTC~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{SDIO}
{\footnotesize\ttfamily \#define SDIO~((\textbf{ SDIO\+\_\+\+Type\+Def} $\ast$) \textbf{ SDIO\+\_\+\+BASE})}

\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{SPI1}
{\footnotesize\ttfamily \#define SPI1~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})}

\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{SPI2}
{\footnotesize\ttfamily \#define SPI2~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})}

\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{SPI3}
{\footnotesize\ttfamily \#define SPI3~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI3\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{SYSCFG}
{\footnotesize\ttfamily \#define SYSCFG~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM1}
{\footnotesize\ttfamily \#define TIM1~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM10}
{\footnotesize\ttfamily \#define TIM10~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM10\+\_\+\+BASE})}

\label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM11}
{\footnotesize\ttfamily \#define TIM11~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM11\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM12}
{\footnotesize\ttfamily \#define TIM12~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM12\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM13}
{\footnotesize\ttfamily \#define TIM13~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM13\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM14}
{\footnotesize\ttfamily \#define TIM14~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM14\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM2}
{\footnotesize\ttfamily \#define TIM2~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM2\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM3}
{\footnotesize\ttfamily \#define TIM3~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM4}
{\footnotesize\ttfamily \#define TIM4~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM4\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM5}
{\footnotesize\ttfamily \#define TIM5~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM5\+\_\+\+BASE})}

\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM6}
{\footnotesize\ttfamily \#define TIM6~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM6\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM7}
{\footnotesize\ttfamily \#define TIM7~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM7\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM8}
{\footnotesize\ttfamily \#define TIM8~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM8\+\_\+\+BASE})}

\label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{TIM9}
{\footnotesize\ttfamily \#define TIM9~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM9\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{UART4}
{\footnotesize\ttfamily \#define UART4~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART4\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{UART5}
{\footnotesize\ttfamily \#define UART5~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART5\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{USART1}
{\footnotesize\ttfamily \#define USART1~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})}

\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{USART2}
{\footnotesize\ttfamily \#define USART2~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{USART3}
{\footnotesize\ttfamily \#define USART3~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART3\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{USART6}
{\footnotesize\ttfamily \#define USART6~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART6\+\_\+\+BASE})}

\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{WWDG}
{\footnotesize\ttfamily \#define WWDG~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})}

