$date
	Sun Jan 05 14:00:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Register_file_tb $end
$var wire 32 ! DATA_OUT1 [31:0] $end
$var wire 32 " DATA_OUT2 [31:0] $end
$var reg 5 # ADRS1 [4:0] $end
$var reg 5 $ ADRS2 [4:0] $end
$var reg 1 % CLK $end
$var reg 1 & RESET $end
$var reg 5 ' WB_ADDRESS [4:0] $end
$var reg 32 ( WRITE_DATA [31:0] $end
$var reg 1 ) WRITE_ENABLE $end
$scope module RF $end
$var wire 5 * ADRS1 [4:0] $end
$var wire 5 + ADRS2 [4:0] $end
$var wire 1 , CLK $end
$var wire 32 - DATA_OUT1 [31:0] $end
$var wire 32 . DATA_OUT2 [31:0] $end
$var wire 1 / RESET $end
$var wire 5 0 WB_ADDRESS [4:0] $end
$var wire 32 1 WRITE_DATA [31:0] $end
$var wire 1 2 WRITE_ENABLE $end
$var reg 32 3 DATA1 [31:0] $end
$var reg 32 4 DATA2 [31:0] $end
$var integer 32 5 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 5
b0 4
b0 3
02
b0 1
b0 0
1/
b0 .
b0 -
0,
b0 +
b0 *
0)
b0 (
b0 '
1&
0%
b0 $
b0 #
b0 "
b0 !
$end
#5
b100000 5
1%
1,
#10
0%
0,
0&
0/
#15
1%
1,
#20
0%
0,
b10 '
b10 0
b11011110101011011011111011101111 (
b11011110101011011011111011101111 1
1)
12
#25
1%
1,
#30
b11011110101011011011111011101111 3
b11011110101011011011111011101111 !
b11011110101011011011111011101111 -
0%
0,
b10 #
b10 *
0)
02
#35
1%
1,
#40
0%
0,
b11 '
b11 0
b11001010111111101011101010111110 (
b11001010111111101011101010111110 1
1)
12
#45
1%
1,
#50
b11011110101011011011111011101111 4
b11011110101011011011111011101111 "
b11011110101011011011111011101111 .
b11001010111111101011101010111110 3
b11001010111111101011101010111110 !
b11001010111111101011101010111110 -
0%
0,
b10 $
b10 +
b11 #
b11 *
0)
02
#55
1%
1,
#60
0%
0,
#65
1%
1,
#70
0%
0,
#75
1%
1,
#80
0%
0,
#85
1%
1,
#90
0%
0,
#95
1%
1,
#100
0%
0,
