============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Sep 24 2016  10:55:52 am
  Module:                 GCM3LP_256
  Technology library:     <suppressed>
  Operating conditions:   <suppressed>
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

          Pin                        Type                Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                    0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                     +1000    1000 F 
cen                         in port                           2  4.0   21   +10    1010 F 
g8263/I                                                                      +0    1010   
g8263/Z                     CKBD2BWP7D5T16P96CPDULVT (m)      2  4.2   12   +22    1032 F 
g24845/I                                                                     +0    1032   
g24845/ZN                   CKND6BWP7D5T16P96CPDULVT (m)      5  8.5    9    +9    1042 R 
g24156/A1                                                                    +0    1042   
g24156/ZN                   NR2D3BWP7D5T16P96CPDULVT (m)      1  1.0   11    +6    1048 F 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E            CKLNQD1BWP7D5T16P96CPD   (m)                     +0    1048   
  RC_CGIC_INST/CP           setup                                     100   +81    1129 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                 capture                                                1350 R 
                            adjustments                                    -330    1020   
------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -109ps (TIMING VIOLATION)
Start-point  : cen
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   2:

          Pin                        Type                Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                    0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                     +1000    1000 F 
cen                         in port                           2  4.0   21   +10    1010 F 
g8263/I                                                                      +0    1010   
g8263/Z                     CKBD2BWP7D5T16P96CPDULVT (m)      2  4.2   12   +22    1032 F 
g24845/I                                                                     +0    1032   
g24845/ZN                   CKND6BWP7D5T16P96CPDULVT (m)      5  8.5    9    +9    1042 R 
g24760/A1                                                                    +0    1042   
g24760/ZN                   NR2D2BWP7D5T16P96CPDULVT (m)      1  1.0    8    +7    1049 F 
RC_CG_HIER_INST1/enable 
  RC_CGIC_INST/E            CKLNQD1BWP7D5T16P96CPD   (m)                     +0    1049   
  RC_CGIC_INST/CP           setup                                     100   +80    1129 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                 capture                                                1350 R 
                            adjustments                                    -330    1020   
------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -109ps (TIMING VIOLATION)
Start-point  : cen
End-point    : RC_CG_HIER_INST1/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   3:

          Pin                        Type                Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                    0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                     +1000    1000 F 
cen                         in port                           2  4.0   21   +10    1010 F 
g8263/I                                                                      +0    1010   
g8263/Z                     CKBD2BWP7D5T16P96CPDULVT (m)      2  4.2   12   +22    1032 F 
g24845/I                                                                     +0    1032   
g24845/ZN                   CKND6BWP7D5T16P96CPDULVT (m)      5  8.5    9    +9    1042 R 
g23875/A1                                                                    +0    1042   
g23875/ZN                   NR2D2BWP7D5T16P96CPDULVT (m)      1  1.0    8    +7    1049 F 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E            CKLNQD1BWP7D5T16P96CPD   (m)                     +0    1049   
  RC_CGIC_INST/CP           setup                                     100   +80    1129 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                 capture                                                1350 R 
                            adjustments                                    -330    1020   
------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -109ps (TIMING VIOLATION)
Start-point  : cen
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   4:

          Pin                        Type                Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                    0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                     +1000    1000 F 
cen                         in port                           2  4.0   21   +10    1010 F 
g8263/I                                                                      +0    1010   
g8263/Z                     CKBD2BWP7D5T16P96CPDULVT (m)      2  4.2   12   +22    1032 F 
g24845/I                                                                     +0    1032   
g24845/ZN                   CKND6BWP7D5T16P96CPDULVT (m)      5  8.5    9    +9    1042 R 
g24761/A1                                                                    +0    1042   
g24761/ZN                   NR2D2BWP7D5T16P96CPDULVT (m)      1  1.0    7    +7    1049 F 
RC_CG_HIER_INST3/enable 
  RC_CGIC_INST/E            CKLNQD1BWP7D5T16P96CPD   (m)                     +0    1049   
  RC_CGIC_INST/CP           setup                                     100   +79    1128 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                 capture                                                1350 R 
                            adjustments                                    -330    1020   
------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -108ps (TIMING VIOLATION)
Start-point  : cen
End-point    : RC_CG_HIER_INST3/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   5:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb7/cen 
      RC_CG_HIER_INST228/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb7/RC_CG_HIER_INST228/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   6:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb6/cen 
      RC_CG_HIER_INST227/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb6/RC_CG_HIER_INST227/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   7:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb5/cen 
      RC_CG_HIER_INST226/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb5/RC_CG_HIER_INST226/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   8:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb4/cen 
      RC_CG_HIER_INST225/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb4/RC_CG_HIER_INST225/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path   9:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb3/cen 
      RC_CG_HIER_INST224/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb3/RC_CG_HIER_INST224/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  10:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb2/cen 
      RC_CG_HIER_INST223/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb2/RC_CG_HIER_INST223/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  11:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb1/cen 
      RC_CG_HIER_INST222/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb1/RC_CG_HIER_INST222/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  12:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g259/I                                                                        +0    1038   
  g259/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM9/cen 
    sb0/cen 
      RC_CG_HIER_INST221/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM9/sb0/RC_CG_HIER_INST221/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  13:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb7/cen 
      RC_CG_HIER_INST196/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb7/RC_CG_HIER_INST196/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  14:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb6/cen 
      RC_CG_HIER_INST195/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb6/RC_CG_HIER_INST195/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  15:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb5/cen 
      RC_CG_HIER_INST194/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb5/RC_CG_HIER_INST194/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  16:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb4/cen 
      RC_CG_HIER_INST193/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb4/RC_CG_HIER_INST193/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  17:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb3/cen 
      RC_CG_HIER_INST192/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb3/RC_CG_HIER_INST192/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  18:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb2/cen 
      RC_CG_HIER_INST191/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb2/RC_CG_HIER_INST191/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  19:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb1/cen 
      RC_CG_HIER_INST190/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb1/RC_CG_HIER_INST190/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  20:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g263/I                                                                        +0    1030   
  g263/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g261/I                                                                        +0    1038   
  g261/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM5/cen 
    sb0/cen 
      RC_CG_HIER_INST189/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM5/sb0/RC_CG_HIER_INST189/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  21:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb7/cen 
      RC_CG_HIER_INST188/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb7/RC_CG_HIER_INST188/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  22:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb6/cen 
      RC_CG_HIER_INST187/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb6/RC_CG_HIER_INST187/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  23:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb5/cen 
      RC_CG_HIER_INST186/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb5/RC_CG_HIER_INST186/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  24:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb4/cen 
      RC_CG_HIER_INST185/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb4/RC_CG_HIER_INST185/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  25:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb3/cen 
      RC_CG_HIER_INST184/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb3/RC_CG_HIER_INST184/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  26:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb2/cen 
      RC_CG_HIER_INST183/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb2/RC_CG_HIER_INST183/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  27:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb1/cen 
      RC_CG_HIER_INST182/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb1/RC_CG_HIER_INST182/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  28:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g266/I                                                                        +0    1030   
  g266/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g264/I                                                                        +0    1038   
  g264/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM4/cen 
    sb0/cen 
      RC_CG_HIER_INST181/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM4/sb0/RC_CG_HIER_INST181/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  29:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb7/cen 
      RC_CG_HIER_INST180/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb7/RC_CG_HIER_INST180/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  30:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb6/cen 
      RC_CG_HIER_INST179/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb6/RC_CG_HIER_INST179/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  31:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb5/cen 
      RC_CG_HIER_INST178/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb5/RC_CG_HIER_INST178/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  32:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb4/cen 
      RC_CG_HIER_INST177/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb4/RC_CG_HIER_INST177/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  33:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb3/cen 
      RC_CG_HIER_INST176/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb3/RC_CG_HIER_INST176/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  34:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb2/cen 
      RC_CG_HIER_INST175/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb2/RC_CG_HIER_INST175/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  35:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb1/cen 
      RC_CG_HIER_INST174/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb1/RC_CG_HIER_INST174/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  36:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM3/cen 
    sb0/cen 
      RC_CG_HIER_INST173/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM3/sb0/RC_CG_HIER_INST173/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  37:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb7/cen 
      RC_CG_HIER_INST172/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb7/RC_CG_HIER_INST172/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  38:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb6/cen 
      RC_CG_HIER_INST171/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb6/RC_CG_HIER_INST171/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  39:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb5/cen 
      RC_CG_HIER_INST170/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb5/RC_CG_HIER_INST170/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  40:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb4/cen 
      RC_CG_HIER_INST169/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb4/RC_CG_HIER_INST169/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  41:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb3/cen 
      RC_CG_HIER_INST168/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb3/RC_CG_HIER_INST168/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  42:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb2/cen 
      RC_CG_HIER_INST167/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb2/RC_CG_HIER_INST167/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  43:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb1/cen 
      RC_CG_HIER_INST166/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb1/RC_CG_HIER_INST166/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  44:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g260/I                                                                        +0    1030   
  g260/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g258/I                                                                        +0    1038   
  g258/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM2/cen 
    sb0/cen 
      RC_CG_HIER_INST165/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM2/sb0/RC_CG_HIER_INST165/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  45:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g269/I                                                                        +0    1030   
  g269/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g267/I                                                                        +0    1038   
  g267/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM12/cen 
    sb7/cen 
      RC_CG_HIER_INST156/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM12/sb7/RC_CG_HIER_INST156/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  46:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g269/I                                                                        +0    1030   
  g269/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g267/I                                                                        +0    1038   
  g267/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM12/cen 
    sb6/cen 
      RC_CG_HIER_INST155/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM12/sb6/RC_CG_HIER_INST155/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  47:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g269/I                                                                        +0    1030   
  g269/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g267/I                                                                        +0    1038   
  g267/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM12/cen 
    sb5/cen 
      RC_CG_HIER_INST154/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM12/sb5/RC_CG_HIER_INST154/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  48:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g269/I                                                                        +0    1030   
  g269/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g267/I                                                                        +0    1038   
  g267/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM12/cen 
    sb4/cen 
      RC_CG_HIER_INST153/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM12/sb4/RC_CG_HIER_INST153/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  49:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g269/I                                                                        +0    1030   
  g269/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g267/I                                                                        +0    1038   
  g267/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM12/cen 
    sb3/cen 
      RC_CG_HIER_INST152/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM12/sb3/RC_CG_HIER_INST152/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.

path  50:

          Pin                         Type                  Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock vir_CLK)             launch                                                       0 R 
(iodelay.tcl_line_24_1_1)   ext delay                                        +1000    1000 F 
cen                         in port                              2  4.0   21   +10    1010 F 
aes1/cen 
  g282/I                                                                        +0    1010   
  g282/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3   10   +11    1021 R 
  g270/I                                                                        +0    1021   
  g270/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)      4 11.5    9   +10    1030 F 
  g269/I                                                                        +0    1030   
  g269/ZN                   INVSKPD6BWP7D5T16P96CPDULVT (m)      2  7.3    8    +8    1038 R 
  g267/I                                                                        +0    1038   
  g267/ZN                   INVSKND8BWP7D5T16P96CPDULVT (m)     16 11.4    8    +9    1047 F 
  eM12/cen 
    sb2/cen 
      RC_CG_HIER_INST151/enable 
        RC_CGIC_INST/E      CKLNQD1BWP7D5T16P96CPD      (m)                     +0    1047   
        RC_CGIC_INST/CP     setup                                        100   +80    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                                   1350 R 
                            adjustments                                       -330    1020   
---------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : cen
End-point    : aes1/eM12/sb2/RC_CG_HIER_INST151/RC_CGIC_INST/E

(m) : Attribute cell_delay_multiplier is modified for this library cell.
