# vsim -vopt async_fifo_top -c -do "run -all; exit" "+ASYNC_FIFO_WRITE_READ_TEST" 
# Start time: 19:21:10 on Feb 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.async_fifo_interface(fast)
# Loading work.async_fifo_pkg(fast)
# Loading work.async_fifo_top_sv_unit(fast)
# Loading work.async_fifo_top(fast)
# Loading work.async_fifo_interface(fast)
# Loading work.asynch_fifo_dut(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# run -all
# WCLK_T/2 = 100.00
# RCLK_T/2 = 166.67
# *************************************************************************
# 		ASYNC_FIFO_WRITE_READ_TEST is Running
# *************************************************************************
# async_fifo_write_read_gen, Inputs: wdata = 04, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 01, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 02, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 05, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 01, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 03, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 07, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 03, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 02, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 02, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 07, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 02, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 03, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 03, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 02, winc = 1, rinc = 0
# async_fifo_write_read_gen, Inputs: wdata = 05, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 07, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 04, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 03, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 03, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 02, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 01, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 02, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 05, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 04, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 05, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 06, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 04, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 01, winc = 0, rinc = 1
# async_fifo_write_read_gen, Inputs: wdata = 03, winc = 0, rinc = 1
# ** Note: $finish    : ../TOP/async_fifo_top.sv(82)
#    Time: 833332 ps  Iteration: 0  Instance: /async_fifo_top
# End time: 19:21:12 on Feb 16,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
