riscv_core_config rv32_i128b_d128b benchmark adpcm_dec start
riscv_core_config rv32_i128b_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d128b benchmark adpcm_dec cycles_cold_cache 15466 cycles_warm_cache 15359 cycles_writeattack_cache 15507
riscv_core_config rv32_i128b_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d128b benchmark adpcm_enc start
riscv_core_config rv32_i128b_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d128b benchmark adpcm_enc cycles_cold_cache 20224 cycles_warm_cache 22768 cycles_writeattack_cache 22882
riscv_core_config rv32_i128b_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d128b benchmark cjpeg_wrbmp cycles_cold_cache 752029 cycles_warm_cache 751929 cycles_writeattack_cache 752103
riscv_core_config rv32_i128b_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d128b benchmark g723_enc start
riscv_core_config rv32_i128b_d128b benchmark g723_enc stop
riscv_core_config rv32_i128b_d128b benchmark g723_enc cycles_cold_cache 2253733 cycles_warm_cache 2204608 cycles_writeattack_cache 2222221
riscv_core_config rv32_i128b_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d128b benchmark h264_dec start
riscv_core_config rv32_i128b_d128b benchmark h264_dec stop
riscv_core_config rv32_i128b_d128b benchmark h264_dec cycles_cold_cache 216906 cycles_warm_cache 216883 cycles_writeattack_cache 216881
riscv_core_config rv32_i128b_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d128b benchmark ndes start
riscv_core_config rv32_i128b_d128b benchmark ndes stop
riscv_core_config rv32_i128b_d128b benchmark ndes cycles_cold_cache 372251 cycles_warm_cache 183190 cycles_writeattack_cache 183273
riscv_core_config rv32_i128b_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d128b benchmark petrinet start
riscv_core_config rv32_i128b_d128b benchmark petrinet stop
riscv_core_config rv32_i128b_d128b benchmark petrinet cycles_cold_cache 2673 cycles_warm_cache 2685 cycles_writeattack_cache 2790
riscv_core_config rv32_i128b_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d128b benchmark statemate start
riscv_core_config rv32_i128b_d128b benchmark statemate stop
riscv_core_config rv32_i128b_d128b benchmark statemate cycles_cold_cache 479198 cycles_warm_cache 479275 cycles_writeattack_cache 479371
riscv_core_config rv32_i128b_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec start
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec cycles_cold_cache 12903 cycles_warm_cache 13059 cycles_writeattack_cache 13136
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d256b benchmark adpcm_enc start
riscv_core_config rv32_i128b_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d256b benchmark adpcm_enc cycles_cold_cache 19023 cycles_warm_cache 21452 cycles_writeattack_cache 21601
riscv_core_config rv32_i128b_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d256b benchmark cjpeg_wrbmp cycles_cold_cache 531160 cycles_warm_cache 531344 cycles_writeattack_cache 531355
riscv_core_config rv32_i128b_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d256b benchmark g723_enc start
riscv_core_config rv32_i128b_d256b benchmark g723_enc stop
riscv_core_config rv32_i128b_d256b benchmark g723_enc cycles_cold_cache 2044645 cycles_warm_cache 1994919 cycles_writeattack_cache 2013381
riscv_core_config rv32_i128b_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d256b benchmark h264_dec start
riscv_core_config rv32_i128b_d256b benchmark h264_dec stop
riscv_core_config rv32_i128b_d256b benchmark h264_dec cycles_cold_cache 198630 cycles_warm_cache 198506 cycles_writeattack_cache 198682
riscv_core_config rv32_i128b_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d256b benchmark ndes start
riscv_core_config rv32_i128b_d256b benchmark ndes stop
riscv_core_config rv32_i128b_d256b benchmark ndes cycles_cold_cache 281252 cycles_warm_cache 154620 cycles_writeattack_cache 154780
riscv_core_config rv32_i128b_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d256b benchmark petrinet start
riscv_core_config rv32_i128b_d256b benchmark petrinet stop
riscv_core_config rv32_i128b_d256b benchmark petrinet cycles_cold_cache 2699 cycles_warm_cache 2685 cycles_writeattack_cache 2804
riscv_core_config rv32_i128b_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d256b benchmark statemate start
riscv_core_config rv32_i128b_d256b benchmark statemate stop
riscv_core_config rv32_i128b_d256b benchmark statemate cycles_cold_cache 316133 cycles_warm_cache 316347 cycles_writeattack_cache 316667
riscv_core_config rv32_i128b_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec start
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec cycles_cold_cache 9945 cycles_warm_cache 10080 cycles_writeattack_cache 10435
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d512b benchmark adpcm_enc start
riscv_core_config rv32_i128b_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d512b benchmark adpcm_enc cycles_cold_cache 17040 cycles_warm_cache 19657 cycles_writeattack_cache 20105
riscv_core_config rv32_i128b_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d512b benchmark cjpeg_wrbmp cycles_cold_cache 406397 cycles_warm_cache 407079 cycles_writeattack_cache 406581
riscv_core_config rv32_i128b_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d512b benchmark g723_enc start
riscv_core_config rv32_i128b_d512b benchmark g723_enc stop
riscv_core_config rv32_i128b_d512b benchmark g723_enc cycles_cold_cache 1968871 cycles_warm_cache 1920478 cycles_writeattack_cache 1936057
riscv_core_config rv32_i128b_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d512b benchmark h264_dec start
riscv_core_config rv32_i128b_d512b benchmark h264_dec stop
riscv_core_config rv32_i128b_d512b benchmark h264_dec cycles_cold_cache 190292 cycles_warm_cache 190089 cycles_writeattack_cache 190355
riscv_core_config rv32_i128b_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d512b benchmark ndes start
riscv_core_config rv32_i128b_d512b benchmark ndes stop
riscv_core_config rv32_i128b_d512b benchmark ndes cycles_cold_cache 218674 cycles_warm_cache 126823 cycles_writeattack_cache 127136
riscv_core_config rv32_i128b_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d512b benchmark petrinet start
riscv_core_config rv32_i128b_d512b benchmark petrinet stop
riscv_core_config rv32_i128b_d512b benchmark petrinet cycles_cold_cache 2711 cycles_warm_cache 2687 cycles_writeattack_cache 2794
riscv_core_config rv32_i128b_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d512b benchmark statemate start
riscv_core_config rv32_i128b_d512b benchmark statemate stop
riscv_core_config rv32_i128b_d512b benchmark statemate cycles_cold_cache 316119 cycles_warm_cache 316383 cycles_writeattack_cache 316667
riscv_core_config rv32_i128b_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec cycles_cold_cache 8807 cycles_warm_cache 8980 cycles_writeattack_cache 9678
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d1k benchmark adpcm_enc start
riscv_core_config rv32_i128b_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d1k benchmark adpcm_enc cycles_cold_cache 16437 cycles_warm_cache 18720 cycles_writeattack_cache 19525
riscv_core_config rv32_i128b_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d1k benchmark cjpeg_wrbmp cycles_cold_cache 326955 cycles_warm_cache 328124 cycles_writeattack_cache 327547
riscv_core_config rv32_i128b_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d1k benchmark g723_enc start
riscv_core_config rv32_i128b_d1k benchmark g723_enc stop
riscv_core_config rv32_i128b_d1k benchmark g723_enc cycles_cold_cache 1957463 cycles_warm_cache 1911399 cycles_writeattack_cache 1931947
riscv_core_config rv32_i128b_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d1k benchmark h264_dec start
riscv_core_config rv32_i128b_d1k benchmark h264_dec stop
riscv_core_config rv32_i128b_d1k benchmark h264_dec cycles_cold_cache 179935 cycles_warm_cache 179830 cycles_writeattack_cache 180215
riscv_core_config rv32_i128b_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d1k benchmark ndes start
riscv_core_config rv32_i128b_d1k benchmark ndes stop
riscv_core_config rv32_i128b_d1k benchmark ndes cycles_cold_cache 183083 cycles_warm_cache 91491 cycles_writeattack_cache 92378
riscv_core_config rv32_i128b_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d1k benchmark petrinet start
riscv_core_config rv32_i128b_d1k benchmark petrinet stop
riscv_core_config rv32_i128b_d1k benchmark petrinet cycles_cold_cache 2703 cycles_warm_cache 2697 cycles_writeattack_cache 2787
riscv_core_config rv32_i128b_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d1k benchmark statemate start
riscv_core_config rv32_i128b_d1k benchmark statemate stop
riscv_core_config rv32_i128b_d1k benchmark statemate cycles_cold_cache 305559 cycles_warm_cache 305938 cycles_writeattack_cache 306415
riscv_core_config rv32_i128b_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec cycles_cold_cache 8470 cycles_warm_cache 8416 cycles_writeattack_cache 9662
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d2k benchmark adpcm_enc start
riscv_core_config rv32_i128b_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d2k benchmark adpcm_enc cycles_cold_cache 15227 cycles_warm_cache 17642 cycles_writeattack_cache 19030
riscv_core_config rv32_i128b_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d2k benchmark cjpeg_wrbmp cycles_cold_cache 272890 cycles_warm_cache 274190 cycles_writeattack_cache 273448
riscv_core_config rv32_i128b_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d2k benchmark g723_enc start
riscv_core_config rv32_i128b_d2k benchmark g723_enc stop
riscv_core_config rv32_i128b_d2k benchmark g723_enc cycles_cold_cache 1896828 cycles_warm_cache 1849508 cycles_writeattack_cache 1869965
riscv_core_config rv32_i128b_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d2k benchmark h264_dec start
riscv_core_config rv32_i128b_d2k benchmark h264_dec stop
riscv_core_config rv32_i128b_d2k benchmark h264_dec cycles_cold_cache 174296 cycles_warm_cache 173750 cycles_writeattack_cache 174711
riscv_core_config rv32_i128b_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d2k benchmark ndes start
riscv_core_config rv32_i128b_d2k benchmark ndes stop
riscv_core_config rv32_i128b_d2k benchmark ndes cycles_cold_cache 177256 cycles_warm_cache 85018 cycles_writeattack_cache 86591
riscv_core_config rv32_i128b_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d2k benchmark petrinet start
riscv_core_config rv32_i128b_d2k benchmark petrinet stop
riscv_core_config rv32_i128b_d2k benchmark petrinet cycles_cold_cache 2767 cycles_warm_cache 2689 cycles_writeattack_cache 2792
riscv_core_config rv32_i128b_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d2k benchmark statemate start
riscv_core_config rv32_i128b_d2k benchmark statemate stop
riscv_core_config rv32_i128b_d2k benchmark statemate cycles_cold_cache 306033 cycles_warm_cache 305930 cycles_writeattack_cache 306381
riscv_core_config rv32_i128b_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec cycles_cold_cache 8928 cycles_warm_cache 8396 cycles_writeattack_cache 9662
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d4k benchmark adpcm_enc start
riscv_core_config rv32_i128b_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d4k benchmark adpcm_enc cycles_cold_cache 15651 cycles_warm_cache 17652 cycles_writeattack_cache 19043
riscv_core_config rv32_i128b_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d4k benchmark cjpeg_wrbmp cycles_cold_cache 247106 cycles_warm_cache 262156 cycles_writeattack_cache 248308
riscv_core_config rv32_i128b_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d4k benchmark g723_enc start
riscv_core_config rv32_i128b_d4k benchmark g723_enc stop
riscv_core_config rv32_i128b_d4k benchmark g723_enc cycles_cold_cache 1896087 cycles_warm_cache 1844899 cycles_writeattack_cache 1864215
riscv_core_config rv32_i128b_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d4k benchmark h264_dec start
riscv_core_config rv32_i128b_d4k benchmark h264_dec stop
riscv_core_config rv32_i128b_d4k benchmark h264_dec cycles_cold_cache 174061 cycles_warm_cache 173423 cycles_writeattack_cache 174507
riscv_core_config rv32_i128b_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d4k benchmark ndes start
riscv_core_config rv32_i128b_d4k benchmark ndes stop
riscv_core_config rv32_i128b_d4k benchmark ndes cycles_cold_cache 173169 cycles_warm_cache 83907 cycles_writeattack_cache 86346
riscv_core_config rv32_i128b_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d4k benchmark petrinet start
riscv_core_config rv32_i128b_d4k benchmark petrinet stop
riscv_core_config rv32_i128b_d4k benchmark petrinet cycles_cold_cache 3189 cycles_warm_cache 2685 cycles_writeattack_cache 2786
riscv_core_config rv32_i128b_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d4k benchmark statemate start
riscv_core_config rv32_i128b_d4k benchmark statemate stop
riscv_core_config rv32_i128b_d4k benchmark statemate cycles_cold_cache 306803 cycles_warm_cache 305956 cycles_writeattack_cache 306415
riscv_core_config rv32_i128b_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec cycles_cold_cache 8755 cycles_warm_cache 8001 cycles_writeattack_cache 9464
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d8k benchmark adpcm_enc start
riscv_core_config rv32_i128b_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d8k benchmark adpcm_enc cycles_cold_cache 15881 cycles_warm_cache 17648 cycles_writeattack_cache 18899
riscv_core_config rv32_i128b_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d8k benchmark cjpeg_wrbmp cycles_cold_cache 234515 cycles_warm_cache 235467 cycles_writeattack_cache 237111
riscv_core_config rv32_i128b_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d8k benchmark g723_enc start
riscv_core_config rv32_i128b_d8k benchmark g723_enc stop
riscv_core_config rv32_i128b_d8k benchmark g723_enc cycles_cold_cache 1896661 cycles_warm_cache 1844981 cycles_writeattack_cache 1864415
riscv_core_config rv32_i128b_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d8k benchmark h264_dec start
riscv_core_config rv32_i128b_d8k benchmark h264_dec stop
riscv_core_config rv32_i128b_d8k benchmark h264_dec cycles_cold_cache 173530 cycles_warm_cache 172175 cycles_writeattack_cache 174103
riscv_core_config rv32_i128b_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d8k benchmark ndes start
riscv_core_config rv32_i128b_d8k benchmark ndes stop
riscv_core_config rv32_i128b_d8k benchmark ndes cycles_cold_cache 171188 cycles_warm_cache 81617 cycles_writeattack_cache 84347
riscv_core_config rv32_i128b_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d8k benchmark petrinet start
riscv_core_config rv32_i128b_d8k benchmark petrinet stop
riscv_core_config rv32_i128b_d8k benchmark petrinet cycles_cold_cache 3193 cycles_warm_cache 2717 cycles_writeattack_cache 2790
riscv_core_config rv32_i128b_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d8k benchmark statemate start
riscv_core_config rv32_i128b_d8k benchmark statemate stop
riscv_core_config rv32_i128b_d8k benchmark statemate cycles_cold_cache 307027 cycles_warm_cache 305978 cycles_writeattack_cache 306381
riscv_core_config rv32_i128b_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec cycles_cold_cache 8816 cycles_warm_cache 8015 cycles_writeattack_cache 9246
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d16k benchmark adpcm_enc start
riscv_core_config rv32_i128b_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d16k benchmark adpcm_enc cycles_cold_cache 16201 cycles_warm_cache 17630 cycles_writeattack_cache 18827
riscv_core_config rv32_i128b_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d16k benchmark cjpeg_wrbmp cycles_cold_cache 233859 cycles_warm_cache 234495 cycles_writeattack_cache 236722
riscv_core_config rv32_i128b_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d16k benchmark g723_enc start
riscv_core_config rv32_i128b_d16k benchmark g723_enc stop
riscv_core_config rv32_i128b_d16k benchmark g723_enc cycles_cold_cache 1896637 cycles_warm_cache 1844591 cycles_writeattack_cache 1863855
riscv_core_config rv32_i128b_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d16k benchmark h264_dec start
riscv_core_config rv32_i128b_d16k benchmark h264_dec stop
riscv_core_config rv32_i128b_d16k benchmark h264_dec cycles_cold_cache 172607 cycles_warm_cache 172209 cycles_writeattack_cache 174050
riscv_core_config rv32_i128b_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d16k benchmark ndes start
riscv_core_config rv32_i128b_d16k benchmark ndes stop
riscv_core_config rv32_i128b_d16k benchmark ndes cycles_cold_cache 171466 cycles_warm_cache 81651 cycles_writeattack_cache 83922
riscv_core_config rv32_i128b_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d16k benchmark petrinet start
riscv_core_config rv32_i128b_d16k benchmark petrinet stop
riscv_core_config rv32_i128b_d16k benchmark petrinet cycles_cold_cache 3225 cycles_warm_cache 2719 cycles_writeattack_cache 2781
riscv_core_config rv32_i128b_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d16k benchmark statemate start
riscv_core_config rv32_i128b_d16k benchmark statemate stop
riscv_core_config rv32_i128b_d16k benchmark statemate cycles_cold_cache 307179 cycles_warm_cache 306010 cycles_writeattack_cache 306340
riscv_core_config rv32_i128b_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec cycles_cold_cache 8872 cycles_warm_cache 7997 cycles_writeattack_cache 9264
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d32k benchmark adpcm_enc start
riscv_core_config rv32_i128b_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d32k benchmark adpcm_enc cycles_cold_cache 16365 cycles_warm_cache 17644 cycles_writeattack_cache 18880
riscv_core_config rv32_i128b_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d32k benchmark cjpeg_wrbmp cycles_cold_cache 233097 cycles_warm_cache 233665 cycles_writeattack_cache 236898
riscv_core_config rv32_i128b_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d32k benchmark g723_enc start
riscv_core_config rv32_i128b_d32k benchmark g723_enc stop
riscv_core_config rv32_i128b_d32k benchmark g723_enc cycles_cold_cache 1896479 cycles_warm_cache 1844093 cycles_writeattack_cache 1863708
riscv_core_config rv32_i128b_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d32k benchmark h264_dec start
riscv_core_config rv32_i128b_d32k benchmark h264_dec stop
riscv_core_config rv32_i128b_d32k benchmark h264_dec cycles_cold_cache 172900 cycles_warm_cache 172195 cycles_writeattack_cache 173890
riscv_core_config rv32_i128b_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d32k benchmark ndes start
riscv_core_config rv32_i128b_d32k benchmark ndes stop
riscv_core_config rv32_i128b_d32k benchmark ndes cycles_cold_cache 171574 cycles_warm_cache 81621 cycles_writeattack_cache 83901
riscv_core_config rv32_i128b_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d32k benchmark petrinet start
riscv_core_config rv32_i128b_d32k benchmark petrinet stop
riscv_core_config rv32_i128b_d32k benchmark petrinet cycles_cold_cache 3227 cycles_warm_cache 2717 cycles_writeattack_cache 2762
riscv_core_config rv32_i128b_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d32k benchmark statemate start
riscv_core_config rv32_i128b_d32k benchmark statemate stop
riscv_core_config rv32_i128b_d32k benchmark statemate cycles_cold_cache 307293 cycles_warm_cache 306070 cycles_writeattack_cache 306393
riscv_core_config rv32_i128b_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec cycles_cold_cache 8882 cycles_warm_cache 8009 cycles_writeattack_cache 9267
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d64k benchmark adpcm_enc start
riscv_core_config rv32_i128b_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i128b_d64k benchmark adpcm_enc cycles_cold_cache 16359 cycles_warm_cache 17628 cycles_writeattack_cache 18870
riscv_core_config rv32_i128b_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i128b_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i128b_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i128b_d64k benchmark cjpeg_wrbmp cycles_cold_cache 232898 cycles_warm_cache 233001 cycles_writeattack_cache 236462
riscv_core_config rv32_i128b_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i128b_d64k benchmark g723_enc start
riscv_core_config rv32_i128b_d64k benchmark g723_enc stop
riscv_core_config rv32_i128b_d64k benchmark g723_enc cycles_cold_cache 1895987 cycles_warm_cache 1843723 cycles_writeattack_cache 1863350
riscv_core_config rv32_i128b_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i128b_d64k benchmark h264_dec start
riscv_core_config rv32_i128b_d64k benchmark h264_dec stop
riscv_core_config rv32_i128b_d64k benchmark h264_dec cycles_cold_cache 172717 cycles_warm_cache 172195 cycles_writeattack_cache 174000
riscv_core_config rv32_i128b_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i128b_d64k benchmark ndes start
riscv_core_config rv32_i128b_d64k benchmark ndes stop
riscv_core_config rv32_i128b_d64k benchmark ndes cycles_cold_cache 171563 cycles_warm_cache 81621 cycles_writeattack_cache 84012
riscv_core_config rv32_i128b_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i128b_d64k benchmark petrinet start
riscv_core_config rv32_i128b_d64k benchmark petrinet stop
riscv_core_config rv32_i128b_d64k benchmark petrinet cycles_cold_cache 3223 cycles_warm_cache 2717 cycles_writeattack_cache 2786
riscv_core_config rv32_i128b_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i128b_d64k benchmark statemate start
riscv_core_config rv32_i128b_d64k benchmark statemate stop
riscv_core_config rv32_i128b_d64k benchmark statemate cycles_cold_cache 307303 cycles_warm_cache 306078 cycles_writeattack_cache 306355
riscv_core_config rv32_i128b_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec start
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec cycles_cold_cache 15377 cycles_warm_cache 15216 cycles_writeattack_cache 15403
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d128b benchmark adpcm_enc start
riscv_core_config rv32_i256b_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d128b benchmark adpcm_enc cycles_cold_cache 19729 cycles_warm_cache 22288 cycles_writeattack_cache 22411
riscv_core_config rv32_i256b_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d128b benchmark cjpeg_wrbmp cycles_cold_cache 601430 cycles_warm_cache 601827 cycles_writeattack_cache 601518
riscv_core_config rv32_i256b_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d128b benchmark g723_enc start
riscv_core_config rv32_i256b_d128b benchmark g723_enc stop
riscv_core_config rv32_i256b_d128b benchmark g723_enc cycles_cold_cache 2009780 cycles_warm_cache 1972020 cycles_writeattack_cache 1985548
riscv_core_config rv32_i256b_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d128b benchmark h264_dec start
riscv_core_config rv32_i256b_d128b benchmark h264_dec stop
riscv_core_config rv32_i256b_d128b benchmark h264_dec cycles_cold_cache 179400 cycles_warm_cache 179506 cycles_writeattack_cache 179565
riscv_core_config rv32_i256b_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d128b benchmark ndes start
riscv_core_config rv32_i256b_d128b benchmark ndes stop
riscv_core_config rv32_i256b_d128b benchmark ndes cycles_cold_cache 269718 cycles_warm_cache 143546 cycles_writeattack_cache 143578
riscv_core_config rv32_i256b_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d128b benchmark petrinet start
riscv_core_config rv32_i256b_d128b benchmark petrinet stop
riscv_core_config rv32_i256b_d128b benchmark petrinet cycles_cold_cache 2572 cycles_warm_cache 2587 cycles_writeattack_cache 2691
riscv_core_config rv32_i256b_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d128b benchmark statemate start
riscv_core_config rv32_i256b_d128b benchmark statemate stop
riscv_core_config rv32_i256b_d128b benchmark statemate cycles_cold_cache 465194 cycles_warm_cache 465142 cycles_writeattack_cache 465257
riscv_core_config rv32_i256b_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec start
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec cycles_cold_cache 12834 cycles_warm_cache 12937 cycles_writeattack_cache 13042
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d256b benchmark adpcm_enc start
riscv_core_config rv32_i256b_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d256b benchmark adpcm_enc cycles_cold_cache 18513 cycles_warm_cache 20974 cycles_writeattack_cache 21118
riscv_core_config rv32_i256b_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d256b benchmark cjpeg_wrbmp cycles_cold_cache 380597 cycles_warm_cache 381189 cycles_writeattack_cache 380856
riscv_core_config rv32_i256b_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d256b benchmark g723_enc start
riscv_core_config rv32_i256b_d256b benchmark g723_enc stop
riscv_core_config rv32_i256b_d256b benchmark g723_enc cycles_cold_cache 1800637 cycles_warm_cache 1761853 cycles_writeattack_cache 1776066
riscv_core_config rv32_i256b_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d256b benchmark h264_dec start
riscv_core_config rv32_i256b_d256b benchmark h264_dec stop
riscv_core_config rv32_i256b_d256b benchmark h264_dec cycles_cold_cache 161182 cycles_warm_cache 161114 cycles_writeattack_cache 161337
riscv_core_config rv32_i256b_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d256b benchmark ndes start
riscv_core_config rv32_i256b_d256b benchmark ndes stop
riscv_core_config rv32_i256b_d256b benchmark ndes cycles_cold_cache 178633 cycles_warm_cache 114977 cycles_writeattack_cache 115162
riscv_core_config rv32_i256b_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d256b benchmark petrinet start
riscv_core_config rv32_i256b_d256b benchmark petrinet stop
riscv_core_config rv32_i256b_d256b benchmark petrinet cycles_cold_cache 2604 cycles_warm_cache 2583 cycles_writeattack_cache 2686
riscv_core_config rv32_i256b_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d256b benchmark statemate start
riscv_core_config rv32_i256b_d256b benchmark statemate stop
riscv_core_config rv32_i256b_d256b benchmark statemate cycles_cold_cache 301617 cycles_warm_cache 301702 cycles_writeattack_cache 301987
riscv_core_config rv32_i256b_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec start
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec cycles_cold_cache 9851 cycles_warm_cache 9974 cycles_writeattack_cache 10374
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d512b benchmark adpcm_enc start
riscv_core_config rv32_i256b_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d512b benchmark adpcm_enc cycles_cold_cache 16543 cycles_warm_cache 19180 cycles_writeattack_cache 19597
riscv_core_config rv32_i256b_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d512b benchmark cjpeg_wrbmp cycles_cold_cache 255644 cycles_warm_cache 256502 cycles_writeattack_cache 255947
riscv_core_config rv32_i256b_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d512b benchmark g723_enc start
riscv_core_config rv32_i256b_d512b benchmark g723_enc stop
riscv_core_config rv32_i256b_d512b benchmark g723_enc cycles_cold_cache 1724224 cycles_warm_cache 1686780 cycles_writeattack_cache 1698300
riscv_core_config rv32_i256b_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d512b benchmark h264_dec start
riscv_core_config rv32_i256b_d512b benchmark h264_dec stop
riscv_core_config rv32_i256b_d512b benchmark h264_dec cycles_cold_cache 152796 cycles_warm_cache 152610 cycles_writeattack_cache 152961
riscv_core_config rv32_i256b_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d512b benchmark ndes start
riscv_core_config rv32_i256b_d512b benchmark ndes stop
riscv_core_config rv32_i256b_d512b benchmark ndes cycles_cold_cache 116132 cycles_warm_cache 87113 cycles_writeattack_cache 87452
riscv_core_config rv32_i256b_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d512b benchmark petrinet start
riscv_core_config rv32_i256b_d512b benchmark petrinet stop
riscv_core_config rv32_i256b_d512b benchmark petrinet cycles_cold_cache 2596 cycles_warm_cache 2583 cycles_writeattack_cache 2688
riscv_core_config rv32_i256b_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d512b benchmark statemate start
riscv_core_config rv32_i256b_d512b benchmark statemate stop
riscv_core_config rv32_i256b_d512b benchmark statemate cycles_cold_cache 301611 cycles_warm_cache 301702 cycles_writeattack_cache 301987
riscv_core_config rv32_i256b_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec cycles_cold_cache 8688 cycles_warm_cache 8876 cycles_writeattack_cache 9595
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d1k benchmark adpcm_enc start
riscv_core_config rv32_i256b_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d1k benchmark adpcm_enc cycles_cold_cache 15943 cycles_warm_cache 18228 cycles_writeattack_cache 19028
riscv_core_config rv32_i256b_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176465 cycles_warm_cache 177494 cycles_writeattack_cache 176906
riscv_core_config rv32_i256b_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d1k benchmark g723_enc start
riscv_core_config rv32_i256b_d1k benchmark g723_enc stop
riscv_core_config rv32_i256b_d1k benchmark g723_enc cycles_cold_cache 1712914 cycles_warm_cache 1678122 cycles_writeattack_cache 1694231
riscv_core_config rv32_i256b_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d1k benchmark h264_dec start
riscv_core_config rv32_i256b_d1k benchmark h264_dec stop
riscv_core_config rv32_i256b_d1k benchmark h264_dec cycles_cold_cache 142553 cycles_warm_cache 142348 cycles_writeattack_cache 142822
riscv_core_config rv32_i256b_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d1k benchmark ndes start
riscv_core_config rv32_i256b_d1k benchmark ndes stop
riscv_core_config rv32_i256b_d1k benchmark ndes cycles_cold_cache 80645 cycles_warm_cache 51874 cycles_writeattack_cache 52690
riscv_core_config rv32_i256b_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d1k benchmark petrinet start
riscv_core_config rv32_i256b_d1k benchmark petrinet stop
riscv_core_config rv32_i256b_d1k benchmark petrinet cycles_cold_cache 2604 cycles_warm_cache 2583 cycles_writeattack_cache 2706
riscv_core_config rv32_i256b_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d1k benchmark statemate start
riscv_core_config rv32_i256b_d1k benchmark statemate stop
riscv_core_config rv32_i256b_d1k benchmark statemate cycles_cold_cache 291283 cycles_warm_cache 291533 cycles_writeattack_cache 291958
riscv_core_config rv32_i256b_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec cycles_cold_cache 8370 cycles_warm_cache 8312 cycles_writeattack_cache 9565
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d2k benchmark adpcm_enc start
riscv_core_config rv32_i256b_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d2k benchmark adpcm_enc cycles_cold_cache 14731 cycles_warm_cache 17158 cycles_writeattack_cache 18530
riscv_core_config rv32_i256b_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122651 cycles_warm_cache 123955 cycles_writeattack_cache 123211
riscv_core_config rv32_i256b_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d2k benchmark g723_enc start
riscv_core_config rv32_i256b_d2k benchmark g723_enc stop
riscv_core_config rv32_i256b_d2k benchmark g723_enc cycles_cold_cache 1652207 cycles_warm_cache 1616509 cycles_writeattack_cache 1632495
riscv_core_config rv32_i256b_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d2k benchmark h264_dec start
riscv_core_config rv32_i256b_d2k benchmark h264_dec stop
riscv_core_config rv32_i256b_d2k benchmark h264_dec cycles_cold_cache 136845 cycles_warm_cache 136393 cycles_writeattack_cache 137317
riscv_core_config rv32_i256b_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d2k benchmark ndes start
riscv_core_config rv32_i256b_d2k benchmark ndes stop
riscv_core_config rv32_i256b_d2k benchmark ndes cycles_cold_cache 74723 cycles_warm_cache 45325 cycles_writeattack_cache 46888
riscv_core_config rv32_i256b_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d2k benchmark petrinet start
riscv_core_config rv32_i256b_d2k benchmark petrinet stop
riscv_core_config rv32_i256b_d2k benchmark petrinet cycles_cold_cache 2662 cycles_warm_cache 2585 cycles_writeattack_cache 2693
riscv_core_config rv32_i256b_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d2k benchmark statemate start
riscv_core_config rv32_i256b_d2k benchmark statemate stop
riscv_core_config rv32_i256b_d2k benchmark statemate cycles_cold_cache 291761 cycles_warm_cache 291485 cycles_writeattack_cache 291948
riscv_core_config rv32_i256b_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec cycles_cold_cache 8823 cycles_warm_cache 8307 cycles_writeattack_cache 9552
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d4k benchmark adpcm_enc start
riscv_core_config rv32_i256b_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d4k benchmark adpcm_enc cycles_cold_cache 15153 cycles_warm_cache 17140 cycles_writeattack_cache 18533
riscv_core_config rv32_i256b_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96743 cycles_warm_cache 111709 cycles_writeattack_cache 97922
riscv_core_config rv32_i256b_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d4k benchmark g723_enc start
riscv_core_config rv32_i256b_d4k benchmark g723_enc stop
riscv_core_config rv32_i256b_d4k benchmark g723_enc cycles_cold_cache 1651193 cycles_warm_cache 1611193 cycles_writeattack_cache 1626517
riscv_core_config rv32_i256b_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d4k benchmark h264_dec start
riscv_core_config rv32_i256b_d4k benchmark h264_dec stop
riscv_core_config rv32_i256b_d4k benchmark h264_dec cycles_cold_cache 136580 cycles_warm_cache 135983 cycles_writeattack_cache 137063
riscv_core_config rv32_i256b_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d4k benchmark ndes start
riscv_core_config rv32_i256b_d4k benchmark ndes stop
riscv_core_config rv32_i256b_d4k benchmark ndes cycles_cold_cache 70650 cycles_warm_cache 44253 cycles_writeattack_cache 46687
riscv_core_config rv32_i256b_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d4k benchmark petrinet start
riscv_core_config rv32_i256b_d4k benchmark petrinet stop
riscv_core_config rv32_i256b_d4k benchmark petrinet cycles_cold_cache 3092 cycles_warm_cache 2589 cycles_writeattack_cache 2687
riscv_core_config rv32_i256b_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d4k benchmark statemate start
riscv_core_config rv32_i256b_d4k benchmark statemate stop
riscv_core_config rv32_i256b_d4k benchmark statemate cycles_cold_cache 292529 cycles_warm_cache 291553 cycles_writeattack_cache 291944
riscv_core_config rv32_i256b_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec cycles_cold_cache 8649 cycles_warm_cache 7895 cycles_writeattack_cache 9362
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d8k benchmark adpcm_enc start
riscv_core_config rv32_i256b_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d8k benchmark adpcm_enc cycles_cold_cache 15381 cycles_warm_cache 17160 cycles_writeattack_cache 18454
riscv_core_config rv32_i256b_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d8k benchmark cjpeg_wrbmp cycles_cold_cache 84095 cycles_warm_cache 85133 cycles_writeattack_cache 86739
riscv_core_config rv32_i256b_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d8k benchmark g723_enc start
riscv_core_config rv32_i256b_d8k benchmark g723_enc stop
riscv_core_config rv32_i256b_d8k benchmark g723_enc cycles_cold_cache 1651584 cycles_warm_cache 1611047 cycles_writeattack_cache 1626359
riscv_core_config rv32_i256b_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d8k benchmark h264_dec start
riscv_core_config rv32_i256b_d8k benchmark h264_dec stop
riscv_core_config rv32_i256b_d8k benchmark h264_dec cycles_cold_cache 136035 cycles_warm_cache 134758 cycles_writeattack_cache 136699
riscv_core_config rv32_i256b_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d8k benchmark ndes start
riscv_core_config rv32_i256b_d8k benchmark ndes stop
riscv_core_config rv32_i256b_d8k benchmark ndes cycles_cold_cache 68742 cycles_warm_cache 41982 cycles_writeattack_cache 44683
riscv_core_config rv32_i256b_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d8k benchmark petrinet start
riscv_core_config rv32_i256b_d8k benchmark petrinet stop
riscv_core_config rv32_i256b_d8k benchmark petrinet cycles_cold_cache 3084 cycles_warm_cache 2615 cycles_writeattack_cache 2690
riscv_core_config rv32_i256b_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d8k benchmark statemate start
riscv_core_config rv32_i256b_d8k benchmark statemate stop
riscv_core_config rv32_i256b_d8k benchmark statemate cycles_cold_cache 292705 cycles_warm_cache 291565 cycles_writeattack_cache 291951
riscv_core_config rv32_i256b_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec cycles_cold_cache 8721 cycles_warm_cache 7905 cycles_writeattack_cache 9166
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d16k benchmark adpcm_enc start
riscv_core_config rv32_i256b_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d16k benchmark adpcm_enc cycles_cold_cache 15689 cycles_warm_cache 17134 cycles_writeattack_cache 18311
riscv_core_config rv32_i256b_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d16k benchmark cjpeg_wrbmp cycles_cold_cache 83531 cycles_warm_cache 84241 cycles_writeattack_cache 86329
riscv_core_config rv32_i256b_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d16k benchmark g723_enc start
riscv_core_config rv32_i256b_d16k benchmark g723_enc stop
riscv_core_config rv32_i256b_d16k benchmark g723_enc cycles_cold_cache 1652304 cycles_warm_cache 1611435 cycles_writeattack_cache 1626752
riscv_core_config rv32_i256b_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d16k benchmark h264_dec start
riscv_core_config rv32_i256b_d16k benchmark h264_dec stop
riscv_core_config rv32_i256b_d16k benchmark h264_dec cycles_cold_cache 135232 cycles_warm_cache 134760 cycles_writeattack_cache 136550
riscv_core_config rv32_i256b_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d16k benchmark ndes start
riscv_core_config rv32_i256b_d16k benchmark ndes stop
riscv_core_config rv32_i256b_d16k benchmark ndes cycles_cold_cache 68984 cycles_warm_cache 41970 cycles_writeattack_cache 44261
riscv_core_config rv32_i256b_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d16k benchmark petrinet start
riscv_core_config rv32_i256b_d16k benchmark petrinet stop
riscv_core_config rv32_i256b_d16k benchmark petrinet cycles_cold_cache 3122 cycles_warm_cache 2615 cycles_writeattack_cache 2672
riscv_core_config rv32_i256b_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d16k benchmark statemate start
riscv_core_config rv32_i256b_d16k benchmark statemate stop
riscv_core_config rv32_i256b_d16k benchmark statemate cycles_cold_cache 292917 cycles_warm_cache 291567 cycles_writeattack_cache 291957
riscv_core_config rv32_i256b_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec cycles_cold_cache 8781 cycles_warm_cache 7921 cycles_writeattack_cache 9152
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d32k benchmark adpcm_enc start
riscv_core_config rv32_i256b_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d32k benchmark adpcm_enc cycles_cold_cache 15853 cycles_warm_cache 17138 cycles_writeattack_cache 18376
riscv_core_config rv32_i256b_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82702 cycles_warm_cache 83324 cycles_writeattack_cache 86546
riscv_core_config rv32_i256b_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d32k benchmark g723_enc start
riscv_core_config rv32_i256b_d32k benchmark g723_enc stop
riscv_core_config rv32_i256b_d32k benchmark g723_enc cycles_cold_cache 1652242 cycles_warm_cache 1611435 cycles_writeattack_cache 1626394
riscv_core_config rv32_i256b_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d32k benchmark h264_dec start
riscv_core_config rv32_i256b_d32k benchmark h264_dec stop
riscv_core_config rv32_i256b_d32k benchmark h264_dec cycles_cold_cache 135472 cycles_warm_cache 134750 cycles_writeattack_cache 136525
riscv_core_config rv32_i256b_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d32k benchmark ndes start
riscv_core_config rv32_i256b_d32k benchmark ndes stop
riscv_core_config rv32_i256b_d32k benchmark ndes cycles_cold_cache 69093 cycles_warm_cache 41994 cycles_writeattack_cache 44262
riscv_core_config rv32_i256b_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d32k benchmark petrinet start
riscv_core_config rv32_i256b_d32k benchmark petrinet stop
riscv_core_config rv32_i256b_d32k benchmark petrinet cycles_cold_cache 3124 cycles_warm_cache 2615 cycles_writeattack_cache 2666
riscv_core_config rv32_i256b_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d32k benchmark statemate start
riscv_core_config rv32_i256b_d32k benchmark statemate stop
riscv_core_config rv32_i256b_d32k benchmark statemate cycles_cold_cache 293037 cycles_warm_cache 291663 cycles_writeattack_cache 291968
riscv_core_config rv32_i256b_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec cycles_cold_cache 8770 cycles_warm_cache 7899 cycles_writeattack_cache 9163
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d64k benchmark adpcm_enc start
riscv_core_config rv32_i256b_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i256b_d64k benchmark adpcm_enc cycles_cold_cache 15861 cycles_warm_cache 17128 cycles_writeattack_cache 18356
riscv_core_config rv32_i256b_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i256b_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i256b_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i256b_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82593 cycles_warm_cache 82789 cycles_writeattack_cache 86327
riscv_core_config rv32_i256b_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i256b_d64k benchmark g723_enc start
riscv_core_config rv32_i256b_d64k benchmark g723_enc stop
riscv_core_config rv32_i256b_d64k benchmark g723_enc cycles_cold_cache 1652039 cycles_warm_cache 1610865 cycles_writeattack_cache 1625994
riscv_core_config rv32_i256b_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i256b_d64k benchmark h264_dec start
riscv_core_config rv32_i256b_d64k benchmark h264_dec stop
riscv_core_config rv32_i256b_d64k benchmark h264_dec cycles_cold_cache 135390 cycles_warm_cache 134756 cycles_writeattack_cache 136549
riscv_core_config rv32_i256b_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i256b_d64k benchmark ndes start
riscv_core_config rv32_i256b_d64k benchmark ndes stop
riscv_core_config rv32_i256b_d64k benchmark ndes cycles_cold_cache 69086 cycles_warm_cache 41990 cycles_writeattack_cache 44318
riscv_core_config rv32_i256b_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i256b_d64k benchmark petrinet start
riscv_core_config rv32_i256b_d64k benchmark petrinet stop
riscv_core_config rv32_i256b_d64k benchmark petrinet cycles_cold_cache 3116 cycles_warm_cache 2623 cycles_writeattack_cache 2685
riscv_core_config rv32_i256b_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i256b_d64k benchmark statemate start
riscv_core_config rv32_i256b_d64k benchmark statemate stop
riscv_core_config rv32_i256b_d64k benchmark statemate cycles_cold_cache 292987 cycles_warm_cache 291677 cycles_writeattack_cache 291945
riscv_core_config rv32_i256b_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec start
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec cycles_cold_cache 15338 cycles_warm_cache 15199 cycles_writeattack_cache 15355
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d128b benchmark adpcm_enc start
riscv_core_config rv32_i512b_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d128b benchmark adpcm_enc cycles_cold_cache 19733 cycles_warm_cache 22131 cycles_writeattack_cache 22252
riscv_core_config rv32_i512b_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d128b benchmark cjpeg_wrbmp cycles_cold_cache 601330 cycles_warm_cache 601354 cycles_writeattack_cache 601118
riscv_core_config rv32_i512b_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d128b benchmark g723_enc start
riscv_core_config rv32_i512b_d128b benchmark g723_enc stop
riscv_core_config rv32_i512b_d128b benchmark g723_enc cycles_cold_cache 1614500 cycles_warm_cache 1585893 cycles_writeattack_cache 1596365
riscv_core_config rv32_i512b_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d128b benchmark h264_dec start
riscv_core_config rv32_i512b_d128b benchmark h264_dec stop
riscv_core_config rv32_i512b_d128b benchmark h264_dec cycles_cold_cache 149320 cycles_warm_cache 149309 cycles_writeattack_cache 149310
riscv_core_config rv32_i512b_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d128b benchmark ndes start
riscv_core_config rv32_i512b_d128b benchmark ndes stop
riscv_core_config rv32_i512b_d128b benchmark ndes cycles_cold_cache 261600 cycles_warm_cache 139596 cycles_writeattack_cache 139695
riscv_core_config rv32_i512b_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d128b benchmark petrinet start
riscv_core_config rv32_i512b_d128b benchmark petrinet stop
riscv_core_config rv32_i512b_d128b benchmark petrinet cycles_cold_cache 2381 cycles_warm_cache 2345 cycles_writeattack_cache 2401
riscv_core_config rv32_i512b_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d128b benchmark statemate start
riscv_core_config rv32_i512b_d128b benchmark statemate stop
riscv_core_config rv32_i512b_d128b benchmark statemate cycles_cold_cache 460257 cycles_warm_cache 460334 cycles_writeattack_cache 460430
riscv_core_config rv32_i512b_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec start
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec cycles_cold_cache 12768 cycles_warm_cache 12941 cycles_writeattack_cache 13008
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d256b benchmark adpcm_enc start
riscv_core_config rv32_i512b_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d256b benchmark adpcm_enc cycles_cold_cache 18526 cycles_warm_cache 20817 cycles_writeattack_cache 20962
riscv_core_config rv32_i512b_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d256b benchmark cjpeg_wrbmp cycles_cold_cache 380451 cycles_warm_cache 380897 cycles_writeattack_cache 380452
riscv_core_config rv32_i512b_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d256b benchmark g723_enc start
riscv_core_config rv32_i512b_d256b benchmark g723_enc stop
riscv_core_config rv32_i512b_d256b benchmark g723_enc cycles_cold_cache 1406850 cycles_warm_cache 1377489 cycles_writeattack_cache 1388587
riscv_core_config rv32_i512b_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d256b benchmark h264_dec start
riscv_core_config rv32_i512b_d256b benchmark h264_dec stop
riscv_core_config rv32_i512b_d256b benchmark h264_dec cycles_cold_cache 132755 cycles_warm_cache 132655 cycles_writeattack_cache 132792
riscv_core_config rv32_i512b_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d256b benchmark ndes start
riscv_core_config rv32_i512b_d256b benchmark ndes stop
riscv_core_config rv32_i512b_d256b benchmark ndes cycles_cold_cache 170513 cycles_warm_cache 111149 cycles_writeattack_cache 111273
riscv_core_config rv32_i512b_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d256b benchmark petrinet start
riscv_core_config rv32_i512b_d256b benchmark petrinet stop
riscv_core_config rv32_i512b_d256b benchmark petrinet cycles_cold_cache 2417 cycles_warm_cache 2345 cycles_writeattack_cache 2397
riscv_core_config rv32_i512b_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d256b benchmark statemate start
riscv_core_config rv32_i512b_d256b benchmark statemate stop
riscv_core_config rv32_i512b_d256b benchmark statemate cycles_cold_cache 297040 cycles_warm_cache 297282 cycles_writeattack_cache 297558
riscv_core_config rv32_i512b_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec start
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec cycles_cold_cache 9789 cycles_warm_cache 9884 cycles_writeattack_cache 10261
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d512b benchmark adpcm_enc start
riscv_core_config rv32_i512b_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d512b benchmark adpcm_enc cycles_cold_cache 16554 cycles_warm_cache 19015 cycles_writeattack_cache 19451
riscv_core_config rv32_i512b_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d512b benchmark cjpeg_wrbmp cycles_cold_cache 255508 cycles_warm_cache 256220 cycles_writeattack_cache 255521
riscv_core_config rv32_i512b_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d512b benchmark g723_enc start
riscv_core_config rv32_i512b_d512b benchmark g723_enc stop
riscv_core_config rv32_i512b_d512b benchmark g723_enc cycles_cold_cache 1330859 cycles_warm_cache 1302244 cycles_writeattack_cache 1310764
riscv_core_config rv32_i512b_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d512b benchmark h264_dec start
riscv_core_config rv32_i512b_d512b benchmark h264_dec stop
riscv_core_config rv32_i512b_d512b benchmark h264_dec cycles_cold_cache 125217 cycles_warm_cache 124999 cycles_writeattack_cache 125255
riscv_core_config rv32_i512b_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d512b benchmark ndes start
riscv_core_config rv32_i512b_d512b benchmark ndes stop
riscv_core_config rv32_i512b_d512b benchmark ndes cycles_cold_cache 108018 cycles_warm_cache 83284 cycles_writeattack_cache 83553
riscv_core_config rv32_i512b_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d512b benchmark petrinet start
riscv_core_config rv32_i512b_d512b benchmark petrinet stop
riscv_core_config rv32_i512b_d512b benchmark petrinet cycles_cold_cache 2411 cycles_warm_cache 2341 cycles_writeattack_cache 2408
riscv_core_config rv32_i512b_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d512b benchmark statemate start
riscv_core_config rv32_i512b_d512b benchmark statemate stop
riscv_core_config rv32_i512b_d512b benchmark statemate cycles_cold_cache 297059 cycles_warm_cache 297283 cycles_writeattack_cache 297557
riscv_core_config rv32_i512b_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec cycles_cold_cache 8607 cycles_warm_cache 8791 cycles_writeattack_cache 9494
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d1k benchmark adpcm_enc start
riscv_core_config rv32_i512b_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d1k benchmark adpcm_enc cycles_cold_cache 15926 cycles_warm_cache 18080 cycles_writeattack_cache 18892
riscv_core_config rv32_i512b_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176363 cycles_warm_cache 177177 cycles_writeattack_cache 176656
riscv_core_config rv32_i512b_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d1k benchmark g723_enc start
riscv_core_config rv32_i512b_d1k benchmark g723_enc stop
riscv_core_config rv32_i512b_d1k benchmark g723_enc cycles_cold_cache 1319971 cycles_warm_cache 1293815 cycles_writeattack_cache 1307358
riscv_core_config rv32_i512b_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d1k benchmark h264_dec start
riscv_core_config rv32_i512b_d1k benchmark h264_dec stop
riscv_core_config rv32_i512b_d1k benchmark h264_dec cycles_cold_cache 116892 cycles_warm_cache 116679 cycles_writeattack_cache 117092
riscv_core_config rv32_i512b_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d1k benchmark ndes start
riscv_core_config rv32_i512b_d1k benchmark ndes stop
riscv_core_config rv32_i512b_d1k benchmark ndes cycles_cold_cache 72112 cycles_warm_cache 47526 cycles_writeattack_cache 48392
riscv_core_config rv32_i512b_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d1k benchmark petrinet start
riscv_core_config rv32_i512b_d1k benchmark petrinet stop
riscv_core_config rv32_i512b_d1k benchmark petrinet cycles_cold_cache 2405 cycles_warm_cache 2349 cycles_writeattack_cache 2396
riscv_core_config rv32_i512b_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d1k benchmark statemate start
riscv_core_config rv32_i512b_d1k benchmark statemate stop
riscv_core_config rv32_i512b_d1k benchmark statemate cycles_cold_cache 285397 cycles_warm_cache 285950 cycles_writeattack_cache 286385
riscv_core_config rv32_i512b_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec cycles_cold_cache 8267 cycles_warm_cache 8202 cycles_writeattack_cache 9463
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d2k benchmark adpcm_enc start
riscv_core_config rv32_i512b_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d2k benchmark adpcm_enc cycles_cold_cache 14733 cycles_warm_cache 17004 cycles_writeattack_cache 18401
riscv_core_config rv32_i512b_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122508 cycles_warm_cache 123592 cycles_writeattack_cache 122878
riscv_core_config rv32_i512b_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d2k benchmark g723_enc start
riscv_core_config rv32_i512b_d2k benchmark g723_enc stop
riscv_core_config rv32_i512b_d2k benchmark g723_enc cycles_cold_cache 1259102 cycles_warm_cache 1232462 cycles_writeattack_cache 1245469
riscv_core_config rv32_i512b_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d2k benchmark h264_dec start
riscv_core_config rv32_i512b_d2k benchmark h264_dec stop
riscv_core_config rv32_i512b_d2k benchmark h264_dec cycles_cold_cache 112102 cycles_warm_cache 111600 cycles_writeattack_cache 112435
riscv_core_config rv32_i512b_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d2k benchmark ndes start
riscv_core_config rv32_i512b_d2k benchmark ndes stop
riscv_core_config rv32_i512b_d2k benchmark ndes cycles_cold_cache 66158 cycles_warm_cache 41005 cycles_writeattack_cache 42560
riscv_core_config rv32_i512b_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d2k benchmark petrinet start
riscv_core_config rv32_i512b_d2k benchmark petrinet stop
riscv_core_config rv32_i512b_d2k benchmark petrinet cycles_cold_cache 2467 cycles_warm_cache 2357 cycles_writeattack_cache 2398
riscv_core_config rv32_i512b_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d2k benchmark statemate start
riscv_core_config rv32_i512b_d2k benchmark statemate stop
riscv_core_config rv32_i512b_d2k benchmark statemate cycles_cold_cache 285841 cycles_warm_cache 285686 cycles_writeattack_cache 286125
riscv_core_config rv32_i512b_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec cycles_cold_cache 8715 cycles_warm_cache 8210 cycles_writeattack_cache 9473
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d4k benchmark adpcm_enc start
riscv_core_config rv32_i512b_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d4k benchmark adpcm_enc cycles_cold_cache 15151 cycles_warm_cache 17008 cycles_writeattack_cache 18380
riscv_core_config rv32_i512b_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96597 cycles_warm_cache 111376 cycles_writeattack_cache 97589
riscv_core_config rv32_i512b_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d4k benchmark g723_enc start
riscv_core_config rv32_i512b_d4k benchmark g723_enc stop
riscv_core_config rv32_i512b_d4k benchmark g723_enc cycles_cold_cache 1258315 cycles_warm_cache 1226814 cycles_writeattack_cache 1239658
riscv_core_config rv32_i512b_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d4k benchmark h264_dec start
riscv_core_config rv32_i512b_d4k benchmark h264_dec stop
riscv_core_config rv32_i512b_d4k benchmark h264_dec cycles_cold_cache 111845 cycles_warm_cache 111287 cycles_writeattack_cache 112170
riscv_core_config rv32_i512b_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d4k benchmark ndes start
riscv_core_config rv32_i512b_d4k benchmark ndes stop
riscv_core_config rv32_i512b_d4k benchmark ndes cycles_cold_cache 62008 cycles_warm_cache 39899 cycles_writeattack_cache 42347
riscv_core_config rv32_i512b_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d4k benchmark petrinet start
riscv_core_config rv32_i512b_d4k benchmark petrinet stop
riscv_core_config rv32_i512b_d4k benchmark petrinet cycles_cold_cache 2891 cycles_warm_cache 2339 cycles_writeattack_cache 2398
riscv_core_config rv32_i512b_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d4k benchmark statemate start
riscv_core_config rv32_i512b_d4k benchmark statemate stop
riscv_core_config rv32_i512b_d4k benchmark statemate cycles_cold_cache 286625 cycles_warm_cache 285918 cycles_writeattack_cache 286151
riscv_core_config rv32_i512b_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec cycles_cold_cache 8557 cycles_warm_cache 7807 cycles_writeattack_cache 9271
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d8k benchmark adpcm_enc start
riscv_core_config rv32_i512b_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d8k benchmark adpcm_enc cycles_cold_cache 15375 cycles_warm_cache 17000 cycles_writeattack_cache 18268
riscv_core_config rv32_i512b_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83947 cycles_warm_cache 84793 cycles_writeattack_cache 86394
riscv_core_config rv32_i512b_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d8k benchmark g723_enc start
riscv_core_config rv32_i512b_d8k benchmark g723_enc stop
riscv_core_config rv32_i512b_d8k benchmark g723_enc cycles_cold_cache 1258621 cycles_warm_cache 1227131 cycles_writeattack_cache 1239546
riscv_core_config rv32_i512b_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d8k benchmark h264_dec start
riscv_core_config rv32_i512b_d8k benchmark h264_dec stop
riscv_core_config rv32_i512b_d8k benchmark h264_dec cycles_cold_cache 111434 cycles_warm_cache 110184 cycles_writeattack_cache 111837
riscv_core_config rv32_i512b_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d8k benchmark ndes start
riscv_core_config rv32_i512b_d8k benchmark ndes stop
riscv_core_config rv32_i512b_d8k benchmark ndes cycles_cold_cache 60058 cycles_warm_cache 37645 cycles_writeattack_cache 40360
riscv_core_config rv32_i512b_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d8k benchmark petrinet start
riscv_core_config rv32_i512b_d8k benchmark petrinet stop
riscv_core_config rv32_i512b_d8k benchmark petrinet cycles_cold_cache 2893 cycles_warm_cache 2375 cycles_writeattack_cache 2404
riscv_core_config rv32_i512b_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d8k benchmark statemate start
riscv_core_config rv32_i512b_d8k benchmark statemate stop
riscv_core_config rv32_i512b_d8k benchmark statemate cycles_cold_cache 287595 cycles_warm_cache 286526 cycles_writeattack_cache 286955
riscv_core_config rv32_i512b_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec cycles_cold_cache 8619 cycles_warm_cache 7815 cycles_writeattack_cache 9054
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d16k benchmark adpcm_enc start
riscv_core_config rv32_i512b_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d16k benchmark adpcm_enc cycles_cold_cache 15703 cycles_warm_cache 17000 cycles_writeattack_cache 18180
riscv_core_config rv32_i512b_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d16k benchmark cjpeg_wrbmp cycles_cold_cache 83384 cycles_warm_cache 83866 cycles_writeattack_cache 85990
riscv_core_config rv32_i512b_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d16k benchmark g723_enc start
riscv_core_config rv32_i512b_d16k benchmark g723_enc stop
riscv_core_config rv32_i512b_d16k benchmark g723_enc cycles_cold_cache 1258883 cycles_warm_cache 1226814 cycles_writeattack_cache 1239523
riscv_core_config rv32_i512b_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d16k benchmark h264_dec start
riscv_core_config rv32_i512b_d16k benchmark h264_dec stop
riscv_core_config rv32_i512b_d16k benchmark h264_dec cycles_cold_cache 110671 cycles_warm_cache 110174 cycles_writeattack_cache 111636
riscv_core_config rv32_i512b_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d16k benchmark ndes start
riscv_core_config rv32_i512b_d16k benchmark ndes stop
riscv_core_config rv32_i512b_d16k benchmark ndes cycles_cold_cache 60341 cycles_warm_cache 37643 cycles_writeattack_cache 39944
riscv_core_config rv32_i512b_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d16k benchmark petrinet start
riscv_core_config rv32_i512b_d16k benchmark petrinet stop
riscv_core_config rv32_i512b_d16k benchmark petrinet cycles_cold_cache 2927 cycles_warm_cache 2375 cycles_writeattack_cache 2383
riscv_core_config rv32_i512b_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d16k benchmark statemate start
riscv_core_config rv32_i512b_d16k benchmark statemate stop
riscv_core_config rv32_i512b_d16k benchmark statemate cycles_cold_cache 287369 cycles_warm_cache 285918 cycles_writeattack_cache 286135
riscv_core_config rv32_i512b_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec cycles_cold_cache 8693 cycles_warm_cache 7809 cycles_writeattack_cache 9062
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d32k benchmark adpcm_enc start
riscv_core_config rv32_i512b_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d32k benchmark adpcm_enc cycles_cold_cache 15857 cycles_warm_cache 16984 cycles_writeattack_cache 18231
riscv_core_config rv32_i512b_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82577 cycles_warm_cache 82973 cycles_writeattack_cache 86195
riscv_core_config rv32_i512b_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d32k benchmark g723_enc start
riscv_core_config rv32_i512b_d32k benchmark g723_enc stop
riscv_core_config rv32_i512b_d32k benchmark g723_enc cycles_cold_cache 1258859 cycles_warm_cache 1226923 cycles_writeattack_cache 1239114
riscv_core_config rv32_i512b_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d32k benchmark h264_dec start
riscv_core_config rv32_i512b_d32k benchmark h264_dec stop
riscv_core_config rv32_i512b_d32k benchmark h264_dec cycles_cold_cache 110925 cycles_warm_cache 110190 cycles_writeattack_cache 111610
riscv_core_config rv32_i512b_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d32k benchmark ndes start
riscv_core_config rv32_i512b_d32k benchmark ndes stop
riscv_core_config rv32_i512b_d32k benchmark ndes cycles_cold_cache 60430 cycles_warm_cache 37643 cycles_writeattack_cache 39941
riscv_core_config rv32_i512b_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d32k benchmark petrinet start
riscv_core_config rv32_i512b_d32k benchmark petrinet stop
riscv_core_config rv32_i512b_d32k benchmark petrinet cycles_cold_cache 2923 cycles_warm_cache 2373 cycles_writeattack_cache 2376
riscv_core_config rv32_i512b_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d32k benchmark statemate start
riscv_core_config rv32_i512b_d32k benchmark statemate stop
riscv_core_config rv32_i512b_d32k benchmark statemate cycles_cold_cache 287259 cycles_warm_cache 286390 cycles_writeattack_cache 286651
riscv_core_config rv32_i512b_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec cycles_cold_cache 8677 cycles_warm_cache 7823 cycles_writeattack_cache 9053
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d64k benchmark adpcm_enc start
riscv_core_config rv32_i512b_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i512b_d64k benchmark adpcm_enc cycles_cold_cache 15875 cycles_warm_cache 17006 cycles_writeattack_cache 18228
riscv_core_config rv32_i512b_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i512b_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i512b_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i512b_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82455 cycles_warm_cache 82435 cycles_writeattack_cache 85983
riscv_core_config rv32_i512b_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i512b_d64k benchmark g723_enc start
riscv_core_config rv32_i512b_d64k benchmark g723_enc stop
riscv_core_config rv32_i512b_d64k benchmark g723_enc cycles_cold_cache 1258923 cycles_warm_cache 1226971 cycles_writeattack_cache 1239333
riscv_core_config rv32_i512b_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i512b_d64k benchmark h264_dec start
riscv_core_config rv32_i512b_d64k benchmark h264_dec stop
riscv_core_config rv32_i512b_d64k benchmark h264_dec cycles_cold_cache 110860 cycles_warm_cache 110178 cycles_writeattack_cache 111653
riscv_core_config rv32_i512b_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i512b_d64k benchmark ndes start
riscv_core_config rv32_i512b_d64k benchmark ndes stop
riscv_core_config rv32_i512b_d64k benchmark ndes cycles_cold_cache 60434 cycles_warm_cache 37641 cycles_writeattack_cache 39997
riscv_core_config rv32_i512b_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i512b_d64k benchmark petrinet start
riscv_core_config rv32_i512b_d64k benchmark petrinet stop
riscv_core_config rv32_i512b_d64k benchmark petrinet cycles_cold_cache 2927 cycles_warm_cache 2381 cycles_writeattack_cache 2398
riscv_core_config rv32_i512b_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i512b_d64k benchmark statemate start
riscv_core_config rv32_i512b_d64k benchmark statemate stop
riscv_core_config rv32_i512b_d64k benchmark statemate cycles_cold_cache 287803 cycles_warm_cache 286576 cycles_writeattack_cache 286867
riscv_core_config rv32_i512b_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec cycles_cold_cache 14134 cycles_warm_cache 13899 cycles_writeattack_cache 13979
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d128b benchmark adpcm_enc start
riscv_core_config rv32_i1k_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d128b benchmark adpcm_enc cycles_cold_cache 19827 cycles_warm_cache 22193 cycles_writeattack_cache 22359
riscv_core_config rv32_i1k_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d128b benchmark cjpeg_wrbmp cycles_cold_cache 716771 cycles_warm_cache 716301 cycles_writeattack_cache 716355
riscv_core_config rv32_i1k_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d128b benchmark g723_enc start
riscv_core_config rv32_i1k_d128b benchmark g723_enc stop
riscv_core_config rv32_i1k_d128b benchmark g723_enc cycles_cold_cache 1539576 cycles_warm_cache 1516673 cycles_writeattack_cache 1521592
riscv_core_config rv32_i1k_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d128b benchmark h264_dec start
riscv_core_config rv32_i1k_d128b benchmark h264_dec stop
riscv_core_config rv32_i1k_d128b benchmark h264_dec cycles_cold_cache 135180 cycles_warm_cache 134656 cycles_writeattack_cache 134876
riscv_core_config rv32_i1k_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d128b benchmark ndes start
riscv_core_config rv32_i1k_d128b benchmark ndes stop
riscv_core_config rv32_i1k_d128b benchmark ndes cycles_cold_cache 260784 cycles_warm_cache 140931 cycles_writeattack_cache 140965
riscv_core_config rv32_i1k_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d128b benchmark petrinet start
riscv_core_config rv32_i1k_d128b benchmark petrinet stop
riscv_core_config rv32_i1k_d128b benchmark petrinet cycles_cold_cache 1852 cycles_warm_cache 1379 cycles_writeattack_cache 1476
riscv_core_config rv32_i1k_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d128b benchmark statemate start
riscv_core_config rv32_i1k_d128b benchmark statemate stop
riscv_core_config rv32_i1k_d128b benchmark statemate cycles_cold_cache 418033 cycles_warm_cache 418154 cycles_writeattack_cache 418209
riscv_core_config rv32_i1k_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec cycles_cold_cache 12029 cycles_warm_cache 11843 cycles_writeattack_cache 11923
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d256b benchmark adpcm_enc start
riscv_core_config rv32_i1k_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d256b benchmark adpcm_enc cycles_cold_cache 18422 cycles_warm_cache 20802 cycles_writeattack_cache 20984
riscv_core_config rv32_i1k_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d256b benchmark cjpeg_wrbmp cycles_cold_cache 445436 cycles_warm_cache 445258 cycles_writeattack_cache 445075
riscv_core_config rv32_i1k_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d256b benchmark g723_enc start
riscv_core_config rv32_i1k_d256b benchmark g723_enc stop
riscv_core_config rv32_i1k_d256b benchmark g723_enc cycles_cold_cache 1337165 cycles_warm_cache 1309965 cycles_writeattack_cache 1320378
riscv_core_config rv32_i1k_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d256b benchmark h264_dec start
riscv_core_config rv32_i1k_d256b benchmark h264_dec stop
riscv_core_config rv32_i1k_d256b benchmark h264_dec cycles_cold_cache 118045 cycles_warm_cache 117439 cycles_writeattack_cache 117785
riscv_core_config rv32_i1k_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d256b benchmark ndes start
riscv_core_config rv32_i1k_d256b benchmark ndes stop
riscv_core_config rv32_i1k_d256b benchmark ndes cycles_cold_cache 166657 cycles_warm_cache 111794 cycles_writeattack_cache 112017
riscv_core_config rv32_i1k_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d256b benchmark petrinet start
riscv_core_config rv32_i1k_d256b benchmark petrinet stop
riscv_core_config rv32_i1k_d256b benchmark petrinet cycles_cold_cache 1878 cycles_warm_cache 1377 cycles_writeattack_cache 1476
riscv_core_config rv32_i1k_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d256b benchmark statemate start
riscv_core_config rv32_i1k_d256b benchmark statemate stop
riscv_core_config rv32_i1k_d256b benchmark statemate cycles_cold_cache 266046 cycles_warm_cache 266155 cycles_writeattack_cache 266396
riscv_core_config rv32_i1k_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec cycles_cold_cache 9103 cycles_warm_cache 8913 cycles_writeattack_cache 9278
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d512b benchmark adpcm_enc start
riscv_core_config rv32_i1k_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d512b benchmark adpcm_enc cycles_cold_cache 16466 cycles_warm_cache 18915 cycles_writeattack_cache 19373
riscv_core_config rv32_i1k_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d512b benchmark cjpeg_wrbmp cycles_cold_cache 290457 cycles_warm_cache 290681 cycles_writeattack_cache 290210
riscv_core_config rv32_i1k_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d512b benchmark g723_enc start
riscv_core_config rv32_i1k_d512b benchmark g723_enc stop
riscv_core_config rv32_i1k_d512b benchmark g723_enc cycles_cold_cache 1259961 cycles_warm_cache 1229851 cycles_writeattack_cache 1242540
riscv_core_config rv32_i1k_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d512b benchmark h264_dec start
riscv_core_config rv32_i1k_d512b benchmark h264_dec stop
riscv_core_config rv32_i1k_d512b benchmark h264_dec cycles_cold_cache 109602 cycles_warm_cache 108887 cycles_writeattack_cache 109334
riscv_core_config rv32_i1k_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d512b benchmark ndes start
riscv_core_config rv32_i1k_d512b benchmark ndes stop
riscv_core_config rv32_i1k_d512b benchmark ndes cycles_cold_cache 106357 cycles_warm_cache 82922 cycles_writeattack_cache 83258
riscv_core_config rv32_i1k_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d512b benchmark petrinet start
riscv_core_config rv32_i1k_d512b benchmark petrinet stop
riscv_core_config rv32_i1k_d512b benchmark petrinet cycles_cold_cache 1880 cycles_warm_cache 1375 cycles_writeattack_cache 1477
riscv_core_config rv32_i1k_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d512b benchmark statemate start
riscv_core_config rv32_i1k_d512b benchmark statemate stop
riscv_core_config rv32_i1k_d512b benchmark statemate cycles_cold_cache 266040 cycles_warm_cache 266159 cycles_writeattack_cache 266393
riscv_core_config rv32_i1k_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec cycles_cold_cache 7945 cycles_warm_cache 7814 cycles_writeattack_cache 8511
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d1k benchmark adpcm_enc start
riscv_core_config rv32_i1k_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d1k benchmark adpcm_enc cycles_cold_cache 15774 cycles_warm_cache 17948 cycles_writeattack_cache 18760
riscv_core_config rv32_i1k_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d1k benchmark cjpeg_wrbmp cycles_cold_cache 175993 cycles_warm_cache 176481 cycles_writeattack_cache 175968
riscv_core_config rv32_i1k_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d1k benchmark g723_enc start
riscv_core_config rv32_i1k_d1k benchmark g723_enc stop
riscv_core_config rv32_i1k_d1k benchmark g723_enc cycles_cold_cache 1246539 cycles_warm_cache 1217840 cycles_writeattack_cache 1235723
riscv_core_config rv32_i1k_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d1k benchmark h264_dec start
riscv_core_config rv32_i1k_d1k benchmark h264_dec stop
riscv_core_config rv32_i1k_d1k benchmark h264_dec cycles_cold_cache 103883 cycles_warm_cache 103213 cycles_writeattack_cache 103761
riscv_core_config rv32_i1k_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d1k benchmark ndes start
riscv_core_config rv32_i1k_d1k benchmark ndes stop
riscv_core_config rv32_i1k_d1k benchmark ndes cycles_cold_cache 70525 cycles_warm_cache 47141 cycles_writeattack_cache 47945
riscv_core_config rv32_i1k_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d1k benchmark petrinet start
riscv_core_config rv32_i1k_d1k benchmark petrinet stop
riscv_core_config rv32_i1k_d1k benchmark petrinet cycles_cold_cache 1876 cycles_warm_cache 1373 cycles_writeattack_cache 1476
riscv_core_config rv32_i1k_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d1k benchmark statemate start
riscv_core_config rv32_i1k_d1k benchmark statemate stop
riscv_core_config rv32_i1k_d1k benchmark statemate cycles_cold_cache 251885 cycles_warm_cache 251996 cycles_writeattack_cache 252463
riscv_core_config rv32_i1k_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec cycles_cold_cache 7611 cycles_warm_cache 7233 cycles_writeattack_cache 8500
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d2k benchmark adpcm_enc start
riscv_core_config rv32_i1k_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d2k benchmark adpcm_enc cycles_cold_cache 14590 cycles_warm_cache 16855 cycles_writeattack_cache 18256
riscv_core_config rv32_i1k_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122164 cycles_warm_cache 122943 cycles_writeattack_cache 122244
riscv_core_config rv32_i1k_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d2k benchmark g723_enc start
riscv_core_config rv32_i1k_d2k benchmark g723_enc stop
riscv_core_config rv32_i1k_d2k benchmark g723_enc cycles_cold_cache 1186271 cycles_warm_cache 1156751 cycles_writeattack_cache 1174265
riscv_core_config rv32_i1k_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d2k benchmark h264_dec start
riscv_core_config rv32_i1k_d2k benchmark h264_dec stop
riscv_core_config rv32_i1k_d2k benchmark h264_dec cycles_cold_cache 99263 cycles_warm_cache 98312 cycles_writeattack_cache 99292
riscv_core_config rv32_i1k_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d2k benchmark ndes start
riscv_core_config rv32_i1k_d2k benchmark ndes stop
riscv_core_config rv32_i1k_d2k benchmark ndes cycles_cold_cache 64601 cycles_warm_cache 40550 cycles_writeattack_cache 42130
riscv_core_config rv32_i1k_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d2k benchmark petrinet start
riscv_core_config rv32_i1k_d2k benchmark petrinet stop
riscv_core_config rv32_i1k_d2k benchmark petrinet cycles_cold_cache 1946 cycles_warm_cache 1381 cycles_writeattack_cache 1480
riscv_core_config rv32_i1k_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d2k benchmark statemate start
riscv_core_config rv32_i1k_d2k benchmark statemate stop
riscv_core_config rv32_i1k_d2k benchmark statemate cycles_cold_cache 252323 cycles_warm_cache 251994 cycles_writeattack_cache 252441
riscv_core_config rv32_i1k_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec cycles_cold_cache 8055 cycles_warm_cache 7230 cycles_writeattack_cache 8498
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d4k benchmark adpcm_enc start
riscv_core_config rv32_i1k_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d4k benchmark adpcm_enc cycles_cold_cache 15024 cycles_warm_cache 16845 cycles_writeattack_cache 18235
riscv_core_config rv32_i1k_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96254 cycles_warm_cache 110676 cycles_writeattack_cache 96955
riscv_core_config rv32_i1k_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d4k benchmark g723_enc start
riscv_core_config rv32_i1k_d4k benchmark g723_enc stop
riscv_core_config rv32_i1k_d4k benchmark g723_enc cycles_cold_cache 1185007 cycles_warm_cache 1150839 cycles_writeattack_cache 1167991
riscv_core_config rv32_i1k_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d4k benchmark h264_dec start
riscv_core_config rv32_i1k_d4k benchmark h264_dec stop
riscv_core_config rv32_i1k_d4k benchmark h264_dec cycles_cold_cache 98997 cycles_warm_cache 97990 cycles_writeattack_cache 99038
riscv_core_config rv32_i1k_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d4k benchmark ndes start
riscv_core_config rv32_i1k_d4k benchmark ndes stop
riscv_core_config rv32_i1k_d4k benchmark ndes cycles_cold_cache 60428 cycles_warm_cache 39464 cycles_writeattack_cache 41902
riscv_core_config rv32_i1k_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d4k benchmark petrinet start
riscv_core_config rv32_i1k_d4k benchmark petrinet stop
riscv_core_config rv32_i1k_d4k benchmark petrinet cycles_cold_cache 2364 cycles_warm_cache 1381 cycles_writeattack_cache 1476
riscv_core_config rv32_i1k_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d4k benchmark statemate start
riscv_core_config rv32_i1k_d4k benchmark statemate stop
riscv_core_config rv32_i1k_d4k benchmark statemate cycles_cold_cache 253099 cycles_warm_cache 251996 cycles_writeattack_cache 252453
riscv_core_config rv32_i1k_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec cycles_cold_cache 7895 cycles_warm_cache 6833 cycles_writeattack_cache 8291
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d8k benchmark adpcm_enc start
riscv_core_config rv32_i1k_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d8k benchmark adpcm_enc cycles_cold_cache 15240 cycles_warm_cache 16847 cycles_writeattack_cache 18109
riscv_core_config rv32_i1k_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83607 cycles_warm_cache 84087 cycles_writeattack_cache 85750
riscv_core_config rv32_i1k_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d8k benchmark g723_enc start
riscv_core_config rv32_i1k_d8k benchmark g723_enc stop
riscv_core_config rv32_i1k_d8k benchmark g723_enc cycles_cold_cache 1185235 cycles_warm_cache 1150849 cycles_writeattack_cache 1167615
riscv_core_config rv32_i1k_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d8k benchmark h264_dec start
riscv_core_config rv32_i1k_d8k benchmark h264_dec stop
riscv_core_config rv32_i1k_d8k benchmark h264_dec cycles_cold_cache 98626 cycles_warm_cache 96942 cycles_writeattack_cache 98661
riscv_core_config rv32_i1k_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d8k benchmark ndes start
riscv_core_config rv32_i1k_d8k benchmark ndes stop
riscv_core_config rv32_i1k_d8k benchmark ndes cycles_cold_cache 58518 cycles_warm_cache 37201 cycles_writeattack_cache 39921
riscv_core_config rv32_i1k_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d8k benchmark petrinet start
riscv_core_config rv32_i1k_d8k benchmark petrinet stop
riscv_core_config rv32_i1k_d8k benchmark petrinet cycles_cold_cache 2364 cycles_warm_cache 1411 cycles_writeattack_cache 1476
riscv_core_config rv32_i1k_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d8k benchmark statemate start
riscv_core_config rv32_i1k_d8k benchmark statemate stop
riscv_core_config rv32_i1k_d8k benchmark statemate cycles_cold_cache 253279 cycles_warm_cache 252030 cycles_writeattack_cache 252441
riscv_core_config rv32_i1k_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec cycles_cold_cache 7971 cycles_warm_cache 6833 cycles_writeattack_cache 8069
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d16k benchmark adpcm_enc start
riscv_core_config rv32_i1k_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d16k benchmark adpcm_enc cycles_cold_cache 15554 cycles_warm_cache 16853 cycles_writeattack_cache 18050
riscv_core_config rv32_i1k_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d16k benchmark cjpeg_wrbmp cycles_cold_cache 83038 cycles_warm_cache 83180 cycles_writeattack_cache 85351
riscv_core_config rv32_i1k_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d16k benchmark g723_enc start
riscv_core_config rv32_i1k_d16k benchmark g723_enc stop
riscv_core_config rv32_i1k_d16k benchmark g723_enc cycles_cold_cache 1185205 cycles_warm_cache 1150689 cycles_writeattack_cache 1167301
riscv_core_config rv32_i1k_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d16k benchmark h264_dec start
riscv_core_config rv32_i1k_d16k benchmark h264_dec stop
riscv_core_config rv32_i1k_d16k benchmark h264_dec cycles_cold_cache 97854 cycles_warm_cache 96942 cycles_writeattack_cache 98483
riscv_core_config rv32_i1k_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d16k benchmark ndes start
riscv_core_config rv32_i1k_d16k benchmark ndes stop
riscv_core_config rv32_i1k_d16k benchmark ndes cycles_cold_cache 58772 cycles_warm_cache 37203 cycles_writeattack_cache 39488
riscv_core_config rv32_i1k_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d16k benchmark petrinet start
riscv_core_config rv32_i1k_d16k benchmark petrinet stop
riscv_core_config rv32_i1k_d16k benchmark petrinet cycles_cold_cache 2396 cycles_warm_cache 1405 cycles_writeattack_cache 1464
riscv_core_config rv32_i1k_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d16k benchmark statemate start
riscv_core_config rv32_i1k_d16k benchmark statemate stop
riscv_core_config rv32_i1k_d16k benchmark statemate cycles_cold_cache 253315 cycles_warm_cache 251918 cycles_writeattack_cache 252237
riscv_core_config rv32_i1k_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec cycles_cold_cache 8019 cycles_warm_cache 6829 cycles_writeattack_cache 8087
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d32k benchmark adpcm_enc start
riscv_core_config rv32_i1k_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d32k benchmark adpcm_enc cycles_cold_cache 15710 cycles_warm_cache 16849 cycles_writeattack_cache 18080
riscv_core_config rv32_i1k_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82220 cycles_warm_cache 82315 cycles_writeattack_cache 85580
riscv_core_config rv32_i1k_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d32k benchmark g723_enc start
riscv_core_config rv32_i1k_d32k benchmark g723_enc stop
riscv_core_config rv32_i1k_d32k benchmark g723_enc cycles_cold_cache 1185638 cycles_warm_cache 1150923 cycles_writeattack_cache 1167668
riscv_core_config rv32_i1k_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d32k benchmark h264_dec start
riscv_core_config rv32_i1k_d32k benchmark h264_dec stop
riscv_core_config rv32_i1k_d32k benchmark h264_dec cycles_cold_cache 98092 cycles_warm_cache 96942 cycles_writeattack_cache 98484
riscv_core_config rv32_i1k_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d32k benchmark ndes start
riscv_core_config rv32_i1k_d32k benchmark ndes stop
riscv_core_config rv32_i1k_d32k benchmark ndes cycles_cold_cache 58863 cycles_warm_cache 37213 cycles_writeattack_cache 39475
riscv_core_config rv32_i1k_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d32k benchmark petrinet start
riscv_core_config rv32_i1k_d32k benchmark petrinet stop
riscv_core_config rv32_i1k_d32k benchmark petrinet cycles_cold_cache 2398 cycles_warm_cache 1417 cycles_writeattack_cache 1452
riscv_core_config rv32_i1k_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d32k benchmark statemate start
riscv_core_config rv32_i1k_d32k benchmark statemate stop
riscv_core_config rv32_i1k_d32k benchmark statemate cycles_cold_cache 253557 cycles_warm_cache 252136 cycles_writeattack_cache 252433
riscv_core_config rv32_i1k_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec cycles_cold_cache 8021 cycles_warm_cache 6829 cycles_writeattack_cache 8108
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d64k benchmark adpcm_enc start
riscv_core_config rv32_i1k_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i1k_d64k benchmark adpcm_enc cycles_cold_cache 15720 cycles_warm_cache 16839 cycles_writeattack_cache 18079
riscv_core_config rv32_i1k_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i1k_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i1k_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i1k_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82123 cycles_warm_cache 81763 cycles_writeattack_cache 85356
riscv_core_config rv32_i1k_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i1k_d64k benchmark g723_enc start
riscv_core_config rv32_i1k_d64k benchmark g723_enc stop
riscv_core_config rv32_i1k_d64k benchmark g723_enc cycles_cold_cache 1185403 cycles_warm_cache 1150691 cycles_writeattack_cache 1167380
riscv_core_config rv32_i1k_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i1k_d64k benchmark h264_dec start
riscv_core_config rv32_i1k_d64k benchmark h264_dec stop
riscv_core_config rv32_i1k_d64k benchmark h264_dec cycles_cold_cache 98034 cycles_warm_cache 96942 cycles_writeattack_cache 98513
riscv_core_config rv32_i1k_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i1k_d64k benchmark ndes start
riscv_core_config rv32_i1k_d64k benchmark ndes stop
riscv_core_config rv32_i1k_d64k benchmark ndes cycles_cold_cache 58886 cycles_warm_cache 37207 cycles_writeattack_cache 39556
riscv_core_config rv32_i1k_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i1k_d64k benchmark petrinet start
riscv_core_config rv32_i1k_d64k benchmark petrinet stop
riscv_core_config rv32_i1k_d64k benchmark petrinet cycles_cold_cache 2396 cycles_warm_cache 1407 cycles_writeattack_cache 1482
riscv_core_config rv32_i1k_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i1k_d64k benchmark statemate start
riscv_core_config rv32_i1k_d64k benchmark statemate stop
riscv_core_config rv32_i1k_d64k benchmark statemate cycles_cold_cache 253343 cycles_warm_cache 251914 cycles_writeattack_cache 252229
riscv_core_config rv32_i1k_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec cycles_cold_cache 13200 cycles_warm_cache 12342 cycles_writeattack_cache 12501
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d128b benchmark adpcm_enc start
riscv_core_config rv32_i2k_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d128b benchmark adpcm_enc cycles_cold_cache 18573 cycles_warm_cache 19816 cycles_writeattack_cache 20071
riscv_core_config rv32_i2k_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d128b benchmark cjpeg_wrbmp cycles_cold_cache 716778 cycles_warm_cache 716301 cycles_writeattack_cache 716362
riscv_core_config rv32_i2k_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d128b benchmark g723_enc start
riscv_core_config rv32_i2k_d128b benchmark g723_enc stop
riscv_core_config rv32_i2k_d128b benchmark g723_enc cycles_cold_cache 1257815 cycles_warm_cache 1260234 cycles_writeattack_cache 1252918
riscv_core_config rv32_i2k_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d128b benchmark h264_dec start
riscv_core_config rv32_i2k_d128b benchmark h264_dec stop
riscv_core_config rv32_i2k_d128b benchmark h264_dec cycles_cold_cache 135210 cycles_warm_cache 134765 cycles_writeattack_cache 134798
riscv_core_config rv32_i2k_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d128b benchmark ndes start
riscv_core_config rv32_i2k_d128b benchmark ndes stop
riscv_core_config rv32_i2k_d128b benchmark ndes cycles_cold_cache 257767 cycles_warm_cache 137511 cycles_writeattack_cache 137664
riscv_core_config rv32_i2k_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d128b benchmark petrinet start
riscv_core_config rv32_i2k_d128b benchmark petrinet stop
riscv_core_config rv32_i2k_d128b benchmark petrinet cycles_cold_cache 1710 cycles_warm_cache 1080 cycles_writeattack_cache 1232
riscv_core_config rv32_i2k_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d128b benchmark statemate start
riscv_core_config rv32_i2k_d128b benchmark statemate stop
riscv_core_config rv32_i2k_d128b benchmark statemate cycles_cold_cache 334699 cycles_warm_cache 333653 cycles_writeattack_cache 333830
riscv_core_config rv32_i2k_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec cycles_cold_cache 11156 cycles_warm_cache 10297 cycles_writeattack_cache 10498
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d256b benchmark adpcm_enc start
riscv_core_config rv32_i2k_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d256b benchmark adpcm_enc cycles_cold_cache 17200 cycles_warm_cache 18525 cycles_writeattack_cache 18790
riscv_core_config rv32_i2k_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d256b benchmark cjpeg_wrbmp cycles_cold_cache 445174 cycles_warm_cache 445170 cycles_writeattack_cache 444791
riscv_core_config rv32_i2k_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d256b benchmark g723_enc start
riscv_core_config rv32_i2k_d256b benchmark g723_enc stop
riscv_core_config rv32_i2k_d256b benchmark g723_enc cycles_cold_cache 1055404 cycles_warm_cache 1053808 cycles_writeattack_cache 1051471
riscv_core_config rv32_i2k_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d256b benchmark h264_dec start
riscv_core_config rv32_i2k_d256b benchmark h264_dec stop
riscv_core_config rv32_i2k_d256b benchmark h264_dec cycles_cold_cache 118052 cycles_warm_cache 117481 cycles_writeattack_cache 117621
riscv_core_config rv32_i2k_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d256b benchmark ndes start
riscv_core_config rv32_i2k_d256b benchmark ndes stop
riscv_core_config rv32_i2k_d256b benchmark ndes cycles_cold_cache 163573 cycles_warm_cache 108457 cycles_writeattack_cache 108677
riscv_core_config rv32_i2k_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d256b benchmark petrinet start
riscv_core_config rv32_i2k_d256b benchmark petrinet stop
riscv_core_config rv32_i2k_d256b benchmark petrinet cycles_cold_cache 1728 cycles_warm_cache 1080 cycles_writeattack_cache 1230
riscv_core_config rv32_i2k_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d256b benchmark statemate start
riscv_core_config rv32_i2k_d256b benchmark statemate stop
riscv_core_config rv32_i2k_d256b benchmark statemate cycles_cold_cache 182335 cycles_warm_cache 181354 cycles_writeattack_cache 181757
riscv_core_config rv32_i2k_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec cycles_cold_cache 8236 cycles_warm_cache 7427 cycles_writeattack_cache 7889
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d512b benchmark adpcm_enc start
riscv_core_config rv32_i2k_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d512b benchmark adpcm_enc cycles_cold_cache 15285 cycles_warm_cache 16696 cycles_writeattack_cache 17249
riscv_core_config rv32_i2k_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d512b benchmark cjpeg_wrbmp cycles_cold_cache 290297 cycles_warm_cache 290701 cycles_writeattack_cache 290106
riscv_core_config rv32_i2k_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d512b benchmark g723_enc start
riscv_core_config rv32_i2k_d512b benchmark g723_enc stop
riscv_core_config rv32_i2k_d512b benchmark g723_enc cycles_cold_cache 978179 cycles_warm_cache 973767 cycles_writeattack_cache 973914
riscv_core_config rv32_i2k_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d512b benchmark h264_dec start
riscv_core_config rv32_i2k_d512b benchmark h264_dec stop
riscv_core_config rv32_i2k_d512b benchmark h264_dec cycles_cold_cache 109598 cycles_warm_cache 108918 cycles_writeattack_cache 109209
riscv_core_config rv32_i2k_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d512b benchmark ndes start
riscv_core_config rv32_i2k_d512b benchmark ndes stop
riscv_core_config rv32_i2k_d512b benchmark ndes cycles_cold_cache 103385 cycles_warm_cache 79587 cycles_writeattack_cache 79920
riscv_core_config rv32_i2k_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d512b benchmark petrinet start
riscv_core_config rv32_i2k_d512b benchmark petrinet stop
riscv_core_config rv32_i2k_d512b benchmark petrinet cycles_cold_cache 1736 cycles_warm_cache 1080 cycles_writeattack_cache 1230
riscv_core_config rv32_i2k_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d512b benchmark statemate start
riscv_core_config rv32_i2k_d512b benchmark statemate stop
riscv_core_config rv32_i2k_d512b benchmark statemate cycles_cold_cache 182354 cycles_warm_cache 181354 cycles_writeattack_cache 181757
riscv_core_config rv32_i2k_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec cycles_cold_cache 7082 cycles_warm_cache 6336 cycles_writeattack_cache 7133
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d1k benchmark adpcm_enc start
riscv_core_config rv32_i2k_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d1k benchmark adpcm_enc cycles_cold_cache 14615 cycles_warm_cache 15706 cycles_writeattack_cache 16591
riscv_core_config rv32_i2k_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176025 cycles_warm_cache 176532 cycles_writeattack_cache 175917
riscv_core_config rv32_i2k_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d1k benchmark g723_enc start
riscv_core_config rv32_i2k_d1k benchmark g723_enc stop
riscv_core_config rv32_i2k_d1k benchmark g723_enc cycles_cold_cache 964578 cycles_warm_cache 961677 cycles_writeattack_cache 967186
riscv_core_config rv32_i2k_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d1k benchmark h264_dec start
riscv_core_config rv32_i2k_d1k benchmark h264_dec stop
riscv_core_config rv32_i2k_d1k benchmark h264_dec cycles_cold_cache 103874 cycles_warm_cache 103231 cycles_writeattack_cache 103692
riscv_core_config rv32_i2k_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d1k benchmark ndes start
riscv_core_config rv32_i2k_d1k benchmark ndes stop
riscv_core_config rv32_i2k_d1k benchmark ndes cycles_cold_cache 67516 cycles_warm_cache 43721 cycles_writeattack_cache 44690
riscv_core_config rv32_i2k_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d1k benchmark petrinet start
riscv_core_config rv32_i2k_d1k benchmark petrinet stop
riscv_core_config rv32_i2k_d1k benchmark petrinet cycles_cold_cache 1730 cycles_warm_cache 1080 cycles_writeattack_cache 1230
riscv_core_config rv32_i2k_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d1k benchmark statemate start
riscv_core_config rv32_i2k_d1k benchmark statemate stop
riscv_core_config rv32_i2k_d1k benchmark statemate cycles_cold_cache 167904 cycles_warm_cache 166916 cycles_writeattack_cache 167519
riscv_core_config rv32_i2k_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec cycles_cold_cache 6744 cycles_warm_cache 5764 cycles_writeattack_cache 7119
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d2k benchmark adpcm_enc start
riscv_core_config rv32_i2k_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d2k benchmark adpcm_enc cycles_cold_cache 13419 cycles_warm_cache 14617 cycles_writeattack_cache 16101
riscv_core_config rv32_i2k_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122164 cycles_warm_cache 122923 cycles_writeattack_cache 122195
riscv_core_config rv32_i2k_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d2k benchmark g723_enc start
riscv_core_config rv32_i2k_d2k benchmark g723_enc stop
riscv_core_config rv32_i2k_d2k benchmark g723_enc cycles_cold_cache 904277 cycles_warm_cache 900609 cycles_writeattack_cache 905505
riscv_core_config rv32_i2k_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d2k benchmark h264_dec start
riscv_core_config rv32_i2k_d2k benchmark h264_dec stop
riscv_core_config rv32_i2k_d2k benchmark h264_dec cycles_cold_cache 99255 cycles_warm_cache 98309 cycles_writeattack_cache 99213
riscv_core_config rv32_i2k_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d2k benchmark ndes start
riscv_core_config rv32_i2k_d2k benchmark ndes stop
riscv_core_config rv32_i2k_d2k benchmark ndes cycles_cold_cache 61575 cycles_warm_cache 37163 cycles_writeattack_cache 38848
riscv_core_config rv32_i2k_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d2k benchmark petrinet start
riscv_core_config rv32_i2k_d2k benchmark petrinet stop
riscv_core_config rv32_i2k_d2k benchmark petrinet cycles_cold_cache 1796 cycles_warm_cache 1080 cycles_writeattack_cache 1230
riscv_core_config rv32_i2k_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d2k benchmark statemate start
riscv_core_config rv32_i2k_d2k benchmark statemate stop
riscv_core_config rv32_i2k_d2k benchmark statemate cycles_cold_cache 168480 cycles_warm_cache 166928 cycles_writeattack_cache 167487
riscv_core_config rv32_i2k_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec cycles_cold_cache 7188 cycles_warm_cache 5761 cycles_writeattack_cache 7116
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d4k benchmark adpcm_enc start
riscv_core_config rv32_i2k_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d4k benchmark adpcm_enc cycles_cold_cache 13841 cycles_warm_cache 14619 cycles_writeattack_cache 16113
riscv_core_config rv32_i2k_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96252 cycles_warm_cache 110649 cycles_writeattack_cache 96881
riscv_core_config rv32_i2k_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d4k benchmark g723_enc start
riscv_core_config rv32_i2k_d4k benchmark g723_enc stop
riscv_core_config rv32_i2k_d4k benchmark g723_enc cycles_cold_cache 903147 cycles_warm_cache 894815 cycles_writeattack_cache 899248
riscv_core_config rv32_i2k_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d4k benchmark h264_dec start
riscv_core_config rv32_i2k_d4k benchmark h264_dec stop
riscv_core_config rv32_i2k_d4k benchmark h264_dec cycles_cold_cache 98999 cycles_warm_cache 97987 cycles_writeattack_cache 98949
riscv_core_config rv32_i2k_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d4k benchmark ndes start
riscv_core_config rv32_i2k_d4k benchmark ndes stop
riscv_core_config rv32_i2k_d4k benchmark ndes cycles_cold_cache 57388 cycles_warm_cache 36077 cycles_writeattack_cache 38620
riscv_core_config rv32_i2k_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d4k benchmark petrinet start
riscv_core_config rv32_i2k_d4k benchmark petrinet stop
riscv_core_config rv32_i2k_d4k benchmark petrinet cycles_cold_cache 2226 cycles_warm_cache 1080 cycles_writeattack_cache 1230
riscv_core_config rv32_i2k_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d4k benchmark statemate start
riscv_core_config rv32_i2k_d4k benchmark statemate stop
riscv_core_config rv32_i2k_d4k benchmark statemate cycles_cold_cache 169200 cycles_warm_cache 166928 cycles_writeattack_cache 167487
riscv_core_config rv32_i2k_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec cycles_cold_cache 7032 cycles_warm_cache 5361 cycles_writeattack_cache 6933
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d8k benchmark adpcm_enc start
riscv_core_config rv32_i2k_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d8k benchmark adpcm_enc cycles_cold_cache 14071 cycles_warm_cache 14619 cycles_writeattack_cache 16001
riscv_core_config rv32_i2k_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83604 cycles_warm_cache 84093 cycles_writeattack_cache 85715
riscv_core_config rv32_i2k_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d8k benchmark g723_enc start
riscv_core_config rv32_i2k_d8k benchmark g723_enc stop
riscv_core_config rv32_i2k_d8k benchmark g723_enc cycles_cold_cache 903337 cycles_warm_cache 894749 cycles_writeattack_cache 899089
riscv_core_config rv32_i2k_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d8k benchmark h264_dec start
riscv_core_config rv32_i2k_d8k benchmark h264_dec stop
riscv_core_config rv32_i2k_d8k benchmark h264_dec cycles_cold_cache 98362 cycles_warm_cache 96990 cycles_writeattack_cache 98485
riscv_core_config rv32_i2k_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d8k benchmark ndes start
riscv_core_config rv32_i2k_d8k benchmark ndes stop
riscv_core_config rv32_i2k_d8k benchmark ndes cycles_cold_cache 55634 cycles_warm_cache 33817 cycles_writeattack_cache 36843
riscv_core_config rv32_i2k_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d8k benchmark petrinet start
riscv_core_config rv32_i2k_d8k benchmark petrinet stop
riscv_core_config rv32_i2k_d8k benchmark petrinet cycles_cold_cache 2268 cycles_warm_cache 1080 cycles_writeattack_cache 1218
riscv_core_config rv32_i2k_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d8k benchmark statemate start
riscv_core_config rv32_i2k_d8k benchmark statemate stop
riscv_core_config rv32_i2k_d8k benchmark statemate cycles_cold_cache 169480 cycles_warm_cache 167190 cycles_writeattack_cache 167586
riscv_core_config rv32_i2k_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec cycles_cold_cache 7106 cycles_warm_cache 5373 cycles_writeattack_cache 6706
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d16k benchmark adpcm_enc start
riscv_core_config rv32_i2k_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d16k benchmark adpcm_enc cycles_cold_cache 14387 cycles_warm_cache 14617 cycles_writeattack_cache 15895
riscv_core_config rv32_i2k_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d16k benchmark cjpeg_wrbmp cycles_cold_cache 83044 cycles_warm_cache 83196 cycles_writeattack_cache 85319
riscv_core_config rv32_i2k_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d16k benchmark g723_enc start
riscv_core_config rv32_i2k_d16k benchmark g723_enc stop
riscv_core_config rv32_i2k_d16k benchmark g723_enc cycles_cold_cache 903473 cycles_warm_cache 894749 cycles_writeattack_cache 898974
riscv_core_config rv32_i2k_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d16k benchmark h264_dec start
riscv_core_config rv32_i2k_d16k benchmark h264_dec stop
riscv_core_config rv32_i2k_d16k benchmark h264_dec cycles_cold_cache 97913 cycles_warm_cache 96942 cycles_writeattack_cache 98362
riscv_core_config rv32_i2k_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d16k benchmark ndes start
riscv_core_config rv32_i2k_d16k benchmark ndes stop
riscv_core_config rv32_i2k_d16k benchmark ndes cycles_cold_cache 55752 cycles_warm_cache 33817 cycles_writeattack_cache 36348
riscv_core_config rv32_i2k_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d16k benchmark petrinet start
riscv_core_config rv32_i2k_d16k benchmark petrinet stop
riscv_core_config rv32_i2k_d16k benchmark petrinet cycles_cold_cache 2222 cycles_warm_cache 1112 cycles_writeattack_cache 1208
riscv_core_config rv32_i2k_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d16k benchmark statemate start
riscv_core_config rv32_i2k_d16k benchmark statemate stop
riscv_core_config rv32_i2k_d16k benchmark statemate cycles_cold_cache 169512 cycles_warm_cache 167054 cycles_writeattack_cache 167437
riscv_core_config rv32_i2k_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec cycles_cold_cache 7158 cycles_warm_cache 5361 cycles_writeattack_cache 6707
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d32k benchmark adpcm_enc start
riscv_core_config rv32_i2k_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d32k benchmark adpcm_enc cycles_cold_cache 14539 cycles_warm_cache 14619 cycles_writeattack_cache 15942
riscv_core_config rv32_i2k_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82214 cycles_warm_cache 82302 cycles_writeattack_cache 85507
riscv_core_config rv32_i2k_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d32k benchmark g723_enc start
riscv_core_config rv32_i2k_d32k benchmark g723_enc stop
riscv_core_config rv32_i2k_d32k benchmark g723_enc cycles_cold_cache 903576 cycles_warm_cache 894685 cycles_writeattack_cache 898995
riscv_core_config rv32_i2k_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d32k benchmark h264_dec start
riscv_core_config rv32_i2k_d32k benchmark h264_dec stop
riscv_core_config rv32_i2k_d32k benchmark h264_dec cycles_cold_cache 98050 cycles_warm_cache 96942 cycles_writeattack_cache 98393
riscv_core_config rv32_i2k_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d32k benchmark ndes start
riscv_core_config rv32_i2k_d32k benchmark ndes stop
riscv_core_config rv32_i2k_d32k benchmark ndes cycles_cold_cache 55825 cycles_warm_cache 33817 cycles_writeattack_cache 36209
riscv_core_config rv32_i2k_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d32k benchmark petrinet start
riscv_core_config rv32_i2k_d32k benchmark petrinet stop
riscv_core_config rv32_i2k_d32k benchmark petrinet cycles_cold_cache 2252 cycles_warm_cache 1112 cycles_writeattack_cache 1211
riscv_core_config rv32_i2k_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d32k benchmark statemate start
riscv_core_config rv32_i2k_d32k benchmark statemate stop
riscv_core_config rv32_i2k_d32k benchmark statemate cycles_cold_cache 169650 cycles_warm_cache 167054 cycles_writeattack_cache 167449
riscv_core_config rv32_i2k_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec cycles_cold_cache 7164 cycles_warm_cache 5363 cycles_writeattack_cache 6704
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d64k benchmark adpcm_enc start
riscv_core_config rv32_i2k_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i2k_d64k benchmark adpcm_enc cycles_cold_cache 14547 cycles_warm_cache 14617 cycles_writeattack_cache 15949
riscv_core_config rv32_i2k_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i2k_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i2k_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i2k_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82103 cycles_warm_cache 81743 cycles_writeattack_cache 85336
riscv_core_config rv32_i2k_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i2k_d64k benchmark g723_enc start
riscv_core_config rv32_i2k_d64k benchmark g723_enc stop
riscv_core_config rv32_i2k_d64k benchmark g723_enc cycles_cold_cache 903751 cycles_warm_cache 894685 cycles_writeattack_cache 898873
riscv_core_config rv32_i2k_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i2k_d64k benchmark h264_dec start
riscv_core_config rv32_i2k_d64k benchmark h264_dec stop
riscv_core_config rv32_i2k_d64k benchmark h264_dec cycles_cold_cache 98034 cycles_warm_cache 96942 cycles_writeattack_cache 98434
riscv_core_config rv32_i2k_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i2k_d64k benchmark ndes start
riscv_core_config rv32_i2k_d64k benchmark ndes stop
riscv_core_config rv32_i2k_d64k benchmark ndes cycles_cold_cache 55825 cycles_warm_cache 33817 cycles_writeattack_cache 36238
riscv_core_config rv32_i2k_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i2k_d64k benchmark petrinet start
riscv_core_config rv32_i2k_d64k benchmark petrinet stop
riscv_core_config rv32_i2k_d64k benchmark petrinet cycles_cold_cache 2248 cycles_warm_cache 1114 cycles_writeattack_cache 1206
riscv_core_config rv32_i2k_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i2k_d64k benchmark statemate start
riscv_core_config rv32_i2k_d64k benchmark statemate stop
riscv_core_config rv32_i2k_d64k benchmark statemate cycles_cold_cache 169642 cycles_warm_cache 167068 cycles_writeattack_cache 167486
riscv_core_config rv32_i2k_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec cycles_cold_cache 12895 cycles_warm_cache 11842 cycles_writeattack_cache 11928
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d128b benchmark adpcm_enc start
riscv_core_config rv32_i4k_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d128b benchmark adpcm_enc cycles_cold_cache 18008 cycles_warm_cache 18982 cycles_writeattack_cache 19144
riscv_core_config rv32_i4k_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d128b benchmark cjpeg_wrbmp cycles_cold_cache 716924 cycles_warm_cache 716301 cycles_writeattack_cache 716393
riscv_core_config rv32_i4k_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d128b benchmark g723_enc start
riscv_core_config rv32_i4k_d128b benchmark g723_enc stop
riscv_core_config rv32_i4k_d128b benchmark g723_enc cycles_cold_cache 972339 cycles_warm_cache 973965 cycles_writeattack_cache 966413
riscv_core_config rv32_i4k_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d128b benchmark h264_dec start
riscv_core_config rv32_i4k_d128b benchmark h264_dec stop
riscv_core_config rv32_i4k_d128b benchmark h264_dec cycles_cold_cache 135144 cycles_warm_cache 134738 cycles_writeattack_cache 134797
riscv_core_config rv32_i4k_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d128b benchmark ndes start
riscv_core_config rv32_i4k_d128b benchmark ndes stop
riscv_core_config rv32_i4k_d128b benchmark ndes cycles_cold_cache 257620 cycles_warm_cache 137511 cycles_writeattack_cache 137588
riscv_core_config rv32_i4k_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d128b benchmark petrinet start
riscv_core_config rv32_i4k_d128b benchmark petrinet stop
riscv_core_config rv32_i4k_d128b benchmark petrinet cycles_cold_cache 1513 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i4k_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d128b benchmark statemate start
riscv_core_config rv32_i4k_d128b benchmark statemate stop
riscv_core_config rv32_i4k_d128b benchmark statemate cycles_cold_cache 280134 cycles_warm_cache 278271 cycles_writeattack_cache 278237
riscv_core_config rv32_i4k_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec cycles_cold_cache 10843 cycles_warm_cache 9801 cycles_writeattack_cache 9883
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d256b benchmark adpcm_enc start
riscv_core_config rv32_i4k_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d256b benchmark adpcm_enc cycles_cold_cache 16640 cycles_warm_cache 17701 cycles_writeattack_cache 17875
riscv_core_config rv32_i4k_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d256b benchmark cjpeg_wrbmp cycles_cold_cache 445154 cycles_warm_cache 445003 cycles_writeattack_cache 444861
riscv_core_config rv32_i4k_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d256b benchmark g723_enc start
riscv_core_config rv32_i4k_d256b benchmark g723_enc stop
riscv_core_config rv32_i4k_d256b benchmark g723_enc cycles_cold_cache 761877 cycles_warm_cache 759345 cycles_writeattack_cache 757074
riscv_core_config rv32_i4k_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d256b benchmark h264_dec start
riscv_core_config rv32_i4k_d256b benchmark h264_dec stop
riscv_core_config rv32_i4k_d256b benchmark h264_dec cycles_cold_cache 118088 cycles_warm_cache 117487 cycles_writeattack_cache 117616
riscv_core_config rv32_i4k_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d256b benchmark ndes start
riscv_core_config rv32_i4k_d256b benchmark ndes stop
riscv_core_config rv32_i4k_d256b benchmark ndes cycles_cold_cache 163659 cycles_warm_cache 108436 cycles_writeattack_cache 108618
riscv_core_config rv32_i4k_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d256b benchmark petrinet start
riscv_core_config rv32_i4k_d256b benchmark petrinet stop
riscv_core_config rv32_i4k_d256b benchmark petrinet cycles_cold_cache 1539 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i4k_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d256b benchmark statemate start
riscv_core_config rv32_i4k_d256b benchmark statemate stop
riscv_core_config rv32_i4k_d256b benchmark statemate cycles_cold_cache 128720 cycles_warm_cache 126902 cycles_writeattack_cache 127060
riscv_core_config rv32_i4k_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec cycles_cold_cache 7945 cycles_warm_cache 6941 cycles_writeattack_cache 7289
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d512b benchmark adpcm_enc start
riscv_core_config rv32_i4k_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d512b benchmark adpcm_enc cycles_cold_cache 14715 cycles_warm_cache 15858 cycles_writeattack_cache 16319
riscv_core_config rv32_i4k_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d512b benchmark cjpeg_wrbmp cycles_cold_cache 290445 cycles_warm_cache 290576 cycles_writeattack_cache 290125
riscv_core_config rv32_i4k_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d512b benchmark g723_enc start
riscv_core_config rv32_i4k_d512b benchmark g723_enc stop
riscv_core_config rv32_i4k_d512b benchmark g723_enc cycles_cold_cache 684677 cycles_warm_cache 679398 cycles_writeattack_cache 679342
riscv_core_config rv32_i4k_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d512b benchmark h264_dec start
riscv_core_config rv32_i4k_d512b benchmark h264_dec stop
riscv_core_config rv32_i4k_d512b benchmark h264_dec cycles_cold_cache 109613 cycles_warm_cache 108915 cycles_writeattack_cache 109210
riscv_core_config rv32_i4k_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d512b benchmark ndes start
riscv_core_config rv32_i4k_d512b benchmark ndes stop
riscv_core_config rv32_i4k_d512b benchmark ndes cycles_cold_cache 103436 cycles_warm_cache 79628 cycles_writeattack_cache 79920
riscv_core_config rv32_i4k_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d512b benchmark petrinet start
riscv_core_config rv32_i4k_d512b benchmark petrinet stop
riscv_core_config rv32_i4k_d512b benchmark petrinet cycles_cold_cache 1535 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i4k_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d512b benchmark statemate start
riscv_core_config rv32_i4k_d512b benchmark statemate stop
riscv_core_config rv32_i4k_d512b benchmark statemate cycles_cold_cache 128713 cycles_warm_cache 126907 cycles_writeattack_cache 127061
riscv_core_config rv32_i4k_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec cycles_cold_cache 6787 cycles_warm_cache 5859 cycles_writeattack_cache 6556
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d1k benchmark adpcm_enc start
riscv_core_config rv32_i4k_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d1k benchmark adpcm_enc cycles_cold_cache 14049 cycles_warm_cache 14878 cycles_writeattack_cache 15672
riscv_core_config rv32_i4k_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176082 cycles_warm_cache 176547 cycles_writeattack_cache 175889
riscv_core_config rv32_i4k_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d1k benchmark g723_enc start
riscv_core_config rv32_i4k_d1k benchmark g723_enc stop
riscv_core_config rv32_i4k_d1k benchmark g723_enc cycles_cold_cache 671204 cycles_warm_cache 667464 cycles_writeattack_cache 672592
riscv_core_config rv32_i4k_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d1k benchmark h264_dec start
riscv_core_config rv32_i4k_d1k benchmark h264_dec stop
riscv_core_config rv32_i4k_d1k benchmark h264_dec cycles_cold_cache 103906 cycles_warm_cache 103195 cycles_writeattack_cache 103692
riscv_core_config rv32_i4k_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d1k benchmark ndes start
riscv_core_config rv32_i4k_d1k benchmark ndes stop
riscv_core_config rv32_i4k_d1k benchmark ndes cycles_cold_cache 67493 cycles_warm_cache 43718 cycles_writeattack_cache 44585
riscv_core_config rv32_i4k_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d1k benchmark petrinet start
riscv_core_config rv32_i4k_d1k benchmark petrinet stop
riscv_core_config rv32_i4k_d1k benchmark petrinet cycles_cold_cache 1537 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i4k_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d1k benchmark statemate start
riscv_core_config rv32_i4k_d1k benchmark statemate stop
riscv_core_config rv32_i4k_d1k benchmark statemate cycles_cold_cache 114682 cycles_warm_cache 112891 cycles_writeattack_cache 113243
riscv_core_config rv32_i4k_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec cycles_cold_cache 6469 cycles_warm_cache 5283 cycles_writeattack_cache 6533
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d2k benchmark adpcm_enc start
riscv_core_config rv32_i4k_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d2k benchmark adpcm_enc cycles_cold_cache 12851 cycles_warm_cache 13818 cycles_writeattack_cache 15183
riscv_core_config rv32_i4k_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122138 cycles_warm_cache 122906 cycles_writeattack_cache 122163
riscv_core_config rv32_i4k_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d2k benchmark g723_enc start
riscv_core_config rv32_i4k_d2k benchmark g723_enc stop
riscv_core_config rv32_i4k_d2k benchmark g723_enc cycles_cold_cache 610918 cycles_warm_cache 606370 cycles_writeattack_cache 611141
riscv_core_config rv32_i4k_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d2k benchmark h264_dec start
riscv_core_config rv32_i4k_d2k benchmark h264_dec stop
riscv_core_config rv32_i4k_d2k benchmark h264_dec cycles_cold_cache 99255 cycles_warm_cache 98309 cycles_writeattack_cache 99213
riscv_core_config rv32_i4k_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d2k benchmark ndes start
riscv_core_config rv32_i4k_d2k benchmark ndes stop
riscv_core_config rv32_i4k_d2k benchmark ndes cycles_cold_cache 61572 cycles_warm_cache 37165 cycles_writeattack_cache 38733
riscv_core_config rv32_i4k_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d2k benchmark petrinet start
riscv_core_config rv32_i4k_d2k benchmark petrinet stop
riscv_core_config rv32_i4k_d2k benchmark petrinet cycles_cold_cache 1607 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i4k_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d2k benchmark statemate start
riscv_core_config rv32_i4k_d2k benchmark statemate stop
riscv_core_config rv32_i4k_d2k benchmark statemate cycles_cold_cache 115154 cycles_warm_cache 112887 cycles_writeattack_cache 113267
riscv_core_config rv32_i4k_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec cycles_cold_cache 6920 cycles_warm_cache 5283 cycles_writeattack_cache 6533
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d4k benchmark adpcm_enc start
riscv_core_config rv32_i4k_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d4k benchmark adpcm_enc cycles_cold_cache 13269 cycles_warm_cache 13818 cycles_writeattack_cache 15189
riscv_core_config rv32_i4k_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96254 cycles_warm_cache 110662 cycles_writeattack_cache 96901
riscv_core_config rv32_i4k_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d4k benchmark g723_enc start
riscv_core_config rv32_i4k_d4k benchmark g723_enc stop
riscv_core_config rv32_i4k_d4k benchmark g723_enc cycles_cold_cache 609818 cycles_warm_cache 600586 cycles_writeattack_cache 604917
riscv_core_config rv32_i4k_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d4k benchmark h264_dec start
riscv_core_config rv32_i4k_d4k benchmark h264_dec stop
riscv_core_config rv32_i4k_d4k benchmark h264_dec cycles_cold_cache 98991 cycles_warm_cache 97989 cycles_writeattack_cache 98946
riscv_core_config rv32_i4k_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d4k benchmark ndes start
riscv_core_config rv32_i4k_d4k benchmark ndes stop
riscv_core_config rv32_i4k_d4k benchmark ndes cycles_cold_cache 57414 cycles_warm_cache 36091 cycles_writeattack_cache 38515
riscv_core_config rv32_i4k_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d4k benchmark petrinet start
riscv_core_config rv32_i4k_d4k benchmark petrinet stop
riscv_core_config rv32_i4k_d4k benchmark petrinet cycles_cold_cache 2023 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i4k_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d4k benchmark statemate start
riscv_core_config rv32_i4k_d4k benchmark statemate stop
riscv_core_config rv32_i4k_d4k benchmark statemate cycles_cold_cache 115918 cycles_warm_cache 112871 cycles_writeattack_cache 113267
riscv_core_config rv32_i4k_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec cycles_cold_cache 6746 cycles_warm_cache 4896 cycles_writeattack_cache 6341
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d8k benchmark adpcm_enc start
riscv_core_config rv32_i4k_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d8k benchmark adpcm_enc cycles_cold_cache 13723 cycles_warm_cache 13818 cycles_writeattack_cache 15082
riscv_core_config rv32_i4k_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83689 cycles_warm_cache 84696 cycles_writeattack_cache 85715
riscv_core_config rv32_i4k_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d8k benchmark g723_enc start
riscv_core_config rv32_i4k_d8k benchmark g723_enc stop
riscv_core_config rv32_i4k_d8k benchmark g723_enc cycles_cold_cache 610199 cycles_warm_cache 600586 cycles_writeattack_cache 604764
riscv_core_config rv32_i4k_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d8k benchmark h264_dec start
riscv_core_config rv32_i4k_d8k benchmark h264_dec stop
riscv_core_config rv32_i4k_d8k benchmark h264_dec cycles_cold_cache 98237 cycles_warm_cache 97048 cycles_writeattack_cache 98469
riscv_core_config rv32_i4k_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d8k benchmark ndes start
riscv_core_config rv32_i4k_d8k benchmark ndes stop
riscv_core_config rv32_i4k_d8k benchmark ndes cycles_cold_cache 55530 cycles_warm_cache 33817 cycles_writeattack_cache 36226
riscv_core_config rv32_i4k_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d8k benchmark petrinet start
riscv_core_config rv32_i4k_d8k benchmark petrinet stop
riscv_core_config rv32_i4k_d8k benchmark petrinet cycles_cold_cache 2061 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i4k_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d8k benchmark statemate start
riscv_core_config rv32_i4k_d8k benchmark statemate stop
riscv_core_config rv32_i4k_d8k benchmark statemate cycles_cold_cache 116146 cycles_warm_cache 112939 cycles_writeattack_cache 113243
riscv_core_config rv32_i4k_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec cycles_cold_cache 6824 cycles_warm_cache 4896 cycles_writeattack_cache 6134
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d16k benchmark adpcm_enc start
riscv_core_config rv32_i4k_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d16k benchmark adpcm_enc cycles_cold_cache 13881 cycles_warm_cache 13818 cycles_writeattack_cache 14983
riscv_core_config rv32_i4k_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d16k benchmark cjpeg_wrbmp cycles_cold_cache 82696 cycles_warm_cache 82885 cycles_writeattack_cache 85562
riscv_core_config rv32_i4k_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d16k benchmark g723_enc start
riscv_core_config rv32_i4k_d16k benchmark g723_enc stop
riscv_core_config rv32_i4k_d16k benchmark g723_enc cycles_cold_cache 610330 cycles_warm_cache 600586 cycles_writeattack_cache 604712
riscv_core_config rv32_i4k_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d16k benchmark h264_dec start
riscv_core_config rv32_i4k_d16k benchmark h264_dec stop
riscv_core_config rv32_i4k_d16k benchmark h264_dec cycles_cold_cache 98015 cycles_warm_cache 96942 cycles_writeattack_cache 98414
riscv_core_config rv32_i4k_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d16k benchmark ndes start
riscv_core_config rv32_i4k_d16k benchmark ndes stop
riscv_core_config rv32_i4k_d16k benchmark ndes cycles_cold_cache 55535 cycles_warm_cache 33817 cycles_writeattack_cache 36110
riscv_core_config rv32_i4k_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d16k benchmark petrinet start
riscv_core_config rv32_i4k_d16k benchmark petrinet stop
riscv_core_config rv32_i4k_d16k benchmark petrinet cycles_cold_cache 2021 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i4k_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d16k benchmark statemate start
riscv_core_config rv32_i4k_d16k benchmark statemate stop
riscv_core_config rv32_i4k_d16k benchmark statemate cycles_cold_cache 116254 cycles_warm_cache 113011 cycles_writeattack_cache 113232
riscv_core_config rv32_i4k_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec cycles_cold_cache 6882 cycles_warm_cache 4896 cycles_writeattack_cache 6134
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d32k benchmark adpcm_enc start
riscv_core_config rv32_i4k_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d32k benchmark adpcm_enc cycles_cold_cache 13981 cycles_warm_cache 13818 cycles_writeattack_cache 15029
riscv_core_config rv32_i4k_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82196 cycles_warm_cache 82628 cycles_writeattack_cache 85418
riscv_core_config rv32_i4k_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d32k benchmark g723_enc start
riscv_core_config rv32_i4k_d32k benchmark g723_enc stop
riscv_core_config rv32_i4k_d32k benchmark g723_enc cycles_cold_cache 610458 cycles_warm_cache 600589 cycles_writeattack_cache 604693
riscv_core_config rv32_i4k_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d32k benchmark h264_dec start
riscv_core_config rv32_i4k_d32k benchmark h264_dec stop
riscv_core_config rv32_i4k_d32k benchmark h264_dec cycles_cold_cache 98055 cycles_warm_cache 96942 cycles_writeattack_cache 98394
riscv_core_config rv32_i4k_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d32k benchmark ndes start
riscv_core_config rv32_i4k_d32k benchmark ndes stop
riscv_core_config rv32_i4k_d32k benchmark ndes cycles_cold_cache 55828 cycles_warm_cache 33817 cycles_writeattack_cache 36115
riscv_core_config rv32_i4k_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d32k benchmark petrinet start
riscv_core_config rv32_i4k_d32k benchmark petrinet stop
riscv_core_config rv32_i4k_d32k benchmark petrinet cycles_cold_cache 2055 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i4k_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d32k benchmark statemate start
riscv_core_config rv32_i4k_d32k benchmark statemate stop
riscv_core_config rv32_i4k_d32k benchmark statemate cycles_cold_cache 116366 cycles_warm_cache 113027 cycles_writeattack_cache 113193
riscv_core_config rv32_i4k_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec cycles_cold_cache 6886 cycles_warm_cache 4896 cycles_writeattack_cache 6128
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d64k benchmark adpcm_enc start
riscv_core_config rv32_i4k_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i4k_d64k benchmark adpcm_enc cycles_cold_cache 13983 cycles_warm_cache 13818 cycles_writeattack_cache 15023
riscv_core_config rv32_i4k_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i4k_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i4k_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i4k_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82031 cycles_warm_cache 81541 cycles_writeattack_cache 85580
riscv_core_config rv32_i4k_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i4k_d64k benchmark g723_enc start
riscv_core_config rv32_i4k_d64k benchmark g723_enc stop
riscv_core_config rv32_i4k_d64k benchmark g723_enc cycles_cold_cache 610463 cycles_warm_cache 600586 cycles_writeattack_cache 604715
riscv_core_config rv32_i4k_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i4k_d64k benchmark h264_dec start
riscv_core_config rv32_i4k_d64k benchmark h264_dec stop
riscv_core_config rv32_i4k_d64k benchmark h264_dec cycles_cold_cache 98038 cycles_warm_cache 96942 cycles_writeattack_cache 98422
riscv_core_config rv32_i4k_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i4k_d64k benchmark ndes start
riscv_core_config rv32_i4k_d64k benchmark ndes stop
riscv_core_config rv32_i4k_d64k benchmark ndes cycles_cold_cache 55817 cycles_warm_cache 33817 cycles_writeattack_cache 36136
riscv_core_config rv32_i4k_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i4k_d64k benchmark petrinet start
riscv_core_config rv32_i4k_d64k benchmark petrinet stop
riscv_core_config rv32_i4k_d64k benchmark petrinet cycles_cold_cache 2055 cycles_warm_cache 722 cycles_writeattack_cache 791
riscv_core_config rv32_i4k_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i4k_d64k benchmark statemate start
riscv_core_config rv32_i4k_d64k benchmark statemate stop
riscv_core_config rv32_i4k_d64k benchmark statemate cycles_cold_cache 116404 cycles_warm_cache 113019 cycles_writeattack_cache 113196
riscv_core_config rv32_i4k_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec cycles_cold_cache 12895 cycles_warm_cache 11836 cycles_writeattack_cache 11952
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d128b benchmark adpcm_enc start
riscv_core_config rv32_i8k_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d128b benchmark adpcm_enc cycles_cold_cache 18008 cycles_warm_cache 18971 cycles_writeattack_cache 19158
riscv_core_config rv32_i8k_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d128b benchmark cjpeg_wrbmp cycles_cold_cache 716873 cycles_warm_cache 716301 cycles_writeattack_cache 716482
riscv_core_config rv32_i8k_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d128b benchmark g723_enc start
riscv_core_config rv32_i8k_d128b benchmark g723_enc stop
riscv_core_config rv32_i8k_d128b benchmark g723_enc cycles_cold_cache 972479 cycles_warm_cache 973894 cycles_writeattack_cache 966430
riscv_core_config rv32_i8k_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d128b benchmark h264_dec start
riscv_core_config rv32_i8k_d128b benchmark h264_dec stop
riscv_core_config rv32_i8k_d128b benchmark h264_dec cycles_cold_cache 135249 cycles_warm_cache 134770 cycles_writeattack_cache 134809
riscv_core_config rv32_i8k_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d128b benchmark ndes start
riscv_core_config rv32_i8k_d128b benchmark ndes stop
riscv_core_config rv32_i8k_d128b benchmark ndes cycles_cold_cache 257722 cycles_warm_cache 137512 cycles_writeattack_cache 137624
riscv_core_config rv32_i8k_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d128b benchmark petrinet start
riscv_core_config rv32_i8k_d128b benchmark petrinet stop
riscv_core_config rv32_i8k_d128b benchmark petrinet cycles_cold_cache 1513 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i8k_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d128b benchmark statemate start
riscv_core_config rv32_i8k_d128b benchmark statemate stop
riscv_core_config rv32_i8k_d128b benchmark statemate cycles_cold_cache 231767 cycles_warm_cache 228920 cycles_writeattack_cache 228865
riscv_core_config rv32_i8k_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec cycles_cold_cache 10882 cycles_warm_cache 9805 cycles_writeattack_cache 9908
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d256b benchmark adpcm_enc start
riscv_core_config rv32_i8k_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d256b benchmark adpcm_enc cycles_cold_cache 16636 cycles_warm_cache 17687 cycles_writeattack_cache 17880
riscv_core_config rv32_i8k_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d256b benchmark cjpeg_wrbmp cycles_cold_cache 445266 cycles_warm_cache 445076 cycles_writeattack_cache 444869
riscv_core_config rv32_i8k_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d256b benchmark g723_enc start
riscv_core_config rv32_i8k_d256b benchmark g723_enc stop
riscv_core_config rv32_i8k_d256b benchmark g723_enc cycles_cold_cache 761936 cycles_warm_cache 759216 cycles_writeattack_cache 757037
riscv_core_config rv32_i8k_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d256b benchmark h264_dec start
riscv_core_config rv32_i8k_d256b benchmark h264_dec stop
riscv_core_config rv32_i8k_d256b benchmark h264_dec cycles_cold_cache 118052 cycles_warm_cache 117481 cycles_writeattack_cache 117621
riscv_core_config rv32_i8k_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d256b benchmark ndes start
riscv_core_config rv32_i8k_d256b benchmark ndes stop
riscv_core_config rv32_i8k_d256b benchmark ndes cycles_cold_cache 163575 cycles_warm_cache 108457 cycles_writeattack_cache 108615
riscv_core_config rv32_i8k_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d256b benchmark petrinet start
riscv_core_config rv32_i8k_d256b benchmark petrinet stop
riscv_core_config rv32_i8k_d256b benchmark petrinet cycles_cold_cache 1531 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i8k_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d256b benchmark statemate start
riscv_core_config rv32_i8k_d256b benchmark statemate stop
riscv_core_config rv32_i8k_d256b benchmark statemate cycles_cold_cache 79871 cycles_warm_cache 77075 cycles_writeattack_cache 77137
riscv_core_config rv32_i8k_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec cycles_cold_cache 7952 cycles_warm_cache 6924 cycles_writeattack_cache 7294
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d512b benchmark adpcm_enc start
riscv_core_config rv32_i8k_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d512b benchmark adpcm_enc cycles_cold_cache 14724 cycles_warm_cache 15858 cycles_writeattack_cache 16307
riscv_core_config rv32_i8k_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d512b benchmark cjpeg_wrbmp cycles_cold_cache 290397 cycles_warm_cache 290576 cycles_writeattack_cache 290139
riscv_core_config rv32_i8k_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d512b benchmark g723_enc start
riscv_core_config rv32_i8k_d512b benchmark g723_enc stop
riscv_core_config rv32_i8k_d512b benchmark g723_enc cycles_cold_cache 684669 cycles_warm_cache 679323 cycles_writeattack_cache 679397
riscv_core_config rv32_i8k_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d512b benchmark h264_dec start
riscv_core_config rv32_i8k_d512b benchmark h264_dec stop
riscv_core_config rv32_i8k_d512b benchmark h264_dec cycles_cold_cache 109612 cycles_warm_cache 108916 cycles_writeattack_cache 109209
riscv_core_config rv32_i8k_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d512b benchmark ndes start
riscv_core_config rv32_i8k_d512b benchmark ndes stop
riscv_core_config rv32_i8k_d512b benchmark ndes cycles_cold_cache 103372 cycles_warm_cache 79597 cycles_writeattack_cache 79882
riscv_core_config rv32_i8k_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d512b benchmark petrinet start
riscv_core_config rv32_i8k_d512b benchmark petrinet stop
riscv_core_config rv32_i8k_d512b benchmark petrinet cycles_cold_cache 1533 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i8k_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d512b benchmark statemate start
riscv_core_config rv32_i8k_d512b benchmark statemate stop
riscv_core_config rv32_i8k_d512b benchmark statemate cycles_cold_cache 79583 cycles_warm_cache 77170 cycles_writeattack_cache 77036
riscv_core_config rv32_i8k_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec cycles_cold_cache 6794 cycles_warm_cache 5868 cycles_writeattack_cache 6556
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d1k benchmark adpcm_enc start
riscv_core_config rv32_i8k_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d1k benchmark adpcm_enc cycles_cold_cache 14049 cycles_warm_cache 14882 cycles_writeattack_cache 15669
riscv_core_config rv32_i8k_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176023 cycles_warm_cache 176510 cycles_writeattack_cache 175936
riscv_core_config rv32_i8k_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d1k benchmark g723_enc start
riscv_core_config rv32_i8k_d1k benchmark g723_enc stop
riscv_core_config rv32_i8k_d1k benchmark g723_enc cycles_cold_cache 671214 cycles_warm_cache 667380 cycles_writeattack_cache 672597
riscv_core_config rv32_i8k_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d1k benchmark h264_dec start
riscv_core_config rv32_i8k_d1k benchmark h264_dec stop
riscv_core_config rv32_i8k_d1k benchmark h264_dec cycles_cold_cache 103883 cycles_warm_cache 103214 cycles_writeattack_cache 103693
riscv_core_config rv32_i8k_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d1k benchmark ndes start
riscv_core_config rv32_i8k_d1k benchmark ndes stop
riscv_core_config rv32_i8k_d1k benchmark ndes cycles_cold_cache 67527 cycles_warm_cache 43736 cycles_writeattack_cache 44602
riscv_core_config rv32_i8k_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d1k benchmark petrinet start
riscv_core_config rv32_i8k_d1k benchmark petrinet stop
riscv_core_config rv32_i8k_d1k benchmark petrinet cycles_cold_cache 1533 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i8k_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d1k benchmark statemate start
riscv_core_config rv32_i8k_d1k benchmark statemate stop
riscv_core_config rv32_i8k_d1k benchmark statemate cycles_cold_cache 65847 cycles_warm_cache 63273 cycles_writeattack_cache 63384
riscv_core_config rv32_i8k_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec cycles_cold_cache 6467 cycles_warm_cache 5283 cycles_writeattack_cache 6530
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d2k benchmark adpcm_enc start
riscv_core_config rv32_i8k_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d2k benchmark adpcm_enc cycles_cold_cache 12863 cycles_warm_cache 13818 cycles_writeattack_cache 15183
riscv_core_config rv32_i8k_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122166 cycles_warm_cache 122902 cycles_writeattack_cache 122186
riscv_core_config rv32_i8k_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d2k benchmark g723_enc start
riscv_core_config rv32_i8k_d2k benchmark g723_enc stop
riscv_core_config rv32_i8k_d2k benchmark g723_enc cycles_cold_cache 610909 cycles_warm_cache 606372 cycles_writeattack_cache 611136
riscv_core_config rv32_i8k_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d2k benchmark h264_dec start
riscv_core_config rv32_i8k_d2k benchmark h264_dec stop
riscv_core_config rv32_i8k_d2k benchmark h264_dec cycles_cold_cache 99259 cycles_warm_cache 98315 cycles_writeattack_cache 99213
riscv_core_config rv32_i8k_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d2k benchmark ndes start
riscv_core_config rv32_i8k_d2k benchmark ndes stop
riscv_core_config rv32_i8k_d2k benchmark ndes cycles_cold_cache 61563 cycles_warm_cache 37172 cycles_writeattack_cache 38744
riscv_core_config rv32_i8k_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d2k benchmark petrinet start
riscv_core_config rv32_i8k_d2k benchmark petrinet stop
riscv_core_config rv32_i8k_d2k benchmark petrinet cycles_cold_cache 1597 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i8k_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d2k benchmark statemate start
riscv_core_config rv32_i8k_d2k benchmark statemate stop
riscv_core_config rv32_i8k_d2k benchmark statemate cycles_cold_cache 66096 cycles_warm_cache 63163 cycles_writeattack_cache 63384
riscv_core_config rv32_i8k_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec cycles_cold_cache 6902 cycles_warm_cache 5283 cycles_writeattack_cache 6529
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d4k benchmark adpcm_enc start
riscv_core_config rv32_i8k_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d4k benchmark adpcm_enc cycles_cold_cache 13267 cycles_warm_cache 13818 cycles_writeattack_cache 15183
riscv_core_config rv32_i8k_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96242 cycles_warm_cache 110672 cycles_writeattack_cache 96921
riscv_core_config rv32_i8k_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d4k benchmark g723_enc start
riscv_core_config rv32_i8k_d4k benchmark g723_enc stop
riscv_core_config rv32_i8k_d4k benchmark g723_enc cycles_cold_cache 609808 cycles_warm_cache 600592 cycles_writeattack_cache 604920
riscv_core_config rv32_i8k_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d4k benchmark h264_dec start
riscv_core_config rv32_i8k_d4k benchmark h264_dec stop
riscv_core_config rv32_i8k_d4k benchmark h264_dec cycles_cold_cache 99012 cycles_warm_cache 97993 cycles_writeattack_cache 98947
riscv_core_config rv32_i8k_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d4k benchmark ndes start
riscv_core_config rv32_i8k_d4k benchmark ndes stop
riscv_core_config rv32_i8k_d4k benchmark ndes cycles_cold_cache 57398 cycles_warm_cache 36085 cycles_writeattack_cache 38521
riscv_core_config rv32_i8k_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d4k benchmark petrinet start
riscv_core_config rv32_i8k_d4k benchmark petrinet stop
riscv_core_config rv32_i8k_d4k benchmark petrinet cycles_cold_cache 2021 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i8k_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d4k benchmark statemate start
riscv_core_config rv32_i8k_d4k benchmark statemate stop
riscv_core_config rv32_i8k_d4k benchmark statemate cycles_cold_cache 67274 cycles_warm_cache 63263 cycles_writeattack_cache 63572
riscv_core_config rv32_i8k_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec cycles_cold_cache 6746 cycles_warm_cache 4896 cycles_writeattack_cache 6350
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d8k benchmark adpcm_enc start
riscv_core_config rv32_i8k_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d8k benchmark adpcm_enc cycles_cold_cache 13719 cycles_warm_cache 13818 cycles_writeattack_cache 15088
riscv_core_config rv32_i8k_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83712 cycles_warm_cache 84666 cycles_writeattack_cache 85717
riscv_core_config rv32_i8k_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d8k benchmark g723_enc start
riscv_core_config rv32_i8k_d8k benchmark g723_enc stop
riscv_core_config rv32_i8k_d8k benchmark g723_enc cycles_cold_cache 610183 cycles_warm_cache 600586 cycles_writeattack_cache 604774
riscv_core_config rv32_i8k_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d8k benchmark h264_dec start
riscv_core_config rv32_i8k_d8k benchmark h264_dec stop
riscv_core_config rv32_i8k_d8k benchmark h264_dec cycles_cold_cache 98237 cycles_warm_cache 97048 cycles_writeattack_cache 98469
riscv_core_config rv32_i8k_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d8k benchmark ndes start
riscv_core_config rv32_i8k_d8k benchmark ndes stop
riscv_core_config rv32_i8k_d8k benchmark ndes cycles_cold_cache 55529 cycles_warm_cache 33817 cycles_writeattack_cache 36229
riscv_core_config rv32_i8k_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d8k benchmark petrinet start
riscv_core_config rv32_i8k_d8k benchmark petrinet stop
riscv_core_config rv32_i8k_d8k benchmark petrinet cycles_cold_cache 2051 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i8k_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d8k benchmark statemate start
riscv_core_config rv32_i8k_d8k benchmark statemate stop
riscv_core_config rv32_i8k_d8k benchmark statemate cycles_cold_cache 67484 cycles_warm_cache 63382 cycles_writeattack_cache 63471
riscv_core_config rv32_i8k_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec cycles_cold_cache 6824 cycles_warm_cache 4896 cycles_writeattack_cache 6135
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d16k benchmark adpcm_enc start
riscv_core_config rv32_i8k_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d16k benchmark adpcm_enc cycles_cold_cache 13879 cycles_warm_cache 13818 cycles_writeattack_cache 14978
riscv_core_config rv32_i8k_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d16k benchmark cjpeg_wrbmp cycles_cold_cache 82702 cycles_warm_cache 82870 cycles_writeattack_cache 85595
riscv_core_config rv32_i8k_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d16k benchmark g723_enc start
riscv_core_config rv32_i8k_d16k benchmark g723_enc stop
riscv_core_config rv32_i8k_d16k benchmark g723_enc cycles_cold_cache 610316 cycles_warm_cache 600588 cycles_writeattack_cache 604722
riscv_core_config rv32_i8k_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d16k benchmark h264_dec start
riscv_core_config rv32_i8k_d16k benchmark h264_dec stop
riscv_core_config rv32_i8k_d16k benchmark h264_dec cycles_cold_cache 98007 cycles_warm_cache 96942 cycles_writeattack_cache 98418
riscv_core_config rv32_i8k_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d16k benchmark ndes start
riscv_core_config rv32_i8k_d16k benchmark ndes stop
riscv_core_config rv32_i8k_d16k benchmark ndes cycles_cold_cache 55528 cycles_warm_cache 33817 cycles_writeattack_cache 36111
riscv_core_config rv32_i8k_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d16k benchmark petrinet start
riscv_core_config rv32_i8k_d16k benchmark petrinet stop
riscv_core_config rv32_i8k_d16k benchmark petrinet cycles_cold_cache 2019 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i8k_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d16k benchmark statemate start
riscv_core_config rv32_i8k_d16k benchmark statemate stop
riscv_core_config rv32_i8k_d16k benchmark statemate cycles_cold_cache 67524 cycles_warm_cache 63410 cycles_writeattack_cache 63431
riscv_core_config rv32_i8k_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec cycles_cold_cache 6874 cycles_warm_cache 4896 cycles_writeattack_cache 6128
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d32k benchmark adpcm_enc start
riscv_core_config rv32_i8k_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d32k benchmark adpcm_enc cycles_cold_cache 13979 cycles_warm_cache 13818 cycles_writeattack_cache 15026
riscv_core_config rv32_i8k_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82192 cycles_warm_cache 82636 cycles_writeattack_cache 85437
riscv_core_config rv32_i8k_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d32k benchmark g723_enc start
riscv_core_config rv32_i8k_d32k benchmark g723_enc stop
riscv_core_config rv32_i8k_d32k benchmark g723_enc cycles_cold_cache 610454 cycles_warm_cache 600593 cycles_writeattack_cache 604692
riscv_core_config rv32_i8k_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d32k benchmark h264_dec start
riscv_core_config rv32_i8k_d32k benchmark h264_dec stop
riscv_core_config rv32_i8k_d32k benchmark h264_dec cycles_cold_cache 98049 cycles_warm_cache 96942 cycles_writeattack_cache 98393
riscv_core_config rv32_i8k_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d32k benchmark ndes start
riscv_core_config rv32_i8k_d32k benchmark ndes stop
riscv_core_config rv32_i8k_d32k benchmark ndes cycles_cold_cache 55824 cycles_warm_cache 33817 cycles_writeattack_cache 36115
riscv_core_config rv32_i8k_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d32k benchmark petrinet start
riscv_core_config rv32_i8k_d32k benchmark petrinet stop
riscv_core_config rv32_i8k_d32k benchmark petrinet cycles_cold_cache 2051 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i8k_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d32k benchmark statemate start
riscv_core_config rv32_i8k_d32k benchmark statemate stop
riscv_core_config rv32_i8k_d32k benchmark statemate cycles_cold_cache 67506 cycles_warm_cache 63290 cycles_writeattack_cache 63358
riscv_core_config rv32_i8k_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec cycles_cold_cache 6878 cycles_warm_cache 4896 cycles_writeattack_cache 6135
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d64k benchmark adpcm_enc start
riscv_core_config rv32_i8k_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i8k_d64k benchmark adpcm_enc cycles_cold_cache 13979 cycles_warm_cache 13818 cycles_writeattack_cache 15030
riscv_core_config rv32_i8k_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i8k_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i8k_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i8k_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82036 cycles_warm_cache 81542 cycles_writeattack_cache 85562
riscv_core_config rv32_i8k_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i8k_d64k benchmark g723_enc start
riscv_core_config rv32_i8k_d64k benchmark g723_enc stop
riscv_core_config rv32_i8k_d64k benchmark g723_enc cycles_cold_cache 610452 cycles_warm_cache 600586 cycles_writeattack_cache 604707
riscv_core_config rv32_i8k_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i8k_d64k benchmark h264_dec start
riscv_core_config rv32_i8k_d64k benchmark h264_dec stop
riscv_core_config rv32_i8k_d64k benchmark h264_dec cycles_cold_cache 98042 cycles_warm_cache 96942 cycles_writeattack_cache 98414
riscv_core_config rv32_i8k_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i8k_d64k benchmark ndes start
riscv_core_config rv32_i8k_d64k benchmark ndes stop
riscv_core_config rv32_i8k_d64k benchmark ndes cycles_cold_cache 55824 cycles_warm_cache 33817 cycles_writeattack_cache 36126
riscv_core_config rv32_i8k_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i8k_d64k benchmark petrinet start
riscv_core_config rv32_i8k_d64k benchmark petrinet stop
riscv_core_config rv32_i8k_d64k benchmark petrinet cycles_cold_cache 2051 cycles_warm_cache 722 cycles_writeattack_cache 791
riscv_core_config rv32_i8k_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i8k_d64k benchmark statemate start
riscv_core_config rv32_i8k_d64k benchmark statemate stop
riscv_core_config rv32_i8k_d64k benchmark statemate cycles_cold_cache 67503 cycles_warm_cache 63436 cycles_writeattack_cache 63479
riscv_core_config rv32_i8k_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec cycles_cold_cache 12897 cycles_warm_cache 11836 cycles_writeattack_cache 11936
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d128b benchmark adpcm_enc start
riscv_core_config rv32_i16k_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d128b benchmark adpcm_enc cycles_cold_cache 17999 cycles_warm_cache 18983 cycles_writeattack_cache 19180
riscv_core_config rv32_i16k_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d128b benchmark cjpeg_wrbmp cycles_cold_cache 716873 cycles_warm_cache 716301 cycles_writeattack_cache 716343
riscv_core_config rv32_i16k_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d128b benchmark g723_enc start
riscv_core_config rv32_i16k_d128b benchmark g723_enc stop
riscv_core_config rv32_i16k_d128b benchmark g723_enc cycles_cold_cache 972451 cycles_warm_cache 973923 cycles_writeattack_cache 966432
riscv_core_config rv32_i16k_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d128b benchmark h264_dec start
riscv_core_config rv32_i16k_d128b benchmark h264_dec stop
riscv_core_config rv32_i16k_d128b benchmark h264_dec cycles_cold_cache 135152 cycles_warm_cache 134752 cycles_writeattack_cache 134809
riscv_core_config rv32_i16k_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d128b benchmark ndes start
riscv_core_config rv32_i16k_d128b benchmark ndes stop
riscv_core_config rv32_i16k_d128b benchmark ndes cycles_cold_cache 257731 cycles_warm_cache 137495 cycles_writeattack_cache 137551
riscv_core_config rv32_i16k_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d128b benchmark petrinet start
riscv_core_config rv32_i16k_d128b benchmark petrinet stop
riscv_core_config rv32_i16k_d128b benchmark petrinet cycles_cold_cache 1505 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i16k_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d128b benchmark statemate start
riscv_core_config rv32_i16k_d128b benchmark statemate stop
riscv_core_config rv32_i16k_d128b benchmark statemate cycles_cold_cache 231268 cycles_warm_cache 228862 cycles_writeattack_cache 228764
riscv_core_config rv32_i16k_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec cycles_cold_cache 10867 cycles_warm_cache 9805 cycles_writeattack_cache 9893
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d256b benchmark adpcm_enc start
riscv_core_config rv32_i16k_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d256b benchmark adpcm_enc cycles_cold_cache 16641 cycles_warm_cache 17696 cycles_writeattack_cache 17873
riscv_core_config rv32_i16k_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d256b benchmark cjpeg_wrbmp cycles_cold_cache 445154 cycles_warm_cache 445076 cycles_writeattack_cache 444784
riscv_core_config rv32_i16k_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d256b benchmark g723_enc start
riscv_core_config rv32_i16k_d256b benchmark g723_enc stop
riscv_core_config rv32_i16k_d256b benchmark g723_enc cycles_cold_cache 761871 cycles_warm_cache 759331 cycles_writeattack_cache 756962
riscv_core_config rv32_i16k_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d256b benchmark h264_dec start
riscv_core_config rv32_i16k_d256b benchmark h264_dec stop
riscv_core_config rv32_i16k_d256b benchmark h264_dec cycles_cold_cache 118041 cycles_warm_cache 117436 cycles_writeattack_cache 117621
riscv_core_config rv32_i16k_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d256b benchmark ndes start
riscv_core_config rv32_i16k_d256b benchmark ndes stop
riscv_core_config rv32_i16k_d256b benchmark ndes cycles_cold_cache 163672 cycles_warm_cache 108552 cycles_writeattack_cache 108617
riscv_core_config rv32_i16k_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d256b benchmark petrinet start
riscv_core_config rv32_i16k_d256b benchmark petrinet stop
riscv_core_config rv32_i16k_d256b benchmark petrinet cycles_cold_cache 1533 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i16k_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d256b benchmark statemate start
riscv_core_config rv32_i16k_d256b benchmark statemate stop
riscv_core_config rv32_i16k_d256b benchmark statemate cycles_cold_cache 79387 cycles_warm_cache 77025 cycles_writeattack_cache 77036
riscv_core_config rv32_i16k_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec cycles_cold_cache 7938 cycles_warm_cache 6941 cycles_writeattack_cache 7289
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d512b benchmark adpcm_enc start
riscv_core_config rv32_i16k_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d512b benchmark adpcm_enc cycles_cold_cache 14717 cycles_warm_cache 15857 cycles_writeattack_cache 16317
riscv_core_config rv32_i16k_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d512b benchmark cjpeg_wrbmp cycles_cold_cache 290318 cycles_warm_cache 290701 cycles_writeattack_cache 290127
riscv_core_config rv32_i16k_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d512b benchmark g723_enc start
riscv_core_config rv32_i16k_d512b benchmark g723_enc stop
riscv_core_config rv32_i16k_d512b benchmark g723_enc cycles_cold_cache 684642 cycles_warm_cache 679353 cycles_writeattack_cache 679370
riscv_core_config rv32_i16k_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d512b benchmark h264_dec start
riscv_core_config rv32_i16k_d512b benchmark h264_dec stop
riscv_core_config rv32_i16k_d512b benchmark h264_dec cycles_cold_cache 109596 cycles_warm_cache 108893 cycles_writeattack_cache 109194
riscv_core_config rv32_i16k_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d512b benchmark ndes start
riscv_core_config rv32_i16k_d512b benchmark ndes stop
riscv_core_config rv32_i16k_d512b benchmark ndes cycles_cold_cache 103330 cycles_warm_cache 79562 cycles_writeattack_cache 79884
riscv_core_config rv32_i16k_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d512b benchmark petrinet start
riscv_core_config rv32_i16k_d512b benchmark petrinet stop
riscv_core_config rv32_i16k_d512b benchmark petrinet cycles_cold_cache 1533 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i16k_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d512b benchmark statemate start
riscv_core_config rv32_i16k_d512b benchmark statemate stop
riscv_core_config rv32_i16k_d512b benchmark statemate cycles_cold_cache 79502 cycles_warm_cache 77025 cycles_writeattack_cache 77036
riscv_core_config rv32_i16k_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec cycles_cold_cache 6785 cycles_warm_cache 5861 cycles_writeattack_cache 6556
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d1k benchmark adpcm_enc start
riscv_core_config rv32_i16k_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d1k benchmark adpcm_enc cycles_cold_cache 14056 cycles_warm_cache 14880 cycles_writeattack_cache 15671
riscv_core_config rv32_i16k_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176032 cycles_warm_cache 176462 cycles_writeattack_cache 175928
riscv_core_config rv32_i16k_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d1k benchmark g723_enc start
riscv_core_config rv32_i16k_d1k benchmark g723_enc stop
riscv_core_config rv32_i16k_d1k benchmark g723_enc cycles_cold_cache 671176 cycles_warm_cache 667407 cycles_writeattack_cache 672592
riscv_core_config rv32_i16k_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d1k benchmark h264_dec start
riscv_core_config rv32_i16k_d1k benchmark h264_dec stop
riscv_core_config rv32_i16k_d1k benchmark h264_dec cycles_cold_cache 103907 cycles_warm_cache 103203 cycles_writeattack_cache 103693
riscv_core_config rv32_i16k_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d1k benchmark ndes start
riscv_core_config rv32_i16k_d1k benchmark ndes stop
riscv_core_config rv32_i16k_d1k benchmark ndes cycles_cold_cache 67500 cycles_warm_cache 43736 cycles_writeattack_cache 44566
riscv_core_config rv32_i16k_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d1k benchmark petrinet start
riscv_core_config rv32_i16k_d1k benchmark petrinet stop
riscv_core_config rv32_i16k_d1k benchmark petrinet cycles_cold_cache 1533 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i16k_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d1k benchmark statemate start
riscv_core_config rv32_i16k_d1k benchmark statemate stop
riscv_core_config rv32_i16k_d1k benchmark statemate cycles_cold_cache 65949 cycles_warm_cache 63211 cycles_writeattack_cache 63376
riscv_core_config rv32_i16k_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec cycles_cold_cache 6455 cycles_warm_cache 5283 cycles_writeattack_cache 6529
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d2k benchmark adpcm_enc start
riscv_core_config rv32_i16k_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d2k benchmark adpcm_enc cycles_cold_cache 12851 cycles_warm_cache 13818 cycles_writeattack_cache 15182
riscv_core_config rv32_i16k_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122185 cycles_warm_cache 122903 cycles_writeattack_cache 122172
riscv_core_config rv32_i16k_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d2k benchmark g723_enc start
riscv_core_config rv32_i16k_d2k benchmark g723_enc stop
riscv_core_config rv32_i16k_d2k benchmark g723_enc cycles_cold_cache 610919 cycles_warm_cache 606369 cycles_writeattack_cache 611138
riscv_core_config rv32_i16k_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d2k benchmark h264_dec start
riscv_core_config rv32_i16k_d2k benchmark h264_dec stop
riscv_core_config rv32_i16k_d2k benchmark h264_dec cycles_cold_cache 99259 cycles_warm_cache 98315 cycles_writeattack_cache 99212
riscv_core_config rv32_i16k_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d2k benchmark ndes start
riscv_core_config rv32_i16k_d2k benchmark ndes stop
riscv_core_config rv32_i16k_d2k benchmark ndes cycles_cold_cache 61561 cycles_warm_cache 37158 cycles_writeattack_cache 38743
riscv_core_config rv32_i16k_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d2k benchmark petrinet start
riscv_core_config rv32_i16k_d2k benchmark petrinet stop
riscv_core_config rv32_i16k_d2k benchmark petrinet cycles_cold_cache 1597 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i16k_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d2k benchmark statemate start
riscv_core_config rv32_i16k_d2k benchmark statemate stop
riscv_core_config rv32_i16k_d2k benchmark statemate cycles_cold_cache 66057 cycles_warm_cache 63161 cycles_writeattack_cache 63375
riscv_core_config rv32_i16k_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec cycles_cold_cache 6904 cycles_warm_cache 5283 cycles_writeattack_cache 6529
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d4k benchmark adpcm_enc start
riscv_core_config rv32_i16k_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d4k benchmark adpcm_enc cycles_cold_cache 13283 cycles_warm_cache 13818 cycles_writeattack_cache 15194
riscv_core_config rv32_i16k_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96270 cycles_warm_cache 110664 cycles_writeattack_cache 96904
riscv_core_config rv32_i16k_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d4k benchmark g723_enc start
riscv_core_config rv32_i16k_d4k benchmark g723_enc stop
riscv_core_config rv32_i16k_d4k benchmark g723_enc cycles_cold_cache 609800 cycles_warm_cache 600586 cycles_writeattack_cache 604914
riscv_core_config rv32_i16k_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d4k benchmark h264_dec start
riscv_core_config rv32_i16k_d4k benchmark h264_dec stop
riscv_core_config rv32_i16k_d4k benchmark h264_dec cycles_cold_cache 99012 cycles_warm_cache 97993 cycles_writeattack_cache 98947
riscv_core_config rv32_i16k_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d4k benchmark ndes start
riscv_core_config rv32_i16k_d4k benchmark ndes stop
riscv_core_config rv32_i16k_d4k benchmark ndes cycles_cold_cache 57404 cycles_warm_cache 36091 cycles_writeattack_cache 38543
riscv_core_config rv32_i16k_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d4k benchmark petrinet start
riscv_core_config rv32_i16k_d4k benchmark petrinet stop
riscv_core_config rv32_i16k_d4k benchmark petrinet cycles_cold_cache 2023 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i16k_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d4k benchmark statemate start
riscv_core_config rv32_i16k_d4k benchmark statemate stop
riscv_core_config rv32_i16k_d4k benchmark statemate cycles_cold_cache 66821 cycles_warm_cache 63261 cycles_writeattack_cache 63422
riscv_core_config rv32_i16k_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec cycles_cold_cache 6748 cycles_warm_cache 4896 cycles_writeattack_cache 6349
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d8k benchmark adpcm_enc start
riscv_core_config rv32_i16k_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d8k benchmark adpcm_enc cycles_cold_cache 13719 cycles_warm_cache 13818 cycles_writeattack_cache 15082
riscv_core_config rv32_i16k_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83695 cycles_warm_cache 84681 cycles_writeattack_cache 85720
riscv_core_config rv32_i16k_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d8k benchmark g723_enc start
riscv_core_config rv32_i16k_d8k benchmark g723_enc stop
riscv_core_config rv32_i16k_d8k benchmark g723_enc cycles_cold_cache 610187 cycles_warm_cache 600594 cycles_writeattack_cache 604763
riscv_core_config rv32_i16k_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d8k benchmark h264_dec start
riscv_core_config rv32_i16k_d8k benchmark h264_dec stop
riscv_core_config rv32_i16k_d8k benchmark h264_dec cycles_cold_cache 98217 cycles_warm_cache 97048 cycles_writeattack_cache 98460
riscv_core_config rv32_i16k_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d8k benchmark ndes start
riscv_core_config rv32_i16k_d8k benchmark ndes stop
riscv_core_config rv32_i16k_d8k benchmark ndes cycles_cold_cache 55536 cycles_warm_cache 33817 cycles_writeattack_cache 36219
riscv_core_config rv32_i16k_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d8k benchmark petrinet start
riscv_core_config rv32_i16k_d8k benchmark petrinet stop
riscv_core_config rv32_i16k_d8k benchmark petrinet cycles_cold_cache 2053 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i16k_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d8k benchmark statemate start
riscv_core_config rv32_i16k_d8k benchmark statemate stop
riscv_core_config rv32_i16k_d8k benchmark statemate cycles_cold_cache 66972 cycles_warm_cache 63277 cycles_writeattack_cache 63469
riscv_core_config rv32_i16k_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec cycles_cold_cache 6826 cycles_warm_cache 4896 cycles_writeattack_cache 6126
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d16k benchmark adpcm_enc start
riscv_core_config rv32_i16k_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d16k benchmark adpcm_enc cycles_cold_cache 13875 cycles_warm_cache 13818 cycles_writeattack_cache 14982
riscv_core_config rv32_i16k_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d16k benchmark cjpeg_wrbmp cycles_cold_cache 82716 cycles_warm_cache 82868 cycles_writeattack_cache 85585
riscv_core_config rv32_i16k_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d16k benchmark g723_enc start
riscv_core_config rv32_i16k_d16k benchmark g723_enc stop
riscv_core_config rv32_i16k_d16k benchmark g723_enc cycles_cold_cache 610325 cycles_warm_cache 600593 cycles_writeattack_cache 604722
riscv_core_config rv32_i16k_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d16k benchmark h264_dec start
riscv_core_config rv32_i16k_d16k benchmark h264_dec stop
riscv_core_config rv32_i16k_d16k benchmark h264_dec cycles_cold_cache 98006 cycles_warm_cache 96942 cycles_writeattack_cache 98412
riscv_core_config rv32_i16k_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d16k benchmark ndes start
riscv_core_config rv32_i16k_d16k benchmark ndes stop
riscv_core_config rv32_i16k_d16k benchmark ndes cycles_cold_cache 55532 cycles_warm_cache 33817 cycles_writeattack_cache 36102
riscv_core_config rv32_i16k_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d16k benchmark petrinet start
riscv_core_config rv32_i16k_d16k benchmark petrinet stop
riscv_core_config rv32_i16k_d16k benchmark petrinet cycles_cold_cache 2023 cycles_warm_cache 722 cycles_writeattack_cache 768
riscv_core_config rv32_i16k_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d16k benchmark statemate start
riscv_core_config rv32_i16k_d16k benchmark statemate stop
riscv_core_config rv32_i16k_d16k benchmark statemate cycles_cold_cache 67057 cycles_warm_cache 63262 cycles_writeattack_cache 63333
riscv_core_config rv32_i16k_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec cycles_cold_cache 6882 cycles_warm_cache 4896 cycles_writeattack_cache 6128
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d32k benchmark adpcm_enc start
riscv_core_config rv32_i16k_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d32k benchmark adpcm_enc cycles_cold_cache 13979 cycles_warm_cache 13818 cycles_writeattack_cache 15026
riscv_core_config rv32_i16k_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82198 cycles_warm_cache 82619 cycles_writeattack_cache 85427
riscv_core_config rv32_i16k_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d32k benchmark g723_enc start
riscv_core_config rv32_i16k_d32k benchmark g723_enc stop
riscv_core_config rv32_i16k_d32k benchmark g723_enc cycles_cold_cache 610452 cycles_warm_cache 600594 cycles_writeattack_cache 604703
riscv_core_config rv32_i16k_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d32k benchmark h264_dec start
riscv_core_config rv32_i16k_d32k benchmark h264_dec stop
riscv_core_config rv32_i16k_d32k benchmark h264_dec cycles_cold_cache 98053 cycles_warm_cache 96942 cycles_writeattack_cache 98401
riscv_core_config rv32_i16k_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d32k benchmark ndes start
riscv_core_config rv32_i16k_d32k benchmark ndes stop
riscv_core_config rv32_i16k_d32k benchmark ndes cycles_cold_cache 55830 cycles_warm_cache 33817 cycles_writeattack_cache 36128
riscv_core_config rv32_i16k_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d32k benchmark petrinet start
riscv_core_config rv32_i16k_d32k benchmark petrinet stop
riscv_core_config rv32_i16k_d32k benchmark petrinet cycles_cold_cache 2055 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i16k_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d32k benchmark statemate start
riscv_core_config rv32_i16k_d32k benchmark statemate stop
riscv_core_config rv32_i16k_d32k benchmark statemate cycles_cold_cache 67247 cycles_warm_cache 63389 cycles_writeattack_cache 63456
riscv_core_config rv32_i16k_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec cycles_cold_cache 6874 cycles_warm_cache 4896 cycles_writeattack_cache 6125
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d64k benchmark adpcm_enc start
riscv_core_config rv32_i16k_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i16k_d64k benchmark adpcm_enc cycles_cold_cache 13979 cycles_warm_cache 13818 cycles_writeattack_cache 15020
riscv_core_config rv32_i16k_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i16k_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i16k_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i16k_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82044 cycles_warm_cache 81550 cycles_writeattack_cache 85570
riscv_core_config rv32_i16k_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i16k_d64k benchmark g723_enc start
riscv_core_config rv32_i16k_d64k benchmark g723_enc stop
riscv_core_config rv32_i16k_d64k benchmark g723_enc cycles_cold_cache 610451 cycles_warm_cache 600586 cycles_writeattack_cache 604712
riscv_core_config rv32_i16k_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i16k_d64k benchmark h264_dec start
riscv_core_config rv32_i16k_d64k benchmark h264_dec stop
riscv_core_config rv32_i16k_d64k benchmark h264_dec cycles_cold_cache 98036 cycles_warm_cache 96942 cycles_writeattack_cache 98422
riscv_core_config rv32_i16k_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i16k_d64k benchmark ndes start
riscv_core_config rv32_i16k_d64k benchmark ndes stop
riscv_core_config rv32_i16k_d64k benchmark ndes cycles_cold_cache 55816 cycles_warm_cache 33817 cycles_writeattack_cache 36128
riscv_core_config rv32_i16k_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i16k_d64k benchmark petrinet start
riscv_core_config rv32_i16k_d64k benchmark petrinet stop
riscv_core_config rv32_i16k_d64k benchmark petrinet cycles_cold_cache 2055 cycles_warm_cache 722 cycles_writeattack_cache 791
riscv_core_config rv32_i16k_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i16k_d64k benchmark statemate start
riscv_core_config rv32_i16k_d64k benchmark statemate stop
riscv_core_config rv32_i16k_d64k benchmark statemate cycles_cold_cache 67307 cycles_warm_cache 63290 cycles_writeattack_cache 63332
riscv_core_config rv32_i16k_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec cycles_cold_cache 12875 cycles_warm_cache 11833 cycles_writeattack_cache 11936
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d128b benchmark adpcm_enc start
riscv_core_config rv32_i32k_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d128b benchmark adpcm_enc cycles_cold_cache 17998 cycles_warm_cache 18983 cycles_writeattack_cache 19152
riscv_core_config rv32_i32k_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d128b benchmark cjpeg_wrbmp cycles_cold_cache 716745 cycles_warm_cache 716301 cycles_writeattack_cache 716286
riscv_core_config rv32_i32k_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d128b benchmark g723_enc start
riscv_core_config rv32_i32k_d128b benchmark g723_enc stop
riscv_core_config rv32_i32k_d128b benchmark g723_enc cycles_cold_cache 972244 cycles_warm_cache 973892 cycles_writeattack_cache 966274
riscv_core_config rv32_i32k_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d128b benchmark h264_dec start
riscv_core_config rv32_i32k_d128b benchmark h264_dec stop
riscv_core_config rv32_i32k_d128b benchmark h264_dec cycles_cold_cache 135210 cycles_warm_cache 134735 cycles_writeattack_cache 134797
riscv_core_config rv32_i32k_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d128b benchmark ndes start
riscv_core_config rv32_i32k_d128b benchmark ndes stop
riscv_core_config rv32_i32k_d128b benchmark ndes cycles_cold_cache 257701 cycles_warm_cache 137511 cycles_writeattack_cache 137566
riscv_core_config rv32_i32k_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d128b benchmark petrinet start
riscv_core_config rv32_i32k_d128b benchmark petrinet stop
riscv_core_config rv32_i32k_d128b benchmark petrinet cycles_cold_cache 1507 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i32k_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d128b benchmark statemate start
riscv_core_config rv32_i32k_d128b benchmark statemate stop
riscv_core_config rv32_i32k_d128b benchmark statemate cycles_cold_cache 231241 cycles_warm_cache 228841 cycles_writeattack_cache 228764
riscv_core_config rv32_i32k_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec cycles_cold_cache 10828 cycles_warm_cache 9799 cycles_writeattack_cache 9875
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d256b benchmark adpcm_enc start
riscv_core_config rv32_i32k_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d256b benchmark adpcm_enc cycles_cold_cache 16642 cycles_warm_cache 17700 cycles_writeattack_cache 17872
riscv_core_config rv32_i32k_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d256b benchmark cjpeg_wrbmp cycles_cold_cache 445244 cycles_warm_cache 445551 cycles_writeattack_cache 444823
riscv_core_config rv32_i32k_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d256b benchmark g723_enc start
riscv_core_config rv32_i32k_d256b benchmark g723_enc stop
riscv_core_config rv32_i32k_d256b benchmark g723_enc cycles_cold_cache 761918 cycles_warm_cache 759341 cycles_writeattack_cache 757055
riscv_core_config rv32_i32k_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d256b benchmark h264_dec start
riscv_core_config rv32_i32k_d256b benchmark h264_dec stop
riscv_core_config rv32_i32k_d256b benchmark h264_dec cycles_cold_cache 118037 cycles_warm_cache 117412 cycles_writeattack_cache 117667
riscv_core_config rv32_i32k_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d256b benchmark ndes start
riscv_core_config rv32_i32k_d256b benchmark ndes stop
riscv_core_config rv32_i32k_d256b benchmark ndes cycles_cold_cache 163603 cycles_warm_cache 108445 cycles_writeattack_cache 108627
riscv_core_config rv32_i32k_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d256b benchmark petrinet start
riscv_core_config rv32_i32k_d256b benchmark petrinet stop
riscv_core_config rv32_i32k_d256b benchmark petrinet cycles_cold_cache 1535 cycles_warm_cache 694 cycles_writeattack_cache 791
riscv_core_config rv32_i32k_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d256b benchmark statemate start
riscv_core_config rv32_i32k_d256b benchmark statemate stop
riscv_core_config rv32_i32k_d256b benchmark statemate cycles_cold_cache 79337 cycles_warm_cache 76962 cycles_writeattack_cache 77036
riscv_core_config rv32_i32k_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec cycles_cold_cache 7958 cycles_warm_cache 6923 cycles_writeattack_cache 7282
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d512b benchmark adpcm_enc start
riscv_core_config rv32_i32k_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d512b benchmark adpcm_enc cycles_cold_cache 14704 cycles_warm_cache 15865 cycles_writeattack_cache 16326
riscv_core_config rv32_i32k_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d512b benchmark cjpeg_wrbmp cycles_cold_cache 290429 cycles_warm_cache 290652 cycles_writeattack_cache 290128
riscv_core_config rv32_i32k_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d512b benchmark g723_enc start
riscv_core_config rv32_i32k_d512b benchmark g723_enc stop
riscv_core_config rv32_i32k_d512b benchmark g723_enc cycles_cold_cache 684676 cycles_warm_cache 679361 cycles_writeattack_cache 679361
riscv_core_config rv32_i32k_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d512b benchmark h264_dec start
riscv_core_config rv32_i32k_d512b benchmark h264_dec stop
riscv_core_config rv32_i32k_d512b benchmark h264_dec cycles_cold_cache 109610 cycles_warm_cache 108900 cycles_writeattack_cache 109207
riscv_core_config rv32_i32k_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d512b benchmark ndes start
riscv_core_config rv32_i32k_d512b benchmark ndes stop
riscv_core_config rv32_i32k_d512b benchmark ndes cycles_cold_cache 103342 cycles_warm_cache 79561 cycles_writeattack_cache 79883
riscv_core_config rv32_i32k_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d512b benchmark petrinet start
riscv_core_config rv32_i32k_d512b benchmark petrinet stop
riscv_core_config rv32_i32k_d512b benchmark petrinet cycles_cold_cache 1535 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i32k_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d512b benchmark statemate start
riscv_core_config rv32_i32k_d512b benchmark statemate stop
riscv_core_config rv32_i32k_d512b benchmark statemate cycles_cold_cache 79332 cycles_warm_cache 76964 cycles_writeattack_cache 77056
riscv_core_config rv32_i32k_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec cycles_cold_cache 6796 cycles_warm_cache 5865 cycles_writeattack_cache 6550
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d1k benchmark adpcm_enc start
riscv_core_config rv32_i32k_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d1k benchmark adpcm_enc cycles_cold_cache 14051 cycles_warm_cache 14877 cycles_writeattack_cache 15682
riscv_core_config rv32_i32k_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176037 cycles_warm_cache 176558 cycles_writeattack_cache 175936
riscv_core_config rv32_i32k_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d1k benchmark g723_enc start
riscv_core_config rv32_i32k_d1k benchmark g723_enc stop
riscv_core_config rv32_i32k_d1k benchmark g723_enc cycles_cold_cache 671185 cycles_warm_cache 667359 cycles_writeattack_cache 672626
riscv_core_config rv32_i32k_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d1k benchmark h264_dec start
riscv_core_config rv32_i32k_d1k benchmark h264_dec stop
riscv_core_config rv32_i32k_d1k benchmark h264_dec cycles_cold_cache 103887 cycles_warm_cache 103194 cycles_writeattack_cache 103692
riscv_core_config rv32_i32k_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d1k benchmark ndes start
riscv_core_config rv32_i32k_d1k benchmark ndes stop
riscv_core_config rv32_i32k_d1k benchmark ndes cycles_cold_cache 67470 cycles_warm_cache 43769 cycles_writeattack_cache 44592
riscv_core_config rv32_i32k_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d1k benchmark petrinet start
riscv_core_config rv32_i32k_d1k benchmark petrinet stop
riscv_core_config rv32_i32k_d1k benchmark petrinet cycles_cold_cache 1533 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i32k_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d1k benchmark statemate start
riscv_core_config rv32_i32k_d1k benchmark statemate stop
riscv_core_config rv32_i32k_d1k benchmark statemate cycles_cold_cache 65447 cycles_warm_cache 63115 cycles_writeattack_cache 63375
riscv_core_config rv32_i32k_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec cycles_cold_cache 6467 cycles_warm_cache 5284 cycles_writeattack_cache 6531
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d2k benchmark adpcm_enc start
riscv_core_config rv32_i32k_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d2k benchmark adpcm_enc cycles_cold_cache 12859 cycles_warm_cache 13818 cycles_writeattack_cache 15182
riscv_core_config rv32_i32k_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122160 cycles_warm_cache 122884 cycles_writeattack_cache 122208
riscv_core_config rv32_i32k_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d2k benchmark g723_enc start
riscv_core_config rv32_i32k_d2k benchmark g723_enc stop
riscv_core_config rv32_i32k_d2k benchmark g723_enc cycles_cold_cache 610919 cycles_warm_cache 606385 cycles_writeattack_cache 611160
riscv_core_config rv32_i32k_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d2k benchmark h264_dec start
riscv_core_config rv32_i32k_d2k benchmark h264_dec stop
riscv_core_config rv32_i32k_d2k benchmark h264_dec cycles_cold_cache 99259 cycles_warm_cache 98315 cycles_writeattack_cache 99212
riscv_core_config rv32_i32k_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d2k benchmark ndes start
riscv_core_config rv32_i32k_d2k benchmark ndes stop
riscv_core_config rv32_i32k_d2k benchmark ndes cycles_cold_cache 61596 cycles_warm_cache 37171 cycles_writeattack_cache 38726
riscv_core_config rv32_i32k_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d2k benchmark petrinet start
riscv_core_config rv32_i32k_d2k benchmark petrinet stop
riscv_core_config rv32_i32k_d2k benchmark petrinet cycles_cold_cache 1613 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i32k_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d2k benchmark statemate start
riscv_core_config rv32_i32k_d2k benchmark statemate stop
riscv_core_config rv32_i32k_d2k benchmark statemate cycles_cold_cache 65921 cycles_warm_cache 63113 cycles_writeattack_cache 63384
riscv_core_config rv32_i32k_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec cycles_cold_cache 6920 cycles_warm_cache 5283 cycles_writeattack_cache 6536
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d4k benchmark adpcm_enc start
riscv_core_config rv32_i32k_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d4k benchmark adpcm_enc cycles_cold_cache 13285 cycles_warm_cache 13818 cycles_writeattack_cache 15182
riscv_core_config rv32_i32k_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96248 cycles_warm_cache 110662 cycles_writeattack_cache 96908
riscv_core_config rv32_i32k_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d4k benchmark g723_enc start
riscv_core_config rv32_i32k_d4k benchmark g723_enc stop
riscv_core_config rv32_i32k_d4k benchmark g723_enc cycles_cold_cache 609800 cycles_warm_cache 600586 cycles_writeattack_cache 604920
riscv_core_config rv32_i32k_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d4k benchmark h264_dec start
riscv_core_config rv32_i32k_d4k benchmark h264_dec stop
riscv_core_config rv32_i32k_d4k benchmark h264_dec cycles_cold_cache 99004 cycles_warm_cache 97998 cycles_writeattack_cache 98949
riscv_core_config rv32_i32k_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d4k benchmark ndes start
riscv_core_config rv32_i32k_d4k benchmark ndes stop
riscv_core_config rv32_i32k_d4k benchmark ndes cycles_cold_cache 57385 cycles_warm_cache 36087 cycles_writeattack_cache 38524
riscv_core_config rv32_i32k_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d4k benchmark petrinet start
riscv_core_config rv32_i32k_d4k benchmark petrinet stop
riscv_core_config rv32_i32k_d4k benchmark petrinet cycles_cold_cache 2019 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i32k_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d4k benchmark statemate start
riscv_core_config rv32_i32k_d4k benchmark statemate stop
riscv_core_config rv32_i32k_d4k benchmark statemate cycles_cold_cache 66669 cycles_warm_cache 63113 cycles_writeattack_cache 63374
riscv_core_config rv32_i32k_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec cycles_cold_cache 6752 cycles_warm_cache 4896 cycles_writeattack_cache 6342
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d8k benchmark adpcm_enc start
riscv_core_config rv32_i32k_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d8k benchmark adpcm_enc cycles_cold_cache 13715 cycles_warm_cache 13818 cycles_writeattack_cache 15084
riscv_core_config rv32_i32k_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83711 cycles_warm_cache 84668 cycles_writeattack_cache 85718
riscv_core_config rv32_i32k_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d8k benchmark g723_enc start
riscv_core_config rv32_i32k_d8k benchmark g723_enc stop
riscv_core_config rv32_i32k_d8k benchmark g723_enc cycles_cold_cache 610194 cycles_warm_cache 600586 cycles_writeattack_cache 604765
riscv_core_config rv32_i32k_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d8k benchmark h264_dec start
riscv_core_config rv32_i32k_d8k benchmark h264_dec stop
riscv_core_config rv32_i32k_d8k benchmark h264_dec cycles_cold_cache 98223 cycles_warm_cache 97048 cycles_writeattack_cache 98479
riscv_core_config rv32_i32k_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d8k benchmark ndes start
riscv_core_config rv32_i32k_d8k benchmark ndes stop
riscv_core_config rv32_i32k_d8k benchmark ndes cycles_cold_cache 55534 cycles_warm_cache 33817 cycles_writeattack_cache 36226
riscv_core_config rv32_i32k_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d8k benchmark petrinet start
riscv_core_config rv32_i32k_d8k benchmark petrinet stop
riscv_core_config rv32_i32k_d8k benchmark petrinet cycles_cold_cache 2059 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i32k_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d8k benchmark statemate start
riscv_core_config rv32_i32k_d8k benchmark statemate stop
riscv_core_config rv32_i32k_d8k benchmark statemate cycles_cold_cache 66931 cycles_warm_cache 63177 cycles_writeattack_cache 63371
riscv_core_config rv32_i32k_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec cycles_cold_cache 6816 cycles_warm_cache 4896 cycles_writeattack_cache 6139
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d16k benchmark adpcm_enc start
riscv_core_config rv32_i32k_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d16k benchmark adpcm_enc cycles_cold_cache 13875 cycles_warm_cache 13818 cycles_writeattack_cache 14975
riscv_core_config rv32_i32k_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d16k benchmark cjpeg_wrbmp cycles_cold_cache 82702 cycles_warm_cache 82870 cycles_writeattack_cache 85575
riscv_core_config rv32_i32k_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d16k benchmark g723_enc start
riscv_core_config rv32_i32k_d16k benchmark g723_enc stop
riscv_core_config rv32_i32k_d16k benchmark g723_enc cycles_cold_cache 610321 cycles_warm_cache 600586 cycles_writeattack_cache 604714
riscv_core_config rv32_i32k_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d16k benchmark h264_dec start
riscv_core_config rv32_i32k_d16k benchmark h264_dec stop
riscv_core_config rv32_i32k_d16k benchmark h264_dec cycles_cold_cache 98007 cycles_warm_cache 96942 cycles_writeattack_cache 98436
riscv_core_config rv32_i32k_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d16k benchmark ndes start
riscv_core_config rv32_i32k_d16k benchmark ndes stop
riscv_core_config rv32_i32k_d16k benchmark ndes cycles_cold_cache 55532 cycles_warm_cache 33817 cycles_writeattack_cache 36109
riscv_core_config rv32_i32k_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d16k benchmark petrinet start
riscv_core_config rv32_i32k_d16k benchmark petrinet stop
riscv_core_config rv32_i32k_d16k benchmark petrinet cycles_cold_cache 2019 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i32k_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d16k benchmark statemate start
riscv_core_config rv32_i32k_d16k benchmark statemate stop
riscv_core_config rv32_i32k_d16k benchmark statemate cycles_cold_cache 66953 cycles_warm_cache 63209 cycles_writeattack_cache 63333
riscv_core_config rv32_i32k_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec cycles_cold_cache 6888 cycles_warm_cache 4896 cycles_writeattack_cache 6130
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d32k benchmark adpcm_enc start
riscv_core_config rv32_i32k_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d32k benchmark adpcm_enc cycles_cold_cache 13977 cycles_warm_cache 13818 cycles_writeattack_cache 15030
riscv_core_config rv32_i32k_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82190 cycles_warm_cache 82619 cycles_writeattack_cache 85435
riscv_core_config rv32_i32k_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d32k benchmark g723_enc start
riscv_core_config rv32_i32k_d32k benchmark g723_enc stop
riscv_core_config rv32_i32k_d32k benchmark g723_enc cycles_cold_cache 610451 cycles_warm_cache 600591 cycles_writeattack_cache 604692
riscv_core_config rv32_i32k_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d32k benchmark h264_dec start
riscv_core_config rv32_i32k_d32k benchmark h264_dec stop
riscv_core_config rv32_i32k_d32k benchmark h264_dec cycles_cold_cache 98047 cycles_warm_cache 96942 cycles_writeattack_cache 98394
riscv_core_config rv32_i32k_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d32k benchmark ndes start
riscv_core_config rv32_i32k_d32k benchmark ndes stop
riscv_core_config rv32_i32k_d32k benchmark ndes cycles_cold_cache 55816 cycles_warm_cache 33817 cycles_writeattack_cache 36114
riscv_core_config rv32_i32k_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d32k benchmark petrinet start
riscv_core_config rv32_i32k_d32k benchmark petrinet stop
riscv_core_config rv32_i32k_d32k benchmark petrinet cycles_cold_cache 2065 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i32k_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d32k benchmark statemate start
riscv_core_config rv32_i32k_d32k benchmark statemate stop
riscv_core_config rv32_i32k_d32k benchmark statemate cycles_cold_cache 67155 cycles_warm_cache 63241 cycles_writeattack_cache 63360
riscv_core_config rv32_i32k_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec cycles_cold_cache 6882 cycles_warm_cache 4896 cycles_writeattack_cache 6125
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d64k benchmark adpcm_enc start
riscv_core_config rv32_i32k_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i32k_d64k benchmark adpcm_enc cycles_cold_cache 13977 cycles_warm_cache 13818 cycles_writeattack_cache 15023
riscv_core_config rv32_i32k_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i32k_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i32k_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i32k_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82037 cycles_warm_cache 81535 cycles_writeattack_cache 85562
riscv_core_config rv32_i32k_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i32k_d64k benchmark g723_enc start
riscv_core_config rv32_i32k_d64k benchmark g723_enc stop
riscv_core_config rv32_i32k_d64k benchmark g723_enc cycles_cold_cache 610449 cycles_warm_cache 600586 cycles_writeattack_cache 604701
riscv_core_config rv32_i32k_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i32k_d64k benchmark h264_dec start
riscv_core_config rv32_i32k_d64k benchmark h264_dec stop
riscv_core_config rv32_i32k_d64k benchmark h264_dec cycles_cold_cache 98041 cycles_warm_cache 96942 cycles_writeattack_cache 98414
riscv_core_config rv32_i32k_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i32k_d64k benchmark ndes start
riscv_core_config rv32_i32k_d64k benchmark ndes stop
riscv_core_config rv32_i32k_d64k benchmark ndes cycles_cold_cache 55816 cycles_warm_cache 33817 cycles_writeattack_cache 36131
riscv_core_config rv32_i32k_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i32k_d64k benchmark petrinet start
riscv_core_config rv32_i32k_d64k benchmark petrinet stop
riscv_core_config rv32_i32k_d64k benchmark petrinet cycles_cold_cache 2053 cycles_warm_cache 722 cycles_writeattack_cache 791
riscv_core_config rv32_i32k_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i32k_d64k benchmark statemate start
riscv_core_config rv32_i32k_d64k benchmark statemate stop
riscv_core_config rv32_i32k_d64k benchmark statemate cycles_cold_cache 67153 cycles_warm_cache 63241 cycles_writeattack_cache 63332
riscv_core_config rv32_i32k_d64k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec cycles_cold_cache 12882 cycles_warm_cache 11838 cycles_writeattack_cache 11955
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d128b benchmark adpcm_enc start
riscv_core_config rv32_i64k_d128b benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d128b benchmark adpcm_enc cycles_cold_cache 18007 cycles_warm_cache 18993 cycles_writeattack_cache 19150
riscv_core_config rv32_i64k_d128b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d128b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d128b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d128b benchmark cjpeg_wrbmp cycles_cold_cache 716832 cycles_warm_cache 716389 cycles_writeattack_cache 716374
riscv_core_config rv32_i64k_d128b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d128b benchmark g723_enc start
riscv_core_config rv32_i64k_d128b benchmark g723_enc stop
riscv_core_config rv32_i64k_d128b benchmark g723_enc cycles_cold_cache 972597 cycles_warm_cache 973841 cycles_writeattack_cache 966345
riscv_core_config rv32_i64k_d128b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d128b benchmark h264_dec start
riscv_core_config rv32_i64k_d128b benchmark h264_dec stop
riscv_core_config rv32_i64k_d128b benchmark h264_dec cycles_cold_cache 135233 cycles_warm_cache 134724 cycles_writeattack_cache 134815
riscv_core_config rv32_i64k_d128b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d128b benchmark ndes start
riscv_core_config rv32_i64k_d128b benchmark ndes stop
riscv_core_config rv32_i64k_d128b benchmark ndes cycles_cold_cache 257710 cycles_warm_cache 137463 cycles_writeattack_cache 137566
riscv_core_config rv32_i64k_d128b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d128b benchmark petrinet start
riscv_core_config rv32_i64k_d128b benchmark petrinet stop
riscv_core_config rv32_i64k_d128b benchmark petrinet cycles_cold_cache 1509 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i64k_d128b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d128b benchmark statemate start
riscv_core_config rv32_i64k_d128b benchmark statemate stop
riscv_core_config rv32_i64k_d128b benchmark statemate cycles_cold_cache 231247 cycles_warm_cache 228822 cycles_writeattack_cache 228799
riscv_core_config rv32_i64k_d128b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec cycles_cold_cache 10864 cycles_warm_cache 9800 cycles_writeattack_cache 9878
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d256b benchmark adpcm_enc start
riscv_core_config rv32_i64k_d256b benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d256b benchmark adpcm_enc cycles_cold_cache 16650 cycles_warm_cache 17678 cycles_writeattack_cache 17861
riscv_core_config rv32_i64k_d256b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d256b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d256b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d256b benchmark cjpeg_wrbmp cycles_cold_cache 445269 cycles_warm_cache 445199 cycles_writeattack_cache 444798
riscv_core_config rv32_i64k_d256b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d256b benchmark g723_enc start
riscv_core_config rv32_i64k_d256b benchmark g723_enc stop
riscv_core_config rv32_i64k_d256b benchmark g723_enc cycles_cold_cache 761951 cycles_warm_cache 759267 cycles_writeattack_cache 757038
riscv_core_config rv32_i64k_d256b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d256b benchmark h264_dec start
riscv_core_config rv32_i64k_d256b benchmark h264_dec stop
riscv_core_config rv32_i64k_d256b benchmark h264_dec cycles_cold_cache 118097 cycles_warm_cache 117439 cycles_writeattack_cache 117621
riscv_core_config rv32_i64k_d256b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d256b benchmark ndes start
riscv_core_config rv32_i64k_d256b benchmark ndes stop
riscv_core_config rv32_i64k_d256b benchmark ndes cycles_cold_cache 163663 cycles_warm_cache 108477 cycles_writeattack_cache 108564
riscv_core_config rv32_i64k_d256b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d256b benchmark petrinet start
riscv_core_config rv32_i64k_d256b benchmark petrinet stop
riscv_core_config rv32_i64k_d256b benchmark petrinet cycles_cold_cache 1533 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i64k_d256b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d256b benchmark statemate start
riscv_core_config rv32_i64k_d256b benchmark statemate stop
riscv_core_config rv32_i64k_d256b benchmark statemate cycles_cold_cache 79342 cycles_warm_cache 76982 cycles_writeattack_cache 77036
riscv_core_config rv32_i64k_d256b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec cycles_cold_cache 7948 cycles_warm_cache 6937 cycles_writeattack_cache 7289
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d512b benchmark adpcm_enc start
riscv_core_config rv32_i64k_d512b benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d512b benchmark adpcm_enc cycles_cold_cache 14731 cycles_warm_cache 15857 cycles_writeattack_cache 16306
riscv_core_config rv32_i64k_d512b benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d512b benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d512b benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d512b benchmark cjpeg_wrbmp cycles_cold_cache 290454 cycles_warm_cache 290563 cycles_writeattack_cache 290125
riscv_core_config rv32_i64k_d512b benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d512b benchmark g723_enc start
riscv_core_config rv32_i64k_d512b benchmark g723_enc stop
riscv_core_config rv32_i64k_d512b benchmark g723_enc cycles_cold_cache 684623 cycles_warm_cache 679403 cycles_writeattack_cache 679393
riscv_core_config rv32_i64k_d512b benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d512b benchmark h264_dec start
riscv_core_config rv32_i64k_d512b benchmark h264_dec stop
riscv_core_config rv32_i64k_d512b benchmark h264_dec cycles_cold_cache 109599 cycles_warm_cache 108913 cycles_writeattack_cache 109210
riscv_core_config rv32_i64k_d512b benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d512b benchmark ndes start
riscv_core_config rv32_i64k_d512b benchmark ndes stop
riscv_core_config rv32_i64k_d512b benchmark ndes cycles_cold_cache 103325 cycles_warm_cache 79615 cycles_writeattack_cache 79875
riscv_core_config rv32_i64k_d512b benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d512b benchmark petrinet start
riscv_core_config rv32_i64k_d512b benchmark petrinet stop
riscv_core_config rv32_i64k_d512b benchmark petrinet cycles_cold_cache 1537 cycles_warm_cache 696 cycles_writeattack_cache 791
riscv_core_config rv32_i64k_d512b benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d512b benchmark statemate start
riscv_core_config rv32_i64k_d512b benchmark statemate stop
riscv_core_config rv32_i64k_d512b benchmark statemate cycles_cold_cache 79337 cycles_warm_cache 76964 cycles_writeattack_cache 77036
riscv_core_config rv32_i64k_d512b benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec cycles_cold_cache 6788 cycles_warm_cache 5863 cycles_writeattack_cache 6562
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d1k benchmark adpcm_enc start
riscv_core_config rv32_i64k_d1k benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d1k benchmark adpcm_enc cycles_cold_cache 14049 cycles_warm_cache 14882 cycles_writeattack_cache 15669
riscv_core_config rv32_i64k_d1k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d1k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d1k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d1k benchmark cjpeg_wrbmp cycles_cold_cache 176001 cycles_warm_cache 176511 cycles_writeattack_cache 175938
riscv_core_config rv32_i64k_d1k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d1k benchmark g723_enc start
riscv_core_config rv32_i64k_d1k benchmark g723_enc stop
riscv_core_config rv32_i64k_d1k benchmark g723_enc cycles_cold_cache 671190 cycles_warm_cache 667425 cycles_writeattack_cache 672647
riscv_core_config rv32_i64k_d1k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d1k benchmark h264_dec start
riscv_core_config rv32_i64k_d1k benchmark h264_dec stop
riscv_core_config rv32_i64k_d1k benchmark h264_dec cycles_cold_cache 103871 cycles_warm_cache 103225 cycles_writeattack_cache 103667
riscv_core_config rv32_i64k_d1k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d1k benchmark ndes start
riscv_core_config rv32_i64k_d1k benchmark ndes stop
riscv_core_config rv32_i64k_d1k benchmark ndes cycles_cold_cache 67507 cycles_warm_cache 43722 cycles_writeattack_cache 44577
riscv_core_config rv32_i64k_d1k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d1k benchmark petrinet start
riscv_core_config rv32_i64k_d1k benchmark petrinet stop
riscv_core_config rv32_i64k_d1k benchmark petrinet cycles_cold_cache 1535 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i64k_d1k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d1k benchmark statemate start
riscv_core_config rv32_i64k_d1k benchmark statemate stop
riscv_core_config rv32_i64k_d1k benchmark statemate cycles_cold_cache 65467 cycles_warm_cache 63113 cycles_writeattack_cache 63377
riscv_core_config rv32_i64k_d1k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec cycles_cold_cache 6464 cycles_warm_cache 5283 cycles_writeattack_cache 6542
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d2k benchmark adpcm_enc start
riscv_core_config rv32_i64k_d2k benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d2k benchmark adpcm_enc cycles_cold_cache 12851 cycles_warm_cache 13818 cycles_writeattack_cache 15194
riscv_core_config rv32_i64k_d2k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d2k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d2k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d2k benchmark cjpeg_wrbmp cycles_cold_cache 122200 cycles_warm_cache 122925 cycles_writeattack_cache 122235
riscv_core_config rv32_i64k_d2k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d2k benchmark g723_enc start
riscv_core_config rv32_i64k_d2k benchmark g723_enc stop
riscv_core_config rv32_i64k_d2k benchmark g723_enc cycles_cold_cache 610914 cycles_warm_cache 606369 cycles_writeattack_cache 611159
riscv_core_config rv32_i64k_d2k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d2k benchmark h264_dec start
riscv_core_config rv32_i64k_d2k benchmark h264_dec stop
riscv_core_config rv32_i64k_d2k benchmark h264_dec cycles_cold_cache 99278 cycles_warm_cache 98316 cycles_writeattack_cache 99212
riscv_core_config rv32_i64k_d2k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d2k benchmark ndes start
riscv_core_config rv32_i64k_d2k benchmark ndes stop
riscv_core_config rv32_i64k_d2k benchmark ndes cycles_cold_cache 61596 cycles_warm_cache 37164 cycles_writeattack_cache 38746
riscv_core_config rv32_i64k_d2k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d2k benchmark petrinet start
riscv_core_config rv32_i64k_d2k benchmark petrinet stop
riscv_core_config rv32_i64k_d2k benchmark petrinet cycles_cold_cache 1597 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i64k_d2k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d2k benchmark statemate start
riscv_core_config rv32_i64k_d2k benchmark statemate stop
riscv_core_config rv32_i64k_d2k benchmark statemate cycles_cold_cache 65917 cycles_warm_cache 63113 cycles_writeattack_cache 63374
riscv_core_config rv32_i64k_d2k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec cycles_cold_cache 6921 cycles_warm_cache 5283 cycles_writeattack_cache 6533
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d4k benchmark adpcm_enc start
riscv_core_config rv32_i64k_d4k benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d4k benchmark adpcm_enc cycles_cold_cache 13273 cycles_warm_cache 13818 cycles_writeattack_cache 15188
riscv_core_config rv32_i64k_d4k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d4k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d4k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d4k benchmark cjpeg_wrbmp cycles_cold_cache 96262 cycles_warm_cache 110689 cycles_writeattack_cache 96881
riscv_core_config rv32_i64k_d4k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d4k benchmark g723_enc start
riscv_core_config rv32_i64k_d4k benchmark g723_enc stop
riscv_core_config rv32_i64k_d4k benchmark g723_enc cycles_cold_cache 609806 cycles_warm_cache 600586 cycles_writeattack_cache 604923
riscv_core_config rv32_i64k_d4k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d4k benchmark h264_dec start
riscv_core_config rv32_i64k_d4k benchmark h264_dec stop
riscv_core_config rv32_i64k_d4k benchmark h264_dec cycles_cold_cache 99005 cycles_warm_cache 97997 cycles_writeattack_cache 98946
riscv_core_config rv32_i64k_d4k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d4k benchmark ndes start
riscv_core_config rv32_i64k_d4k benchmark ndes stop
riscv_core_config rv32_i64k_d4k benchmark ndes cycles_cold_cache 57407 cycles_warm_cache 36091 cycles_writeattack_cache 38515
riscv_core_config rv32_i64k_d4k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d4k benchmark petrinet start
riscv_core_config rv32_i64k_d4k benchmark petrinet stop
riscv_core_config rv32_i64k_d4k benchmark petrinet cycles_cold_cache 2019 cycles_warm_cache 690 cycles_writeattack_cache 791
riscv_core_config rv32_i64k_d4k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d4k benchmark statemate start
riscv_core_config rv32_i64k_d4k benchmark statemate stop
riscv_core_config rv32_i64k_d4k benchmark statemate cycles_cold_cache 66691 cycles_warm_cache 63113 cycles_writeattack_cache 63378
riscv_core_config rv32_i64k_d4k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec cycles_cold_cache 6746 cycles_warm_cache 4896 cycles_writeattack_cache 6353
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d8k benchmark adpcm_enc start
riscv_core_config rv32_i64k_d8k benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d8k benchmark adpcm_enc cycles_cold_cache 13723 cycles_warm_cache 13818 cycles_writeattack_cache 15082
riscv_core_config rv32_i64k_d8k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d8k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d8k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d8k benchmark cjpeg_wrbmp cycles_cold_cache 83719 cycles_warm_cache 84688 cycles_writeattack_cache 85715
riscv_core_config rv32_i64k_d8k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d8k benchmark g723_enc start
riscv_core_config rv32_i64k_d8k benchmark g723_enc stop
riscv_core_config rv32_i64k_d8k benchmark g723_enc cycles_cold_cache 610190 cycles_warm_cache 600586 cycles_writeattack_cache 604778
riscv_core_config rv32_i64k_d8k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d8k benchmark h264_dec start
riscv_core_config rv32_i64k_d8k benchmark h264_dec stop
riscv_core_config rv32_i64k_d8k benchmark h264_dec cycles_cold_cache 98215 cycles_warm_cache 97048 cycles_writeattack_cache 98467
riscv_core_config rv32_i64k_d8k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d8k benchmark ndes start
riscv_core_config rv32_i64k_d8k benchmark ndes stop
riscv_core_config rv32_i64k_d8k benchmark ndes cycles_cold_cache 55531 cycles_warm_cache 33817 cycles_writeattack_cache 36219
riscv_core_config rv32_i64k_d8k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d8k benchmark petrinet start
riscv_core_config rv32_i64k_d8k benchmark petrinet stop
riscv_core_config rv32_i64k_d8k benchmark petrinet cycles_cold_cache 2059 cycles_warm_cache 722 cycles_writeattack_cache 773
riscv_core_config rv32_i64k_d8k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d8k benchmark statemate start
riscv_core_config rv32_i64k_d8k benchmark statemate stop
riscv_core_config rv32_i64k_d8k benchmark statemate cycles_cold_cache 66927 cycles_warm_cache 63177 cycles_writeattack_cache 63371
riscv_core_config rv32_i64k_d8k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec cycles_cold_cache 6816 cycles_warm_cache 4896 cycles_writeattack_cache 6127
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d16k benchmark adpcm_enc start
riscv_core_config rv32_i64k_d16k benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d16k benchmark adpcm_enc cycles_cold_cache 13879 cycles_warm_cache 13818 cycles_writeattack_cache 14981
riscv_core_config rv32_i64k_d16k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d16k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d16k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d16k benchmark cjpeg_wrbmp cycles_cold_cache 82724 cycles_warm_cache 82902 cycles_writeattack_cache 85586
riscv_core_config rv32_i64k_d16k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d16k benchmark g723_enc start
riscv_core_config rv32_i64k_d16k benchmark g723_enc stop
riscv_core_config rv32_i64k_d16k benchmark g723_enc cycles_cold_cache 610320 cycles_warm_cache 600586 cycles_writeattack_cache 604724
riscv_core_config rv32_i64k_d16k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d16k benchmark h264_dec start
riscv_core_config rv32_i64k_d16k benchmark h264_dec stop
riscv_core_config rv32_i64k_d16k benchmark h264_dec cycles_cold_cache 98007 cycles_warm_cache 96942 cycles_writeattack_cache 98436
riscv_core_config rv32_i64k_d16k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d16k benchmark ndes start
riscv_core_config rv32_i64k_d16k benchmark ndes stop
riscv_core_config rv32_i64k_d16k benchmark ndes cycles_cold_cache 55528 cycles_warm_cache 33817 cycles_writeattack_cache 36102
riscv_core_config rv32_i64k_d16k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d16k benchmark petrinet start
riscv_core_config rv32_i64k_d16k benchmark petrinet stop
riscv_core_config rv32_i64k_d16k benchmark petrinet cycles_cold_cache 2019 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i64k_d16k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d16k benchmark statemate start
riscv_core_config rv32_i64k_d16k benchmark statemate stop
riscv_core_config rv32_i64k_d16k benchmark statemate cycles_cold_cache 66967 cycles_warm_cache 63209 cycles_writeattack_cache 63336
riscv_core_config rv32_i64k_d16k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec cycles_cold_cache 6882 cycles_warm_cache 4896 cycles_writeattack_cache 6126
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d32k benchmark adpcm_enc start
riscv_core_config rv32_i64k_d32k benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d32k benchmark adpcm_enc cycles_cold_cache 13971 cycles_warm_cache 13818 cycles_writeattack_cache 15024
riscv_core_config rv32_i64k_d32k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d32k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d32k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d32k benchmark cjpeg_wrbmp cycles_cold_cache 82200 cycles_warm_cache 82630 cycles_writeattack_cache 85436
riscv_core_config rv32_i64k_d32k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d32k benchmark g723_enc start
riscv_core_config rv32_i64k_d32k benchmark g723_enc stop
riscv_core_config rv32_i64k_d32k benchmark g723_enc cycles_cold_cache 610455 cycles_warm_cache 600590 cycles_writeattack_cache 604691
riscv_core_config rv32_i64k_d32k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d32k benchmark h264_dec start
riscv_core_config rv32_i64k_d32k benchmark h264_dec stop
riscv_core_config rv32_i64k_d32k benchmark h264_dec cycles_cold_cache 98047 cycles_warm_cache 96942 cycles_writeattack_cache 98404
riscv_core_config rv32_i64k_d32k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d32k benchmark ndes start
riscv_core_config rv32_i64k_d32k benchmark ndes stop
riscv_core_config rv32_i64k_d32k benchmark ndes cycles_cold_cache 55820 cycles_warm_cache 33817 cycles_writeattack_cache 36114
riscv_core_config rv32_i64k_d32k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d32k benchmark petrinet start
riscv_core_config rv32_i64k_d32k benchmark petrinet stop
riscv_core_config rv32_i64k_d32k benchmark petrinet cycles_cold_cache 2051 cycles_warm_cache 722 cycles_writeattack_cache 767
riscv_core_config rv32_i64k_d32k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d32k benchmark statemate start
riscv_core_config rv32_i64k_d32k benchmark statemate stop
riscv_core_config rv32_i64k_d32k benchmark statemate cycles_cold_cache 67149 cycles_warm_cache 63241 cycles_writeattack_cache 63358
riscv_core_config rv32_i64k_d32k benchmark statemate sum_dummy=4063232
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec cycles_cold_cache 6888 cycles_warm_cache 4896 cycles_writeattack_cache 6125
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d64k benchmark adpcm_enc start
riscv_core_config rv32_i64k_d64k benchmark adpcm_enc stop
riscv_core_config rv32_i64k_d64k benchmark adpcm_enc cycles_cold_cache 13971 cycles_warm_cache 13818 cycles_writeattack_cache 15027
riscv_core_config rv32_i64k_d64k benchmark adpcm_enc sum_dummy=4063232
riscv_core_config rv32_i64k_d64k benchmark cjpeg_wrbmp start
riscv_core_config rv32_i64k_d64k benchmark cjpeg_wrbmp stop
riscv_core_config rv32_i64k_d64k benchmark cjpeg_wrbmp cycles_cold_cache 82041 cycles_warm_cache 81545 cycles_writeattack_cache 85565
riscv_core_config rv32_i64k_d64k benchmark cjpeg_wrbmp sum_dummy=4057224
riscv_core_config rv32_i64k_d64k benchmark g723_enc start
riscv_core_config rv32_i64k_d64k benchmark g723_enc stop
riscv_core_config rv32_i64k_d64k benchmark g723_enc cycles_cold_cache 610467 cycles_warm_cache 600586 cycles_writeattack_cache 604709
riscv_core_config rv32_i64k_d64k benchmark g723_enc sum_dummy=4063106
riscv_core_config rv32_i64k_d64k benchmark h264_dec start
riscv_core_config rv32_i64k_d64k benchmark h264_dec stop
riscv_core_config rv32_i64k_d64k benchmark h264_dec cycles_cold_cache 98035 cycles_warm_cache 96942 cycles_writeattack_cache 98420
riscv_core_config rv32_i64k_d64k benchmark h264_dec sum_dummy=4063232
riscv_core_config rv32_i64k_d64k benchmark ndes start
riscv_core_config rv32_i64k_d64k benchmark ndes stop
riscv_core_config rv32_i64k_d64k benchmark ndes cycles_cold_cache 55832 cycles_warm_cache 33817 cycles_writeattack_cache 36128
riscv_core_config rv32_i64k_d64k benchmark ndes sum_dummy=4063232
riscv_core_config rv32_i64k_d64k benchmark petrinet start
riscv_core_config rv32_i64k_d64k benchmark petrinet stop
riscv_core_config rv32_i64k_d64k benchmark petrinet cycles_cold_cache 2061 cycles_warm_cache 722 cycles_writeattack_cache 791
riscv_core_config rv32_i64k_d64k benchmark petrinet sum_dummy=4063232
riscv_core_config rv32_i64k_d64k benchmark statemate start
riscv_core_config rv32_i64k_d64k benchmark statemate stop
riscv_core_config rv32_i64k_d64k benchmark statemate cycles_cold_cache 67167 cycles_warm_cache 63241 cycles_writeattack_cache 63332
riscv_core_config rv32_i64k_d64k benchmark statemate sum_dummy=4063232
