
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.50000000000000000000;
2.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  109173.0      1.42     322.0    7999.5                          
    0:00:26  109173.0      1.42     322.0    7999.5                          
    0:00:26  109412.4      1.42     322.0    7999.5                          
    0:00:26  109651.8      1.42     322.0    7999.5                          
    0:00:26  109891.2      1.42     322.0    7999.5                          
    0:00:41  109125.7      0.65     113.4    1543.0                          
    0:00:41  109124.9      0.65     113.4    1543.0                          
    0:00:41  109124.9      0.65     113.4    1543.0                          
    0:00:41  109124.9      0.65     113.4    1543.0                          
    0:00:42  109124.9      0.65     113.4    1543.0                          
    0:00:52   87771.2      0.67      86.3     205.6                          
    0:00:54   87723.6      0.62      84.7     164.9                          
    0:00:57   87734.0      0.60      83.0     153.0                          
    0:00:58   87740.4      0.58      81.7     142.7                          
    0:00:58   87744.6      0.57      79.8     125.5                          
    0:00:59   87748.3      0.55      78.5     115.2                          
    0:01:00   87758.2      0.54      77.3     101.5                          
    0:01:00   87764.8      0.52      76.6      87.7                          
    0:01:01   87775.7      0.51      75.8      87.7                          
    0:01:01   87789.8      0.51      74.1      87.7                          
    0:01:02   87801.3      0.51      72.3      84.3                          
    0:01:02   87810.9      0.50      71.1      84.3                          
    0:01:02   87824.2      0.50      70.2      80.9                          
    0:01:03   87355.7      0.50      70.2      80.9                          
    0:01:03   87355.7      0.50      70.2      80.9                          
    0:01:03   87352.5      0.50      70.2      43.9                          
    0:01:04   87353.6      0.50      70.2      17.0                          
    0:01:04   87354.4      0.50      70.2       0.0                          
    0:01:04   87354.4      0.50      70.2       0.0                          
    0:01:04   87354.4      0.50      70.2       0.0                          
    0:01:04   87354.4      0.50      70.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04   87354.4      0.50      70.2       0.0                          
    0:01:04   87389.0      0.49      67.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   87420.6      0.48      65.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   87449.4      0.48      63.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   87480.2      0.48      60.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   87509.2      0.48      59.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   87536.6      0.48      57.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87554.2      0.47      57.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87573.6      0.47      56.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87603.4      0.46      55.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87620.9      0.45      55.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87641.7      0.44      54.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87666.2      0.44      53.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87681.8      0.43      52.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87697.3      0.43      52.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87704.7      0.43      52.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87726.0      0.42      51.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:06   87736.9      0.42      51.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87739.8      0.41      51.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87753.1      0.41      50.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87769.1      0.41      49.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   87792.8      0.41      48.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   87803.9      0.41      48.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:06   87828.9      0.41      46.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   87853.4      0.40      45.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   87867.0      0.40      44.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   87887.2      0.40      43.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   87910.6      0.40      42.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   87929.2      0.40      42.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:07   87950.5      0.39      40.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   87955.6      0.39      40.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:07   87974.4      0.38      39.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   87996.8      0.36      38.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88014.6      0.36      38.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88024.5      0.36      38.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88043.6      0.36      37.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88063.0      0.35      36.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88084.6      0.35      36.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88094.1      0.34      36.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:08   88105.3      0.34      35.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88111.7      0.34      35.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88133.8      0.34      35.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88149.5      0.33      35.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88158.8      0.33      34.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88175.0      0.33      34.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88195.5      0.33      33.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88204.3      0.33      33.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88217.6      0.32      32.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88231.9      0.32      32.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88241.2      0.32      32.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88242.6      0.32      32.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88256.1      0.32      31.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88272.9      0.32      31.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88286.2      0.32      30.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88296.0      0.31      30.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88304.3      0.31      30.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88320.0      0.31      29.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:10   88333.8      0.31      29.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88347.4      0.31      28.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88370.0      0.30      27.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88378.5      0.30      27.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88399.2      0.29      26.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:10   88408.8      0.29      26.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88414.1      0.28      26.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88430.9      0.28      25.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88441.5      0.28      25.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88461.2      0.28      25.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88462.0      0.28      25.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88479.8      0.27      24.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88494.5      0.27      24.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88495.8      0.27      23.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88502.5      0.27      23.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88516.3      0.27      23.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88526.1      0.27      23.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88536.2      0.26      23.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88550.9      0.26      22.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:12   88562.6      0.26      22.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88574.8      0.26      21.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88582.8      0.25      21.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88594.8      0.25      21.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88606.5      0.25      20.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88613.4      0.24      20.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88627.2      0.24      20.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88633.3      0.24      20.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88635.5      0.24      20.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88642.1      0.24      20.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88653.3      0.24      19.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88662.6      0.23      19.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88670.8      0.23      19.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88680.7      0.23      19.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88683.1      0.23      18.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88692.1      0.23      18.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88702.8      0.23      18.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88710.7      0.22      18.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88729.1      0.22      17.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88739.7      0.22      17.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88742.4      0.22      17.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88751.2      0.22      17.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88753.8      0.22      16.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88762.9      0.22      16.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88781.5      0.22      16.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88788.7      0.21      16.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88791.9      0.21      16.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88798.5      0.21      15.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88803.8      0.21      15.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   88803.8      0.21      15.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88808.1      0.20      15.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88808.1      0.20      15.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88816.1      0.20      15.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88819.3      0.20      15.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88835.5      0.20      15.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   88838.1      0.20      14.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88842.7      0.20      14.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88851.7      0.20      14.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   88857.6      0.20      14.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   88860.2      0.20      14.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88861.0      0.20      14.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88861.8      0.19      14.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88870.3      0.19      14.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88872.5      0.19      14.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88874.9      0.19      14.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88881.2      0.19      14.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   88888.2      0.19      14.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88893.2      0.19      14.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88894.5      0.19      14.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88895.3      0.19      14.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88900.9      0.19      13.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88910.0      0.19      13.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88919.8      0.19      13.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88920.1      0.19      13.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88921.7      0.19      13.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88922.2      0.19      13.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88931.0      0.18      13.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88941.4      0.18      12.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   88946.1      0.18      12.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88949.6      0.18      12.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88951.7      0.18      12.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88950.9      0.18      12.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   88961.6      0.18      12.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88961.6      0.18      12.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   88967.4      0.18      12.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88975.4      0.18      12.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88976.2      0.18      12.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88977.3      0.18      12.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   88979.9      0.18      12.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   88986.6      0.18      12.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   88990.0      0.17      12.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   88998.3      0.17      12.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88998.8      0.17      12.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   88999.9      0.17      12.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89007.6      0.17      12.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89008.4      0.17      11.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89015.0      0.17      11.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89016.9      0.17      11.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89025.4      0.17      11.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89034.5      0.16      11.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89042.2      0.16      11.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89047.8      0.16      11.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89054.7      0.16      11.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89060.5      0.15      10.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89066.4      0.15      10.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89072.5      0.15      10.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89077.3      0.15      10.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89085.3      0.15      10.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89094.3      0.14       9.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89100.7      0.14       9.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89105.2      0.14       9.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89112.4      0.14       9.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89117.2      0.14       9.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89119.8      0.14       9.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89126.2      0.14       9.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89127.3      0.14       9.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89129.2      0.14       9.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89138.2      0.14       9.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89143.0      0.14       9.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89145.4      0.14       8.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89151.2      0.13       8.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89157.6      0.13       8.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89165.3      0.13       8.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89169.8      0.13       8.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89173.0      0.13       8.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89176.2      0.13       8.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89179.7      0.13       8.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89185.5      0.13       8.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89189.3      0.13       8.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89196.2      0.13       8.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89201.0      0.13       8.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89206.0      0.12       8.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89210.8      0.12       7.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89218.5      0.12       7.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89225.4      0.12       7.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89227.3      0.12       7.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89234.0      0.12       7.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89237.7      0.12       7.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89243.8      0.12       7.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89249.9      0.12       7.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89256.3      0.12       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89262.2      0.12       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89266.7      0.11       7.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89269.1      0.11       7.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89277.0      0.11       7.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89287.4      0.11       7.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89292.7      0.11       7.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89296.5      0.11       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89301.0      0.11       6.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89304.2      0.11       6.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89310.3      0.11       6.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89315.6      0.11       6.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89320.7      0.11       6.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89328.4      0.11       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89337.4      0.10       6.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89348.3      0.10       6.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89353.1      0.10       6.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89361.1      0.10       6.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89366.4      0.10       6.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89375.5      0.10       6.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89382.6      0.10       6.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89395.9      0.10       5.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89406.1      0.09       5.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89411.4      0.09       5.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89418.3      0.09       5.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89427.1      0.09       5.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89436.4      0.09       5.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89441.7      0.09       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89446.0      0.09       5.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89454.5      0.09       5.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:24   89460.6      0.09       5.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89467.5      0.09       5.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89476.5      0.08       4.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89482.1      0.08       4.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:24   89488.3      0.08       4.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89501.0      0.08       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89503.4      0.08       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89510.6      0.08       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89518.0      0.08       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89522.3      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89528.7      0.08       4.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89533.5      0.08       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89537.5      0.07       4.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89539.9      0.07       4.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89544.1      0.07       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89550.5      0.07       4.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89552.4      0.07       4.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89559.0      0.07       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89566.2      0.07       4.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89571.5      0.07       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89574.7      0.07       4.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89578.4      0.07       3.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89582.1      0.07       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89586.4      0.07       3.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89590.1      0.07       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89597.0      0.07       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89598.6      0.07       3.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89600.2      0.07       3.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89605.3      0.06       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89609.5      0.06       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89612.5      0.06       3.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89613.3      0.06       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89620.7      0.06       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89623.9      0.06       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89624.2      0.06       3.4       0.0                          
    0:01:28   89633.0      0.06       3.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89638.0      0.06       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89638.5      0.06       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89638.5      0.06       3.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89647.9      0.06       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89653.2      0.06       3.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89661.4      0.06       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89662.7      0.06       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89668.1      0.06       3.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89671.3      0.06       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89678.2      0.06       2.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89677.9      0.06       2.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89688.3      0.06       2.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89689.6      0.06       2.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89689.6      0.06       2.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89689.6      0.06       2.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89692.8      0.06       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89701.1      0.06       2.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89701.1      0.05       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89703.7      0.05       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30   89707.4      0.05       2.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89708.8      0.05       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89714.1      0.05       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89719.9      0.05       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89720.2      0.05       2.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89721.5      0.05       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89725.8      0.05       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89731.6      0.05       2.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89734.6      0.05       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89745.5      0.05       2.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89753.5      0.05       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89758.5      0.05       2.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89760.9      0.05       2.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89766.5      0.05       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89771.5      0.05       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89772.9      0.05       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89779.5      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89781.6      0.04       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89787.8      0.04       1.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89794.2      0.04       1.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89800.5      0.04       1.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89815.4      0.04       1.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89815.4      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89821.8      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89825.5      0.04       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89834.8      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89839.4      0.04       1.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89841.8      0.04       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89846.3      0.03       1.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89851.3      0.03       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89862.5      0.03       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89872.9      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89878.2      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33   89879.8      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33   89891.2      0.03       1.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89895.8      0.03       1.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89899.0      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89905.3      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89912.5      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89917.8      0.03       0.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89925.3      0.03       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89926.4      0.03       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89926.9      0.02       0.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89930.1      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89933.0      0.02       0.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89936.2      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89941.2      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89947.6      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89952.2      0.02       0.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89952.2      0.02       0.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89951.4      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89954.8      0.02       0.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89967.3      0.02       0.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89974.0      0.02       0.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89974.0      0.02       0.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89980.4      0.02       0.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89983.5      0.02       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89986.2      0.02       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89987.8      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89990.2      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89993.7      0.02       0.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89999.0      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35   90000.0      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90004.6      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35   90007.5      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90011.7      0.01       0.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   90014.7      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90018.7      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90019.5      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90022.6      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90022.9      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:35   90026.6      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90029.0      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:36   90032.8      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36   90037.0      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:36   90040.5      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   90045.0      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   90047.9      0.01       0.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   90051.6      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:36   90055.9      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36   90059.4      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36   90061.7      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:36   90065.2      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   90068.1      0.00       0.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   90071.3      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:36   90074.0      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:37   90078.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:37   90081.2      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   90084.1      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37   90086.8      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:37   90090.7      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   90096.1      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37   90096.9      0.00       0.0       0.0                          
    0:01:37   90093.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37   90093.7      0.00       0.0       0.0                          
    0:01:38   90093.7      0.00       0.0       0.0                          
    0:01:41   89633.2      0.07       0.3       0.0                          
    0:01:42   89575.0      0.07       0.3       0.0                          
    0:01:43   89555.0      0.07       0.4       0.0                          
    0:01:43   89551.3      0.07       0.4       0.0                          
    0:01:43   89549.2      0.07       0.4       0.0                          
    0:01:43   89549.2      0.07       0.4       0.0                          
    0:01:43   89553.4      0.05       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89555.8      0.03       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89555.8      0.03       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89561.1      0.02       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89562.7      0.02       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44   89566.5      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89568.8      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89571.2      0.01       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44   89573.4      0.01       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89576.6      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89580.6      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89582.4      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89583.2      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89588.0      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89591.2      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89593.9      0.00       0.0       0.0                          
    0:01:45   89593.9      0.00       0.0       0.0                          
    0:01:45   89506.1      0.09       1.1       0.0                          
    0:01:45   89497.8      0.09       1.1       0.0                          
    0:01:45   89497.8      0.09       1.1       0.0                          
    0:01:45   89497.8      0.09       1.1       0.0                          
    0:01:45   89497.8      0.09       1.1       0.0                          
    0:01:45   89497.8      0.09       1.1       0.0                          
    0:01:45   89497.8      0.09       1.1       0.0                          
    0:01:45   89519.4      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89520.4      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   89521.0      0.00       0.0       0.0                          
    0:01:46   89521.8      0.00       0.0       0.0                          
    0:01:46   89522.6      0.00       0.0       0.0                          
    0:01:46   89523.9      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89528.2      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89532.9      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   89535.9      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   89535.9      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   89539.1      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47   89541.2      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89498.9      0.00       0.0       0.0                          
    0:01:47   89459.3      0.00       0.0       0.0                          
    0:01:47   89419.4      0.00       0.0       0.0                          
    0:01:47   89375.2      0.00       0.0       0.0                          
    0:01:47   89311.6      0.00       0.0       0.0                          
    0:01:48   89260.0      0.00       0.0       0.0                          
    0:01:48   89217.2      0.00       0.0       0.0                          
    0:01:48   89170.9      0.00       0.0       0.0                          
    0:01:48   89111.3      0.00       0.0       0.0                          
    0:01:48   89052.5      0.00       0.0       0.0                          
    0:01:48   88952.0      0.00       0.0       0.0                          
    0:01:49   88851.4      0.00       0.0       0.0                          
    0:01:49   88750.9      0.00       0.0       0.0                          
    0:01:50   88651.1      0.00       0.0       0.0                          
    0:01:51   88526.1      0.00       0.0       0.0                          
    0:01:51   88376.9      0.00       0.0       0.0                          
    0:01:51   88250.0      0.00       0.0       0.0                          
    0:01:51   88247.4      0.00       0.0       0.0                          
    0:01:51   88245.0      0.00       0.0       0.0                          
    0:01:51   88244.2      0.00       0.0       0.0                          
    0:01:52   88243.4      0.00       0.0       0.0                          
    0:01:52   88185.9      0.00       0.0       0.0                          
    0:01:52   87989.6      0.00       0.0       0.0                          
    0:01:53   87796.5      0.00       0.0       0.0                          
    0:01:53   87665.6      0.00       0.0       0.0                          
    0:01:54   87664.0      0.00       0.0       0.0                          
    0:01:54   87661.1      0.00       0.0       0.0                          
    0:01:54   87654.7      0.00       0.0       0.0                          
    0:01:54   87652.3      0.00       0.0       0.0                          
    0:01:55   87651.5      0.00       0.0       0.0                          
    0:01:56   87648.3      0.00       0.0       0.0                          
    0:01:58   87637.2      0.00       0.0       0.0                          
    0:01:59   87632.1      0.00       0.0       0.0                          
    0:01:59   87613.0      0.08       0.4       0.0                          
    0:01:59   87613.0      0.08       0.4       0.0                          
    0:01:59   87613.0      0.08       0.4       0.0                          
    0:01:59   87613.0      0.08       0.4       0.0                          
    0:01:59   87613.0      0.08       0.4       0.0                          
    0:01:59   87613.0      0.08       0.4       0.0                          
    0:02:00   87627.8      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   87628.6      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:53:40 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              43484.350318
Buf/Inv area:                     5206.418030
Noncombinational area:           44144.294482
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 87628.644800
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:53:45 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  19.3283 mW   (92%)
  Net Switching Power  =   1.6050 mW    (8%)
                         ---------
Total Dynamic Power    =  20.9333 mW  (100%)

Cell Leakage Power     =   1.7194 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.8351e+04          211.0402        7.3646e+05        1.9299e+04  (  85.19%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    976.8886        1.3940e+03        9.8296e+05        3.3538e+03  (  14.81%)
--------------------------------------------------------------------------------------------------
Total          1.9328e+04 uW     1.6050e+03 uW     1.7194e+06 nW     2.2653e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:53:45 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/path/add_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/path/add_out_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/path/add_out_reg[1]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[11].path/path/add_42/B[1] (mac_b20_g1_1_DW01_add_1)
                                                          0.00       0.08 f
  path/genblk1[11].path/path/add_42/U172/ZN (OR2_X2)      0.06       0.14 f
  path/genblk1[11].path/path/add_42/U325/ZN (AOI21_X1)
                                                          0.04       0.19 r
  path/genblk1[11].path/path/add_42/U434/ZN (OAI21_X1)
                                                          0.03       0.22 f
  path/genblk1[11].path/path/add_42/U332/ZN (AOI21_X1)
                                                          0.04       0.26 r
  path/genblk1[11].path/path/add_42/U345/ZN (OAI21_X1)
                                                          0.03       0.29 f
  path/genblk1[11].path/path/add_42/U341/ZN (AOI21_X1)
                                                          0.04       0.34 r
  path/genblk1[11].path/path/add_42/U418/ZN (OAI21_X1)
                                                          0.03       0.37 f
  path/genblk1[11].path/path/add_42/U339/ZN (AOI21_X1)
                                                          0.04       0.41 r
  path/genblk1[11].path/path/add_42/U423/ZN (OAI21_X1)
                                                          0.03       0.44 f
  path/genblk1[11].path/path/add_42/U330/ZN (AOI21_X1)
                                                          0.04       0.48 r
  path/genblk1[11].path/path/add_42/U344/ZN (OAI21_X1)
                                                          0.03       0.52 f
  path/genblk1[11].path/path/add_42/U336/ZN (AOI21_X1)
                                                          0.04       0.56 r
  path/genblk1[11].path/path/add_42/U417/ZN (OAI21_X1)
                                                          0.03       0.59 f
  path/genblk1[11].path/path/add_42/U193/ZN (AOI21_X1)
                                                          0.04       0.63 r
  path/genblk1[11].path/path/add_42/U424/ZN (OAI21_X1)
                                                          0.03       0.67 f
  path/genblk1[11].path/path/add_42/U421/ZN (AOI21_X1)
                                                          0.04       0.71 r
  path/genblk1[11].path/path/add_42/U433/ZN (OAI21_X1)
                                                          0.03       0.74 f
  path/genblk1[11].path/path/add_42/U324/ZN (AOI21_X1)
                                                          0.04       0.78 r
  path/genblk1[11].path/path/add_42/U432/ZN (OAI21_X1)
                                                          0.03       0.81 f
  path/genblk1[11].path/path/add_42/U22/CO (FA_X1)        0.10       0.91 f
  path/genblk1[11].path/path/add_42/U211/ZN (NAND2_X1)
                                                          0.03       0.94 r
  path/genblk1[11].path/path/add_42/U213/ZN (NAND3_X1)
                                                          0.04       0.98 f
  path/genblk1[11].path/path/add_42/U20/CO (FA_X1)        0.10       1.08 f
  path/genblk1[11].path/path/add_42/U225/ZN (NAND2_X1)
                                                          0.04       1.11 r
  path/genblk1[11].path/path/add_42/U178/ZN (NAND3_X1)
                                                          0.04       1.16 f
  path/genblk1[11].path/path/add_42/U258/ZN (NAND2_X1)
                                                          0.04       1.20 r
  path/genblk1[11].path/path/add_42/U168/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[11].path/path/add_42/U280/ZN (NAND2_X1)
                                                          0.04       1.27 r
  path/genblk1[11].path/path/add_42/U262/ZN (NAND3_X1)
                                                          0.04       1.31 f
  path/genblk1[11].path/path/add_42/U310/ZN (NAND2_X1)
                                                          0.04       1.35 r
  path/genblk1[11].path/path/add_42/U290/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[11].path/path/add_42/U316/ZN (NAND2_X1)
                                                          0.04       1.42 r
  path/genblk1[11].path/path/add_42/U171/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[11].path/path/add_42/U205/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[11].path/path/add_42/U176/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[11].path/path/add_42/U236/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[11].path/path/add_42/U177/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[11].path/path/add_42/U246/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[11].path/path/add_42/U185/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[11].path/path/add_42/U198/ZN (NAND2_X1)
                                                          0.03       1.71 r
  path/genblk1[11].path/path/add_42/U201/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[11].path/path/add_42/U219/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[11].path/path/add_42/U170/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[11].path/path/add_42/U230/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[11].path/path/add_42/U180/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[11].path/path/add_42/U252/ZN (NAND2_X1)
                                                          0.04       1.92 r
  path/genblk1[11].path/path/add_42/U240/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[11].path/path/add_42/U287/ZN (NAND2_X1)
                                                          0.04       2.00 r
  path/genblk1[11].path/path/add_42/U289/ZN (NAND3_X1)
                                                          0.04       2.04 f
  path/genblk1[11].path/path/add_42/U300/ZN (NAND2_X1)
                                                          0.04       2.08 r
  path/genblk1[11].path/path/add_42/U291/ZN (NAND3_X1)
                                                          0.04       2.12 f
  path/genblk1[11].path/path/add_42/U305/ZN (NAND2_X1)
                                                          0.03       2.15 r
  path/genblk1[11].path/path/add_42/U307/ZN (NAND3_X1)
                                                          0.04       2.19 f
  path/genblk1[11].path/path/add_42/U271/ZN (NAND2_X1)
                                                          0.04       2.23 r
  path/genblk1[11].path/path/add_42/U273/ZN (NAND3_X1)
                                                          0.04       2.27 f
  path/genblk1[11].path/path/add_42/U276/ZN (NAND2_X1)
                                                          0.03       2.30 r
  path/genblk1[11].path/path/add_42/U277/ZN (NAND3_X1)
                                                          0.04       2.34 f
  path/genblk1[11].path/path/add_42/U384/ZN (XNOR2_X1)
                                                          0.06       2.39 f
  path/genblk1[11].path/path/add_42/SUM[39] (mac_b20_g1_1_DW01_add_1)
                                                          0.00       2.39 f
  path/genblk1[11].path/path/out[39] (mac_b20_g1_1)       0.00       2.39 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_1)
                                                          0.00       2.39 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_1)
                                                          0.00       2.39 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/U3/ZN (NAND2_X1)
                                                          0.03       2.43 r
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/U5/ZN (NAND2_X1)
                                                          0.03       2.45 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.50 r
  library setup time                                     -0.04       2.46
  data required time                                                 2.46
  --------------------------------------------------------------------------
  data required time                                                 2.46
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
