// Seed: 3716161035
module module_0;
  wire id_1;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd2,
    parameter id_4 = 32'd86
) (
    input tri1 _id_0,
    output wand id_1,
    output wor id_2,
    output wire id_3,
    input tri1 _id_4,
    input supply0 id_5,
    output wand id_6,
    input tri1 id_7,
    input tri id_8,
    output tri id_9
);
  wire [id_0 : id_4] id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output logic [7:0] id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 ();
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_14[1+:-1'b0] = id_4;
  assign id_9 = id_11;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
