============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Administrator
   Run Date =   Sat Aug  9 19:29:08 2025

   Run on =     PC-20230215EHPW
============================================================
RUN-1002 : start command "non_default_params -revert"
RUN-1002 : start command "set_param -run syn_1 gate map_strategy 1"
PRJ-1105 : Update param syn_1 gate::map_strategy::1 succeed.
RUN-1002 : start command "set_param -run phy_1 bitgen unconstr_io off"
PRJ-1105 : Update param phy_1 bitgen::unconstr_io::off succeed.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/lab_ex_1_ethernet_led/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
PRJ-8816 ERROR: Step opt_gate is already run.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/lab_ex_1_ethernet_led/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 3.502900s wall, 3.421875s user + 0.062500s system = 3.484375s CPU (99.5%)

PHY-1001 : Build lut bridge;  0.097819s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (47.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 199 feed throughs used by 169 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/lab_ex_1_ethernet_led/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  6.869532s wall, 6.437500s user + 0.140625s system = 6.578125s CPU (95.8%)

RUN-1004 : used memory is 713 MB, reserved memory is 662 MB, peak memory is 748 MB
