<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
</head>
<body id="ucdb2html_index">
  <h1><span class="strip">ModelSim</span> Coverage Report</h1>
  <a name="menu"><hr/><h3>Contents:</h3><ul><li><a href="covsummary.html">Coverage Summary Page</a></li><li><a href="#testplan">Testplan hierarchy</a></li><li><a href="#design">Design hierarchy</a></li><li><a href="#designunits">Design units</a></li></ul>
  
  <a name="testplan"/><hr/><h3>Testplan hierarchy:</h3>
  <p><a href="#menu">Back to top...</a></p>
  
  <a name="design"/><hr/><h3>Design hierarchy:</h3>
  <ul><li><a href="pages/z000011.htm">tb_decode</a>
  <ul><li><a href="pages/z000029.htm">#ublk#0#42</a>
  </li><li><a href="pages/z000043.htm">DUT</a>
  <ul><li><a href="pages/z000064.htm">sda_c_reg</a>
  <ul><li><a href="pages/z000082.htm">CELL_CORE</a>
  <ul><li>WIREDELAY (no coverage)
  </li><li>SIGNALDELAY (no coverage)
  </li></ul></li></ul></li><li><a href="pages/z000098.htm">scl_c_reg</a>
  <ul><li><a href="pages/z000116.htm">CELL_CORE</a>
  <ul><li>WIREDELAY (no coverage)
  </li><li>SIGNALDELAY (no coverage)
  </li></ul></li></ul></li><li><a href="pages/z000132.htm">scl_pre_reg</a>
  <ul><li><a href="pages/z000150.htm">CELL_CORE</a>
  <ul><li>WIREDELAY (no coverage)
  </li><li>SIGNALDELAY (no coverage)
  </li></ul></li></ul></li><li><a href="pages/z000166.htm">sda_pre_reg</a>
  <ul><li><a href="pages/z000184.htm">CELL_CORE</a>
  <ul><li>WIREDELAY (no coverage)
  </li><li>SIGNALDELAY (no coverage)
  </li></ul></li></ul></li><li><a href="pages/z000200.htm">U20</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000207.htm">U21</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000216.htm">U22</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000225.htm">U23</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000232.htm">U24</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000237.htm">U25</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000244.htm">U26</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000251.htm">U27</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000258.htm">U28</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000263.htm">U29</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000270.htm">U30</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000277.htm">U31</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000284.htm">U32</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li></ul></li></ul></li><li>prim (no coverage)
  </li></ul><p><a href="#menu">Back to top...</a></p>
  
  <a name="designunits"/><hr/><h3>Design units:</h3>
  <ul><li>/home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.prim (no coverage)
  </li><li><a href="pages/z000003.htm">work.tb_decode</a>
  </li><li><a href="pages/z000004.htm">work.decode</a>
  </li><li><a href="pages/z000005.htm">/home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr(metastabilitywrapperarch)</a>
  </li><li><a href="pages/z000006.htm">/home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr_core(behavioral)</a>
  <ul><li>WIREDELAY (no coverage)
  </li><li>SIGNALDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000007.htm">/home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor2x1(behavioral)</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000008.htm">/home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand3x1(behavioral)</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000009.htm">/home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx1(behavioral)</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li><li><a href="pages/z000010.htm">/home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand2x1(behavioral)</a>
  <ul><li>WIREDELAY (no coverage)
  </li></ul></li></ul><p><a href="#menu">Back to top...</a></p>
  
</body>
</html>
