# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../XADC_Standalone.srcs/sources_1/bd/block_design/ipshared/ec67/hdl" --include "../../../../XADC_Standalone.srcs/sources_1/bd/block_design/ipshared/8c62/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../XADC_Standalone.ip_user_files/bd/block_design/ip/block_design_processing_system7_0_0/sim/block_design_processing_system7_0_0.v" \
"../../../../XADC_Standalone.ip_user_files/bd/block_design/ip/block_design_xadc_wiz_0_1/block_design_xadc_wiz_0_1.v" \
"../../../../XADC_Standalone.ip_user_files/bd/block_design/sim/block_design.v" \
"../../../../XADC_Standalone.ip_user_files/bd/block_design/ip/block_design_auto_pc_0/sim/block_design_auto_pc_0.v" \
"../../../../XADC_Standalone.srcs/sources_1/bd/block_design/hdl/block_design_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
