// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Fri Jul 27 19:27:25 2018
// Host        : apple running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_mixer_0_1_sim_netlist.v
// Design      : pwm_mixer_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_M_V_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ID_WIDTH = "1" *) (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_M_V_RUSER_WIDTH = "1" *) (* C_M_AXI_M_V_TARGET_ADDR = "0" *) (* C_M_AXI_M_V_USER_VALUE = "0" *) 
(* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
(* ap_ST_fsm_pp0_stage1 = "6'b000010" *) (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
(* ap_ST_fsm_pp0_stage4 = "6'b010000" *) (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer
   (ap_clk,
    ap_rst_n,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWID,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWUSER,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WID,
    m_axi_m_V_WUSER,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARID,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARUSER,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RLAST,
    m_axi_m_V_RID,
    m_axi_m_V_RUSER,
    m_axi_m_V_RRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BID,
    m_axi_m_V_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_m_V_AWVALID;
  input m_axi_m_V_AWREADY;
  output [31:0]m_axi_m_V_AWADDR;
  output [0:0]m_axi_m_V_AWID;
  output [7:0]m_axi_m_V_AWLEN;
  output [2:0]m_axi_m_V_AWSIZE;
  output [1:0]m_axi_m_V_AWBURST;
  output [1:0]m_axi_m_V_AWLOCK;
  output [3:0]m_axi_m_V_AWCACHE;
  output [2:0]m_axi_m_V_AWPROT;
  output [3:0]m_axi_m_V_AWQOS;
  output [3:0]m_axi_m_V_AWREGION;
  output [0:0]m_axi_m_V_AWUSER;
  output m_axi_m_V_WVALID;
  input m_axi_m_V_WREADY;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_WLAST;
  output [0:0]m_axi_m_V_WID;
  output [0:0]m_axi_m_V_WUSER;
  output m_axi_m_V_ARVALID;
  input m_axi_m_V_ARREADY;
  output [31:0]m_axi_m_V_ARADDR;
  output [0:0]m_axi_m_V_ARID;
  output [7:0]m_axi_m_V_ARLEN;
  output [2:0]m_axi_m_V_ARSIZE;
  output [1:0]m_axi_m_V_ARBURST;
  output [1:0]m_axi_m_V_ARLOCK;
  output [3:0]m_axi_m_V_ARCACHE;
  output [2:0]m_axi_m_V_ARPROT;
  output [3:0]m_axi_m_V_ARQOS;
  output [3:0]m_axi_m_V_ARREGION;
  output [0:0]m_axi_m_V_ARUSER;
  input m_axi_m_V_RVALID;
  output m_axi_m_V_RREADY;
  input [31:0]m_axi_m_V_RDATA;
  input m_axi_m_V_RLAST;
  input [0:0]m_axi_m_V_RID;
  input [0:0]m_axi_m_V_RUSER;
  input [1:0]m_axi_m_V_RRESP;
  input m_axi_m_V_BVALID;
  output m_axi_m_V_BREADY;
  input [1:0]m_axi_m_V_BRESP;
  input [0:0]m_axi_m_V_BID;
  input [0:0]m_axi_m_V_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]B__0;
  wire [29:0]OP1_V_3_cast1_reg_1126;
  wire OP1_V_3_cast1_reg_11260;
  wire [42:14]ain_s1;
  wire [42:14]ain_s1_0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_condition_658;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_reg_n_0;
  wire ap_enable_reg_pp0_iter7_reg_n_0;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_WREADY_i_3_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_n_0;
  wire [28:0]ap_reg_pp0_iter1_tmp_7_reg_890;
  wire ap_reg_pp0_iter2_tmp_22_reg_968;
  wire ap_reg_pp0_iter2_tmp_34_reg_979;
  wire ap_reg_pp0_iter2_tmp_38_reg_990;
  wire ap_reg_pp0_iter2_tmp_6_reg_957;
  wire [28:0]ap_reg_pp0_iter2_tmp_7_reg_890;
  wire [28:0]ap_reg_pp0_iter3_tmp_7_reg_890;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [116:60]buff16;
  wire [118:0]buff4;
  wire [16:0]buff4_reg;
  wire ce1;
  wire ce113_out;
  wire ce2;
  wire ce5;
  wire grp_fu_240_ce;
  wire [56:17]grp_fu_246_p2;
  wire [57:28]grp_fu_314_p0;
  wire grp_fu_477_ce;
  wire [118:61]grp_fu_477_p2;
  wire grp_fu_512_ce;
  wire [117:61]grp_fu_512_p2;
  wire [117:61]grp_fu_517_p2;
  wire [118:61]grp_fu_522_p2;
  wire [84:53]grp_fu_760_p2;
  wire [84:53]grp_fu_765_p2;
  wire grp_fu_797_ce;
  wire [84:53]grp_fu_797_p2;
  wire [84:53]grp_fu_801_p2;
  wire [84:53]grp_fu_805_p2;
  wire grp_fu_839_ce;
  wire [84:53]grp_fu_839_p2;
  wire int_regs_in_V_ce1;
  wire interrupt;
  wire m_V_BVALID;
  wire [31:2]\^m_axi_m_V_AWADDR ;
  wire [3:0]\^m_axi_m_V_AWLEN ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire mixer_AXILiteS_s_axi_U_n_0;
  wire mixer_AXILiteS_s_axi_U_n_1;
  wire mixer_AXILiteS_s_axi_U_n_10;
  wire mixer_AXILiteS_s_axi_U_n_11;
  wire mixer_AXILiteS_s_axi_U_n_12;
  wire mixer_AXILiteS_s_axi_U_n_13;
  wire mixer_AXILiteS_s_axi_U_n_14;
  wire mixer_AXILiteS_s_axi_U_n_15;
  wire mixer_AXILiteS_s_axi_U_n_16;
  wire mixer_AXILiteS_s_axi_U_n_17;
  wire mixer_AXILiteS_s_axi_U_n_18;
  wire mixer_AXILiteS_s_axi_U_n_19;
  wire mixer_AXILiteS_s_axi_U_n_2;
  wire mixer_AXILiteS_s_axi_U_n_20;
  wire mixer_AXILiteS_s_axi_U_n_21;
  wire mixer_AXILiteS_s_axi_U_n_22;
  wire mixer_AXILiteS_s_axi_U_n_23;
  wire mixer_AXILiteS_s_axi_U_n_24;
  wire mixer_AXILiteS_s_axi_U_n_25;
  wire mixer_AXILiteS_s_axi_U_n_26;
  wire mixer_AXILiteS_s_axi_U_n_27;
  wire mixer_AXILiteS_s_axi_U_n_28;
  wire mixer_AXILiteS_s_axi_U_n_29;
  wire mixer_AXILiteS_s_axi_U_n_3;
  wire mixer_AXILiteS_s_axi_U_n_30;
  wire mixer_AXILiteS_s_axi_U_n_31;
  wire mixer_AXILiteS_s_axi_U_n_32;
  wire mixer_AXILiteS_s_axi_U_n_33;
  wire mixer_AXILiteS_s_axi_U_n_34;
  wire mixer_AXILiteS_s_axi_U_n_35;
  wire mixer_AXILiteS_s_axi_U_n_36;
  wire mixer_AXILiteS_s_axi_U_n_37;
  wire mixer_AXILiteS_s_axi_U_n_38;
  wire mixer_AXILiteS_s_axi_U_n_39;
  wire mixer_AXILiteS_s_axi_U_n_4;
  wire mixer_AXILiteS_s_axi_U_n_40;
  wire mixer_AXILiteS_s_axi_U_n_41;
  wire mixer_AXILiteS_s_axi_U_n_42;
  wire mixer_AXILiteS_s_axi_U_n_43;
  wire mixer_AXILiteS_s_axi_U_n_44;
  wire mixer_AXILiteS_s_axi_U_n_45;
  wire mixer_AXILiteS_s_axi_U_n_46;
  wire mixer_AXILiteS_s_axi_U_n_47;
  wire mixer_AXILiteS_s_axi_U_n_48;
  wire mixer_AXILiteS_s_axi_U_n_49;
  wire mixer_AXILiteS_s_axi_U_n_5;
  wire mixer_AXILiteS_s_axi_U_n_50;
  wire mixer_AXILiteS_s_axi_U_n_51;
  wire mixer_AXILiteS_s_axi_U_n_52;
  wire mixer_AXILiteS_s_axi_U_n_53;
  wire mixer_AXILiteS_s_axi_U_n_54;
  wire mixer_AXILiteS_s_axi_U_n_55;
  wire mixer_AXILiteS_s_axi_U_n_56;
  wire mixer_AXILiteS_s_axi_U_n_57;
  wire mixer_AXILiteS_s_axi_U_n_58;
  wire mixer_AXILiteS_s_axi_U_n_59;
  wire mixer_AXILiteS_s_axi_U_n_6;
  wire mixer_AXILiteS_s_axi_U_n_60;
  wire mixer_AXILiteS_s_axi_U_n_7;
  wire mixer_AXILiteS_s_axi_U_n_8;
  wire mixer_AXILiteS_s_axi_U_n_9;
  wire mixer_AXILiteS_s_axi_U_n_96;
  wire mixer_m_V_m_axi_U_n_0;
  wire mixer_m_V_m_axi_U_n_1;
  wire mixer_m_V_m_axi_U_n_12;
  wire mixer_m_V_m_axi_U_n_13;
  wire mixer_m_V_m_axi_U_n_34;
  wire [57:0]\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg ;
  wire mixer_mul_29ns_29cud_U2_n_0;
  wire mixer_mul_29ns_29cud_U2_n_1;
  wire mixer_mul_29ns_29cud_U2_n_10;
  wire mixer_mul_29ns_29cud_U2_n_11;
  wire mixer_mul_29ns_29cud_U2_n_2;
  wire mixer_mul_29ns_29cud_U2_n_3;
  wire mixer_mul_29ns_29cud_U2_n_4;
  wire mixer_mul_29ns_29cud_U2_n_5;
  wire mixer_mul_29ns_29cud_U2_n_6;
  wire mixer_mul_29ns_29cud_U2_n_7;
  wire mixer_mul_29ns_29cud_U2_n_8;
  wire mixer_mul_29ns_29cud_U2_n_9;
  wire [84:53]\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg ;
  wire [84:53]\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg ;
  wire [84:53]\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg ;
  wire [84:53]\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 ;
  wire [84:53]\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 ;
  wire [84:53]\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 ;
  wire mixer_mul_58ns_60dEe_U4_n_0;
  wire mixer_mul_58ns_60dEe_U4_n_1;
  wire mixer_mul_58ns_60dEe_U4_n_10;
  wire mixer_mul_58ns_60dEe_U4_n_11;
  wire mixer_mul_58ns_60dEe_U4_n_12;
  wire mixer_mul_58ns_60dEe_U4_n_13;
  wire mixer_mul_58ns_60dEe_U4_n_14;
  wire mixer_mul_58ns_60dEe_U4_n_15;
  wire mixer_mul_58ns_60dEe_U4_n_16;
  wire mixer_mul_58ns_60dEe_U4_n_17;
  wire mixer_mul_58ns_60dEe_U4_n_18;
  wire mixer_mul_58ns_60dEe_U4_n_19;
  wire mixer_mul_58ns_60dEe_U4_n_2;
  wire mixer_mul_58ns_60dEe_U4_n_20;
  wire mixer_mul_58ns_60dEe_U4_n_21;
  wire mixer_mul_58ns_60dEe_U4_n_22;
  wire mixer_mul_58ns_60dEe_U4_n_23;
  wire mixer_mul_58ns_60dEe_U4_n_24;
  wire mixer_mul_58ns_60dEe_U4_n_25;
  wire mixer_mul_58ns_60dEe_U4_n_26;
  wire mixer_mul_58ns_60dEe_U4_n_27;
  wire mixer_mul_58ns_60dEe_U4_n_28;
  wire mixer_mul_58ns_60dEe_U4_n_29;
  wire mixer_mul_58ns_60dEe_U4_n_3;
  wire mixer_mul_58ns_60dEe_U4_n_30;
  wire mixer_mul_58ns_60dEe_U4_n_31;
  wire mixer_mul_58ns_60dEe_U4_n_32;
  wire mixer_mul_58ns_60dEe_U4_n_33;
  wire mixer_mul_58ns_60dEe_U4_n_34;
  wire mixer_mul_58ns_60dEe_U4_n_35;
  wire mixer_mul_58ns_60dEe_U4_n_36;
  wire mixer_mul_58ns_60dEe_U4_n_37;
  wire mixer_mul_58ns_60dEe_U4_n_38;
  wire mixer_mul_58ns_60dEe_U4_n_39;
  wire mixer_mul_58ns_60dEe_U4_n_4;
  wire mixer_mul_58ns_60dEe_U4_n_40;
  wire mixer_mul_58ns_60dEe_U4_n_41;
  wire mixer_mul_58ns_60dEe_U4_n_42;
  wire mixer_mul_58ns_60dEe_U4_n_43;
  wire mixer_mul_58ns_60dEe_U4_n_44;
  wire mixer_mul_58ns_60dEe_U4_n_45;
  wire mixer_mul_58ns_60dEe_U4_n_46;
  wire mixer_mul_58ns_60dEe_U4_n_47;
  wire mixer_mul_58ns_60dEe_U4_n_48;
  wire mixer_mul_58ns_60dEe_U4_n_49;
  wire mixer_mul_58ns_60dEe_U4_n_5;
  wire mixer_mul_58ns_60dEe_U4_n_50;
  wire mixer_mul_58ns_60dEe_U4_n_51;
  wire mixer_mul_58ns_60dEe_U4_n_52;
  wire mixer_mul_58ns_60dEe_U4_n_53;
  wire mixer_mul_58ns_60dEe_U4_n_54;
  wire mixer_mul_58ns_60dEe_U4_n_55;
  wire mixer_mul_58ns_60dEe_U4_n_56;
  wire mixer_mul_58ns_60dEe_U4_n_6;
  wire mixer_mul_58ns_60dEe_U4_n_7;
  wire mixer_mul_58ns_60dEe_U4_n_8;
  wire mixer_mul_58ns_60dEe_U4_n_9;
  wire mixer_mul_59s_61neOg_U8_n_0;
  wire mixer_mul_59s_61neOg_U8_n_1;
  wire mixer_mul_59s_61neOg_U8_n_10;
  wire mixer_mul_59s_61neOg_U8_n_100;
  wire mixer_mul_59s_61neOg_U8_n_101;
  wire mixer_mul_59s_61neOg_U8_n_102;
  wire mixer_mul_59s_61neOg_U8_n_103;
  wire mixer_mul_59s_61neOg_U8_n_104;
  wire mixer_mul_59s_61neOg_U8_n_105;
  wire mixer_mul_59s_61neOg_U8_n_106;
  wire mixer_mul_59s_61neOg_U8_n_107;
  wire mixer_mul_59s_61neOg_U8_n_108;
  wire mixer_mul_59s_61neOg_U8_n_109;
  wire mixer_mul_59s_61neOg_U8_n_11;
  wire mixer_mul_59s_61neOg_U8_n_110;
  wire mixer_mul_59s_61neOg_U8_n_111;
  wire mixer_mul_59s_61neOg_U8_n_112;
  wire mixer_mul_59s_61neOg_U8_n_113;
  wire mixer_mul_59s_61neOg_U8_n_114;
  wire mixer_mul_59s_61neOg_U8_n_115;
  wire mixer_mul_59s_61neOg_U8_n_116;
  wire mixer_mul_59s_61neOg_U8_n_117;
  wire mixer_mul_59s_61neOg_U8_n_118;
  wire mixer_mul_59s_61neOg_U8_n_12;
  wire mixer_mul_59s_61neOg_U8_n_13;
  wire mixer_mul_59s_61neOg_U8_n_14;
  wire mixer_mul_59s_61neOg_U8_n_15;
  wire mixer_mul_59s_61neOg_U8_n_16;
  wire mixer_mul_59s_61neOg_U8_n_17;
  wire mixer_mul_59s_61neOg_U8_n_18;
  wire mixer_mul_59s_61neOg_U8_n_19;
  wire mixer_mul_59s_61neOg_U8_n_2;
  wire mixer_mul_59s_61neOg_U8_n_20;
  wire mixer_mul_59s_61neOg_U8_n_21;
  wire mixer_mul_59s_61neOg_U8_n_22;
  wire mixer_mul_59s_61neOg_U8_n_23;
  wire mixer_mul_59s_61neOg_U8_n_24;
  wire mixer_mul_59s_61neOg_U8_n_25;
  wire mixer_mul_59s_61neOg_U8_n_26;
  wire mixer_mul_59s_61neOg_U8_n_27;
  wire mixer_mul_59s_61neOg_U8_n_28;
  wire mixer_mul_59s_61neOg_U8_n_29;
  wire mixer_mul_59s_61neOg_U8_n_3;
  wire mixer_mul_59s_61neOg_U8_n_30;
  wire mixer_mul_59s_61neOg_U8_n_31;
  wire mixer_mul_59s_61neOg_U8_n_32;
  wire mixer_mul_59s_61neOg_U8_n_33;
  wire mixer_mul_59s_61neOg_U8_n_34;
  wire mixer_mul_59s_61neOg_U8_n_35;
  wire mixer_mul_59s_61neOg_U8_n_36;
  wire mixer_mul_59s_61neOg_U8_n_37;
  wire mixer_mul_59s_61neOg_U8_n_38;
  wire mixer_mul_59s_61neOg_U8_n_39;
  wire mixer_mul_59s_61neOg_U8_n_4;
  wire mixer_mul_59s_61neOg_U8_n_40;
  wire mixer_mul_59s_61neOg_U8_n_41;
  wire mixer_mul_59s_61neOg_U8_n_42;
  wire mixer_mul_59s_61neOg_U8_n_43;
  wire mixer_mul_59s_61neOg_U8_n_44;
  wire mixer_mul_59s_61neOg_U8_n_45;
  wire mixer_mul_59s_61neOg_U8_n_46;
  wire mixer_mul_59s_61neOg_U8_n_47;
  wire mixer_mul_59s_61neOg_U8_n_48;
  wire mixer_mul_59s_61neOg_U8_n_49;
  wire mixer_mul_59s_61neOg_U8_n_5;
  wire mixer_mul_59s_61neOg_U8_n_50;
  wire mixer_mul_59s_61neOg_U8_n_51;
  wire mixer_mul_59s_61neOg_U8_n_52;
  wire mixer_mul_59s_61neOg_U8_n_53;
  wire mixer_mul_59s_61neOg_U8_n_54;
  wire mixer_mul_59s_61neOg_U8_n_55;
  wire mixer_mul_59s_61neOg_U8_n_56;
  wire mixer_mul_59s_61neOg_U8_n_57;
  wire mixer_mul_59s_61neOg_U8_n_58;
  wire mixer_mul_59s_61neOg_U8_n_59;
  wire mixer_mul_59s_61neOg_U8_n_6;
  wire mixer_mul_59s_61neOg_U8_n_60;
  wire mixer_mul_59s_61neOg_U8_n_61;
  wire mixer_mul_59s_61neOg_U8_n_62;
  wire mixer_mul_59s_61neOg_U8_n_63;
  wire mixer_mul_59s_61neOg_U8_n_64;
  wire mixer_mul_59s_61neOg_U8_n_65;
  wire mixer_mul_59s_61neOg_U8_n_66;
  wire mixer_mul_59s_61neOg_U8_n_67;
  wire mixer_mul_59s_61neOg_U8_n_68;
  wire mixer_mul_59s_61neOg_U8_n_69;
  wire mixer_mul_59s_61neOg_U8_n_7;
  wire mixer_mul_59s_61neOg_U8_n_70;
  wire mixer_mul_59s_61neOg_U8_n_71;
  wire mixer_mul_59s_61neOg_U8_n_72;
  wire mixer_mul_59s_61neOg_U8_n_73;
  wire mixer_mul_59s_61neOg_U8_n_74;
  wire mixer_mul_59s_61neOg_U8_n_75;
  wire mixer_mul_59s_61neOg_U8_n_76;
  wire mixer_mul_59s_61neOg_U8_n_77;
  wire mixer_mul_59s_61neOg_U8_n_78;
  wire mixer_mul_59s_61neOg_U8_n_79;
  wire mixer_mul_59s_61neOg_U8_n_8;
  wire mixer_mul_59s_61neOg_U8_n_80;
  wire mixer_mul_59s_61neOg_U8_n_81;
  wire mixer_mul_59s_61neOg_U8_n_82;
  wire mixer_mul_59s_61neOg_U8_n_83;
  wire mixer_mul_59s_61neOg_U8_n_84;
  wire mixer_mul_59s_61neOg_U8_n_85;
  wire mixer_mul_59s_61neOg_U8_n_86;
  wire mixer_mul_59s_61neOg_U8_n_87;
  wire mixer_mul_59s_61neOg_U8_n_88;
  wire mixer_mul_59s_61neOg_U8_n_89;
  wire mixer_mul_59s_61neOg_U8_n_9;
  wire mixer_mul_59s_61neOg_U8_n_90;
  wire mixer_mul_59s_61neOg_U8_n_91;
  wire mixer_mul_59s_61neOg_U8_n_92;
  wire mixer_mul_59s_61neOg_U8_n_93;
  wire mixer_mul_59s_61neOg_U8_n_94;
  wire mixer_mul_59s_61neOg_U8_n_95;
  wire mixer_mul_59s_61neOg_U8_n_96;
  wire mixer_mul_59s_61neOg_U8_n_97;
  wire mixer_mul_59s_61neOg_U8_n_98;
  wire mixer_mul_59s_61neOg_U8_n_99;
  wire mixer_mul_59s_61nfYi_U6_n_0;
  wire mixer_mul_59s_61nfYi_U6_n_1;
  wire mixer_mul_59s_61nfYi_U6_n_10;
  wire mixer_mul_59s_61nfYi_U6_n_100;
  wire mixer_mul_59s_61nfYi_U6_n_101;
  wire mixer_mul_59s_61nfYi_U6_n_102;
  wire mixer_mul_59s_61nfYi_U6_n_103;
  wire mixer_mul_59s_61nfYi_U6_n_104;
  wire mixer_mul_59s_61nfYi_U6_n_105;
  wire mixer_mul_59s_61nfYi_U6_n_106;
  wire mixer_mul_59s_61nfYi_U6_n_107;
  wire mixer_mul_59s_61nfYi_U6_n_108;
  wire mixer_mul_59s_61nfYi_U6_n_109;
  wire mixer_mul_59s_61nfYi_U6_n_11;
  wire mixer_mul_59s_61nfYi_U6_n_110;
  wire mixer_mul_59s_61nfYi_U6_n_111;
  wire mixer_mul_59s_61nfYi_U6_n_112;
  wire mixer_mul_59s_61nfYi_U6_n_113;
  wire mixer_mul_59s_61nfYi_U6_n_114;
  wire mixer_mul_59s_61nfYi_U6_n_115;
  wire mixer_mul_59s_61nfYi_U6_n_116;
  wire mixer_mul_59s_61nfYi_U6_n_117;
  wire mixer_mul_59s_61nfYi_U6_n_12;
  wire mixer_mul_59s_61nfYi_U6_n_13;
  wire mixer_mul_59s_61nfYi_U6_n_14;
  wire mixer_mul_59s_61nfYi_U6_n_15;
  wire mixer_mul_59s_61nfYi_U6_n_16;
  wire mixer_mul_59s_61nfYi_U6_n_17;
  wire mixer_mul_59s_61nfYi_U6_n_18;
  wire mixer_mul_59s_61nfYi_U6_n_19;
  wire mixer_mul_59s_61nfYi_U6_n_2;
  wire mixer_mul_59s_61nfYi_U6_n_20;
  wire mixer_mul_59s_61nfYi_U6_n_21;
  wire mixer_mul_59s_61nfYi_U6_n_22;
  wire mixer_mul_59s_61nfYi_U6_n_23;
  wire mixer_mul_59s_61nfYi_U6_n_24;
  wire mixer_mul_59s_61nfYi_U6_n_25;
  wire mixer_mul_59s_61nfYi_U6_n_26;
  wire mixer_mul_59s_61nfYi_U6_n_27;
  wire mixer_mul_59s_61nfYi_U6_n_28;
  wire mixer_mul_59s_61nfYi_U6_n_29;
  wire mixer_mul_59s_61nfYi_U6_n_3;
  wire mixer_mul_59s_61nfYi_U6_n_30;
  wire mixer_mul_59s_61nfYi_U6_n_31;
  wire mixer_mul_59s_61nfYi_U6_n_32;
  wire mixer_mul_59s_61nfYi_U6_n_33;
  wire mixer_mul_59s_61nfYi_U6_n_34;
  wire mixer_mul_59s_61nfYi_U6_n_35;
  wire mixer_mul_59s_61nfYi_U6_n_36;
  wire mixer_mul_59s_61nfYi_U6_n_37;
  wire mixer_mul_59s_61nfYi_U6_n_38;
  wire mixer_mul_59s_61nfYi_U6_n_39;
  wire mixer_mul_59s_61nfYi_U6_n_4;
  wire mixer_mul_59s_61nfYi_U6_n_40;
  wire mixer_mul_59s_61nfYi_U6_n_41;
  wire mixer_mul_59s_61nfYi_U6_n_42;
  wire mixer_mul_59s_61nfYi_U6_n_43;
  wire mixer_mul_59s_61nfYi_U6_n_44;
  wire mixer_mul_59s_61nfYi_U6_n_45;
  wire mixer_mul_59s_61nfYi_U6_n_46;
  wire mixer_mul_59s_61nfYi_U6_n_47;
  wire mixer_mul_59s_61nfYi_U6_n_48;
  wire mixer_mul_59s_61nfYi_U6_n_49;
  wire mixer_mul_59s_61nfYi_U6_n_5;
  wire mixer_mul_59s_61nfYi_U6_n_50;
  wire mixer_mul_59s_61nfYi_U6_n_51;
  wire mixer_mul_59s_61nfYi_U6_n_52;
  wire mixer_mul_59s_61nfYi_U6_n_53;
  wire mixer_mul_59s_61nfYi_U6_n_54;
  wire mixer_mul_59s_61nfYi_U6_n_55;
  wire mixer_mul_59s_61nfYi_U6_n_56;
  wire mixer_mul_59s_61nfYi_U6_n_57;
  wire mixer_mul_59s_61nfYi_U6_n_58;
  wire mixer_mul_59s_61nfYi_U6_n_59;
  wire mixer_mul_59s_61nfYi_U6_n_6;
  wire mixer_mul_59s_61nfYi_U6_n_60;
  wire mixer_mul_59s_61nfYi_U6_n_61;
  wire mixer_mul_59s_61nfYi_U6_n_62;
  wire mixer_mul_59s_61nfYi_U6_n_63;
  wire mixer_mul_59s_61nfYi_U6_n_64;
  wire mixer_mul_59s_61nfYi_U6_n_65;
  wire mixer_mul_59s_61nfYi_U6_n_66;
  wire mixer_mul_59s_61nfYi_U6_n_67;
  wire mixer_mul_59s_61nfYi_U6_n_68;
  wire mixer_mul_59s_61nfYi_U6_n_69;
  wire mixer_mul_59s_61nfYi_U6_n_7;
  wire mixer_mul_59s_61nfYi_U6_n_70;
  wire mixer_mul_59s_61nfYi_U6_n_71;
  wire mixer_mul_59s_61nfYi_U6_n_72;
  wire mixer_mul_59s_61nfYi_U6_n_73;
  wire mixer_mul_59s_61nfYi_U6_n_74;
  wire mixer_mul_59s_61nfYi_U6_n_75;
  wire mixer_mul_59s_61nfYi_U6_n_76;
  wire mixer_mul_59s_61nfYi_U6_n_77;
  wire mixer_mul_59s_61nfYi_U6_n_78;
  wire mixer_mul_59s_61nfYi_U6_n_79;
  wire mixer_mul_59s_61nfYi_U6_n_8;
  wire mixer_mul_59s_61nfYi_U6_n_80;
  wire mixer_mul_59s_61nfYi_U6_n_81;
  wire mixer_mul_59s_61nfYi_U6_n_82;
  wire mixer_mul_59s_61nfYi_U6_n_83;
  wire mixer_mul_59s_61nfYi_U6_n_84;
  wire mixer_mul_59s_61nfYi_U6_n_85;
  wire mixer_mul_59s_61nfYi_U6_n_86;
  wire mixer_mul_59s_61nfYi_U6_n_87;
  wire mixer_mul_59s_61nfYi_U6_n_88;
  wire mixer_mul_59s_61nfYi_U6_n_89;
  wire mixer_mul_59s_61nfYi_U6_n_9;
  wire mixer_mul_59s_61nfYi_U6_n_90;
  wire mixer_mul_59s_61nfYi_U6_n_91;
  wire mixer_mul_59s_61nfYi_U6_n_92;
  wire mixer_mul_59s_61nfYi_U6_n_93;
  wire mixer_mul_59s_61nfYi_U6_n_94;
  wire mixer_mul_59s_61nfYi_U6_n_95;
  wire mixer_mul_59s_61nfYi_U6_n_96;
  wire mixer_mul_59s_61nfYi_U6_n_97;
  wire mixer_mul_59s_61nfYi_U6_n_98;
  wire mixer_mul_59s_61nfYi_U6_n_99;
  wire mixer_mul_59s_61nfYi_U7_n_0;
  wire mixer_mul_59s_61nfYi_U7_n_1;
  wire mixer_mul_59s_61nfYi_U7_n_10;
  wire mixer_mul_59s_61nfYi_U7_n_100;
  wire mixer_mul_59s_61nfYi_U7_n_101;
  wire mixer_mul_59s_61nfYi_U7_n_102;
  wire mixer_mul_59s_61nfYi_U7_n_103;
  wire mixer_mul_59s_61nfYi_U7_n_104;
  wire mixer_mul_59s_61nfYi_U7_n_105;
  wire mixer_mul_59s_61nfYi_U7_n_106;
  wire mixer_mul_59s_61nfYi_U7_n_107;
  wire mixer_mul_59s_61nfYi_U7_n_108;
  wire mixer_mul_59s_61nfYi_U7_n_109;
  wire mixer_mul_59s_61nfYi_U7_n_11;
  wire mixer_mul_59s_61nfYi_U7_n_110;
  wire mixer_mul_59s_61nfYi_U7_n_111;
  wire mixer_mul_59s_61nfYi_U7_n_112;
  wire mixer_mul_59s_61nfYi_U7_n_113;
  wire mixer_mul_59s_61nfYi_U7_n_114;
  wire mixer_mul_59s_61nfYi_U7_n_115;
  wire mixer_mul_59s_61nfYi_U7_n_116;
  wire mixer_mul_59s_61nfYi_U7_n_117;
  wire mixer_mul_59s_61nfYi_U7_n_12;
  wire mixer_mul_59s_61nfYi_U7_n_13;
  wire mixer_mul_59s_61nfYi_U7_n_14;
  wire mixer_mul_59s_61nfYi_U7_n_15;
  wire mixer_mul_59s_61nfYi_U7_n_16;
  wire mixer_mul_59s_61nfYi_U7_n_17;
  wire mixer_mul_59s_61nfYi_U7_n_18;
  wire mixer_mul_59s_61nfYi_U7_n_19;
  wire mixer_mul_59s_61nfYi_U7_n_2;
  wire mixer_mul_59s_61nfYi_U7_n_20;
  wire mixer_mul_59s_61nfYi_U7_n_21;
  wire mixer_mul_59s_61nfYi_U7_n_22;
  wire mixer_mul_59s_61nfYi_U7_n_23;
  wire mixer_mul_59s_61nfYi_U7_n_24;
  wire mixer_mul_59s_61nfYi_U7_n_25;
  wire mixer_mul_59s_61nfYi_U7_n_26;
  wire mixer_mul_59s_61nfYi_U7_n_27;
  wire mixer_mul_59s_61nfYi_U7_n_28;
  wire mixer_mul_59s_61nfYi_U7_n_29;
  wire mixer_mul_59s_61nfYi_U7_n_3;
  wire mixer_mul_59s_61nfYi_U7_n_30;
  wire mixer_mul_59s_61nfYi_U7_n_31;
  wire mixer_mul_59s_61nfYi_U7_n_32;
  wire mixer_mul_59s_61nfYi_U7_n_33;
  wire mixer_mul_59s_61nfYi_U7_n_34;
  wire mixer_mul_59s_61nfYi_U7_n_35;
  wire mixer_mul_59s_61nfYi_U7_n_36;
  wire mixer_mul_59s_61nfYi_U7_n_37;
  wire mixer_mul_59s_61nfYi_U7_n_38;
  wire mixer_mul_59s_61nfYi_U7_n_39;
  wire mixer_mul_59s_61nfYi_U7_n_4;
  wire mixer_mul_59s_61nfYi_U7_n_40;
  wire mixer_mul_59s_61nfYi_U7_n_41;
  wire mixer_mul_59s_61nfYi_U7_n_42;
  wire mixer_mul_59s_61nfYi_U7_n_43;
  wire mixer_mul_59s_61nfYi_U7_n_44;
  wire mixer_mul_59s_61nfYi_U7_n_45;
  wire mixer_mul_59s_61nfYi_U7_n_46;
  wire mixer_mul_59s_61nfYi_U7_n_47;
  wire mixer_mul_59s_61nfYi_U7_n_48;
  wire mixer_mul_59s_61nfYi_U7_n_49;
  wire mixer_mul_59s_61nfYi_U7_n_5;
  wire mixer_mul_59s_61nfYi_U7_n_50;
  wire mixer_mul_59s_61nfYi_U7_n_51;
  wire mixer_mul_59s_61nfYi_U7_n_52;
  wire mixer_mul_59s_61nfYi_U7_n_53;
  wire mixer_mul_59s_61nfYi_U7_n_54;
  wire mixer_mul_59s_61nfYi_U7_n_55;
  wire mixer_mul_59s_61nfYi_U7_n_56;
  wire mixer_mul_59s_61nfYi_U7_n_57;
  wire mixer_mul_59s_61nfYi_U7_n_58;
  wire mixer_mul_59s_61nfYi_U7_n_59;
  wire mixer_mul_59s_61nfYi_U7_n_6;
  wire mixer_mul_59s_61nfYi_U7_n_60;
  wire mixer_mul_59s_61nfYi_U7_n_61;
  wire mixer_mul_59s_61nfYi_U7_n_62;
  wire mixer_mul_59s_61nfYi_U7_n_63;
  wire mixer_mul_59s_61nfYi_U7_n_64;
  wire mixer_mul_59s_61nfYi_U7_n_65;
  wire mixer_mul_59s_61nfYi_U7_n_66;
  wire mixer_mul_59s_61nfYi_U7_n_67;
  wire mixer_mul_59s_61nfYi_U7_n_68;
  wire mixer_mul_59s_61nfYi_U7_n_69;
  wire mixer_mul_59s_61nfYi_U7_n_7;
  wire mixer_mul_59s_61nfYi_U7_n_70;
  wire mixer_mul_59s_61nfYi_U7_n_71;
  wire mixer_mul_59s_61nfYi_U7_n_72;
  wire mixer_mul_59s_61nfYi_U7_n_73;
  wire mixer_mul_59s_61nfYi_U7_n_74;
  wire mixer_mul_59s_61nfYi_U7_n_75;
  wire mixer_mul_59s_61nfYi_U7_n_76;
  wire mixer_mul_59s_61nfYi_U7_n_77;
  wire mixer_mul_59s_61nfYi_U7_n_78;
  wire mixer_mul_59s_61nfYi_U7_n_79;
  wire mixer_mul_59s_61nfYi_U7_n_8;
  wire mixer_mul_59s_61nfYi_U7_n_80;
  wire mixer_mul_59s_61nfYi_U7_n_81;
  wire mixer_mul_59s_61nfYi_U7_n_82;
  wire mixer_mul_59s_61nfYi_U7_n_83;
  wire mixer_mul_59s_61nfYi_U7_n_84;
  wire mixer_mul_59s_61nfYi_U7_n_85;
  wire mixer_mul_59s_61nfYi_U7_n_86;
  wire mixer_mul_59s_61nfYi_U7_n_87;
  wire mixer_mul_59s_61nfYi_U7_n_88;
  wire mixer_mul_59s_61nfYi_U7_n_89;
  wire mixer_mul_59s_61nfYi_U7_n_9;
  wire mixer_mul_59s_61nfYi_U7_n_90;
  wire mixer_mul_59s_61nfYi_U7_n_91;
  wire mixer_mul_59s_61nfYi_U7_n_92;
  wire mixer_mul_59s_61nfYi_U7_n_93;
  wire mixer_mul_59s_61nfYi_U7_n_94;
  wire mixer_mul_59s_61nfYi_U7_n_95;
  wire mixer_mul_59s_61nfYi_U7_n_96;
  wire mixer_mul_59s_61nfYi_U7_n_97;
  wire mixer_mul_59s_61nfYi_U7_n_98;
  wire mixer_mul_59s_61nfYi_U7_n_99;
  wire [60:0]mul1_reg_1016;
  wire [60:0]mul4_reg_1026;
  wire [60:0]mul6_reg_1036;
  wire [60:0]mul_reg_1046;
  wire [118:61]neg_mul1_reg_1056;
  wire neg_mul1_reg_10560;
  wire [117:61]neg_mul2_reg_1071;
  wire neg_mul2_reg_10710;
  wire [117:61]neg_mul7_reg_1076;
  wire neg_mul7_reg_10760;
  wire [118:61]neg_mul_reg_1081;
  wire neg_mul_reg_10810;
  wire [58:0]neg_ti1_reg_1066;
  wire neg_ti1_reg_10660;
  wire \neg_ti1_reg_1066[11]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[11]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[11]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[11]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[15]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[15]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[15]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[15]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[19]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[19]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[19]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[19]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[23]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[23]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[23]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[23]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[27]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[27]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[27]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[27]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[31]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[31]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[31]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[31]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[35]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[35]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[35]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[35]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[39]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[39]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[39]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[39]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[3]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[3]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[3]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[43]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[43]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[43]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[43]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[47]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[47]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[47]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[47]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[51]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[51]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[51]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[51]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[55]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[55]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[55]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[55]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[58]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[58]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[58]_i_5_n_0 ;
  wire \neg_ti1_reg_1066[7]_i_2_n_0 ;
  wire \neg_ti1_reg_1066[7]_i_3_n_0 ;
  wire \neg_ti1_reg_1066[7]_i_4_n_0 ;
  wire \neg_ti1_reg_1066[7]_i_5_n_0 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[11]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[15]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[19]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[23]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[27]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[31]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[35]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[39]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[3]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[43]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[47]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[51]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[55]_i_1_n_7 ;
  wire \neg_ti1_reg_1066_reg[58]_i_2_n_2 ;
  wire \neg_ti1_reg_1066_reg[58]_i_2_n_3 ;
  wire \neg_ti1_reg_1066_reg[58]_i_2_n_5 ;
  wire \neg_ti1_reg_1066_reg[58]_i_2_n_6 ;
  wire \neg_ti1_reg_1066_reg[58]_i_2_n_7 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_0 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_1 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_2 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_3 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_4 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_5 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_6 ;
  wire \neg_ti1_reg_1066_reg[7]_i_1_n_7 ;
  wire [58:0]neg_ti2_reg_1101;
  wire neg_ti2_reg_11010;
  wire \neg_ti2_reg_1101[11]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[11]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[11]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[11]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[15]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[15]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[15]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[15]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[19]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[19]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[19]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[19]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[23]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[23]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[23]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[23]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[27]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[27]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[27]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[27]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[31]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[31]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[31]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[31]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[35]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[35]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[35]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[35]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[39]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[39]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[39]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[39]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[3]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[3]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[3]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[43]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[43]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[43]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[43]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[47]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[47]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[47]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[47]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[51]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[51]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[51]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[51]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[55]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[55]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[55]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[55]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[58]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[58]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[58]_i_5_n_0 ;
  wire \neg_ti2_reg_1101[7]_i_2_n_0 ;
  wire \neg_ti2_reg_1101[7]_i_3_n_0 ;
  wire \neg_ti2_reg_1101[7]_i_4_n_0 ;
  wire \neg_ti2_reg_1101[7]_i_5_n_0 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[11]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[15]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[19]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[23]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[27]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[31]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[35]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[39]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[3]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[43]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[47]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[51]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[55]_i_1_n_7 ;
  wire \neg_ti2_reg_1101_reg[58]_i_2_n_2 ;
  wire \neg_ti2_reg_1101_reg[58]_i_2_n_3 ;
  wire \neg_ti2_reg_1101_reg[58]_i_2_n_5 ;
  wire \neg_ti2_reg_1101_reg[58]_i_2_n_6 ;
  wire \neg_ti2_reg_1101_reg[58]_i_2_n_7 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_0 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_1 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_2 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_3 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_4 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_5 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_6 ;
  wire \neg_ti2_reg_1101_reg[7]_i_1_n_7 ;
  wire [58:0]neg_ti3_reg_1111;
  wire neg_ti3_reg_11110;
  wire \neg_ti3_reg_1111[11]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[11]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[11]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[11]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[15]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[15]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[15]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[15]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[19]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[19]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[19]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[19]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[23]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[23]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[23]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[23]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[27]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[27]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[27]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[27]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[31]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[31]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[31]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[31]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[35]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[35]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[35]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[35]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[39]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[39]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[39]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[39]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[3]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[3]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[3]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[43]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[43]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[43]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[43]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[47]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[47]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[47]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[47]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[51]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[51]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[51]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[51]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[55]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[55]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[55]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[55]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[58]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[58]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[58]_i_5_n_0 ;
  wire \neg_ti3_reg_1111[7]_i_2_n_0 ;
  wire \neg_ti3_reg_1111[7]_i_3_n_0 ;
  wire \neg_ti3_reg_1111[7]_i_4_n_0 ;
  wire \neg_ti3_reg_1111[7]_i_5_n_0 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[11]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[15]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[19]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[23]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[27]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[31]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[35]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[39]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[3]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[43]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[47]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[51]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[55]_i_1_n_7 ;
  wire \neg_ti3_reg_1111_reg[58]_i_2_n_2 ;
  wire \neg_ti3_reg_1111_reg[58]_i_2_n_3 ;
  wire \neg_ti3_reg_1111_reg[58]_i_2_n_5 ;
  wire \neg_ti3_reg_1111_reg[58]_i_2_n_6 ;
  wire \neg_ti3_reg_1111_reg[58]_i_2_n_7 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_0 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_1 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_2 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_3 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_4 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_5 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_6 ;
  wire \neg_ti3_reg_1111_reg[7]_i_1_n_7 ;
  wire [58:0]neg_ti_reg_1121;
  wire neg_ti_reg_11210;
  wire \neg_ti_reg_1121[11]_i_2_n_0 ;
  wire \neg_ti_reg_1121[11]_i_3_n_0 ;
  wire \neg_ti_reg_1121[11]_i_4_n_0 ;
  wire \neg_ti_reg_1121[11]_i_5_n_0 ;
  wire \neg_ti_reg_1121[15]_i_2_n_0 ;
  wire \neg_ti_reg_1121[15]_i_3_n_0 ;
  wire \neg_ti_reg_1121[15]_i_4_n_0 ;
  wire \neg_ti_reg_1121[15]_i_5_n_0 ;
  wire \neg_ti_reg_1121[19]_i_2_n_0 ;
  wire \neg_ti_reg_1121[19]_i_3_n_0 ;
  wire \neg_ti_reg_1121[19]_i_4_n_0 ;
  wire \neg_ti_reg_1121[19]_i_5_n_0 ;
  wire \neg_ti_reg_1121[23]_i_2_n_0 ;
  wire \neg_ti_reg_1121[23]_i_3_n_0 ;
  wire \neg_ti_reg_1121[23]_i_4_n_0 ;
  wire \neg_ti_reg_1121[23]_i_5_n_0 ;
  wire \neg_ti_reg_1121[27]_i_2_n_0 ;
  wire \neg_ti_reg_1121[27]_i_3_n_0 ;
  wire \neg_ti_reg_1121[27]_i_4_n_0 ;
  wire \neg_ti_reg_1121[27]_i_5_n_0 ;
  wire \neg_ti_reg_1121[31]_i_2_n_0 ;
  wire \neg_ti_reg_1121[31]_i_3_n_0 ;
  wire \neg_ti_reg_1121[31]_i_4_n_0 ;
  wire \neg_ti_reg_1121[31]_i_5_n_0 ;
  wire \neg_ti_reg_1121[35]_i_2_n_0 ;
  wire \neg_ti_reg_1121[35]_i_3_n_0 ;
  wire \neg_ti_reg_1121[35]_i_4_n_0 ;
  wire \neg_ti_reg_1121[35]_i_5_n_0 ;
  wire \neg_ti_reg_1121[39]_i_2_n_0 ;
  wire \neg_ti_reg_1121[39]_i_3_n_0 ;
  wire \neg_ti_reg_1121[39]_i_4_n_0 ;
  wire \neg_ti_reg_1121[39]_i_5_n_0 ;
  wire \neg_ti_reg_1121[3]_i_2_n_0 ;
  wire \neg_ti_reg_1121[3]_i_3_n_0 ;
  wire \neg_ti_reg_1121[3]_i_4_n_0 ;
  wire \neg_ti_reg_1121[43]_i_2_n_0 ;
  wire \neg_ti_reg_1121[43]_i_3_n_0 ;
  wire \neg_ti_reg_1121[43]_i_4_n_0 ;
  wire \neg_ti_reg_1121[43]_i_5_n_0 ;
  wire \neg_ti_reg_1121[47]_i_2_n_0 ;
  wire \neg_ti_reg_1121[47]_i_3_n_0 ;
  wire \neg_ti_reg_1121[47]_i_4_n_0 ;
  wire \neg_ti_reg_1121[47]_i_5_n_0 ;
  wire \neg_ti_reg_1121[51]_i_2_n_0 ;
  wire \neg_ti_reg_1121[51]_i_3_n_0 ;
  wire \neg_ti_reg_1121[51]_i_4_n_0 ;
  wire \neg_ti_reg_1121[51]_i_5_n_0 ;
  wire \neg_ti_reg_1121[55]_i_2_n_0 ;
  wire \neg_ti_reg_1121[55]_i_3_n_0 ;
  wire \neg_ti_reg_1121[55]_i_4_n_0 ;
  wire \neg_ti_reg_1121[55]_i_5_n_0 ;
  wire \neg_ti_reg_1121[58]_i_3_n_0 ;
  wire \neg_ti_reg_1121[58]_i_4_n_0 ;
  wire \neg_ti_reg_1121[58]_i_5_n_0 ;
  wire \neg_ti_reg_1121[7]_i_2_n_0 ;
  wire \neg_ti_reg_1121[7]_i_3_n_0 ;
  wire \neg_ti_reg_1121[7]_i_4_n_0 ;
  wire \neg_ti_reg_1121[7]_i_5_n_0 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[11]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[15]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[19]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[23]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[27]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[31]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[35]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[39]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[3]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[43]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[47]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[51]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[55]_i_1_n_7 ;
  wire \neg_ti_reg_1121_reg[58]_i_2_n_2 ;
  wire \neg_ti_reg_1121_reg[58]_i_2_n_3 ;
  wire \neg_ti_reg_1121_reg[58]_i_2_n_5 ;
  wire \neg_ti_reg_1121_reg[58]_i_2_n_6 ;
  wire \neg_ti_reg_1121_reg[58]_i_2_n_7 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_0 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_1 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_2 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_3 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_4 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_5 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_6 ;
  wire \neg_ti_reg_1121_reg[7]_i_1_n_7 ;
  wire p_0_in;
  wire [55:27]p_Val2_5_cast3_fu_327_p1;
  wire [56:0]p_Val2_6_2_reg_927;
  wire [57:0]p_Val2_6_reg_921;
  wire [57:26]p_Val2_7_2_fu_346_p2;
  wire [57:26]p_Val2_7_2_reg_937;
  wire \p_Val2_7_2_reg_937[29]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[29]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937[29]_i_4_n_0 ;
  wire \p_Val2_7_2_reg_937[33]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[33]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937[33]_i_4_n_0 ;
  wire \p_Val2_7_2_reg_937[33]_i_5_n_0 ;
  wire \p_Val2_7_2_reg_937[37]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[37]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937[37]_i_4_n_0 ;
  wire \p_Val2_7_2_reg_937[37]_i_5_n_0 ;
  wire \p_Val2_7_2_reg_937[41]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[41]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937[41]_i_4_n_0 ;
  wire \p_Val2_7_2_reg_937[41]_i_5_n_0 ;
  wire \p_Val2_7_2_reg_937[45]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[45]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937[45]_i_4_n_0 ;
  wire \p_Val2_7_2_reg_937[45]_i_5_n_0 ;
  wire \p_Val2_7_2_reg_937[49]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[49]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937[49]_i_4_n_0 ;
  wire \p_Val2_7_2_reg_937[49]_i_5_n_0 ;
  wire \p_Val2_7_2_reg_937[53]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[53]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937[53]_i_4_n_0 ;
  wire \p_Val2_7_2_reg_937[53]_i_5_n_0 ;
  wire \p_Val2_7_2_reg_937[57]_i_2_n_0 ;
  wire \p_Val2_7_2_reg_937[57]_i_3_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[29]_i_1_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[29]_i_1_n_1 ;
  wire \p_Val2_7_2_reg_937_reg[29]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[29]_i_1_n_3 ;
  wire \p_Val2_7_2_reg_937_reg[33]_i_1_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[33]_i_1_n_1 ;
  wire \p_Val2_7_2_reg_937_reg[33]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[33]_i_1_n_3 ;
  wire \p_Val2_7_2_reg_937_reg[37]_i_1_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[37]_i_1_n_1 ;
  wire \p_Val2_7_2_reg_937_reg[37]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[37]_i_1_n_3 ;
  wire \p_Val2_7_2_reg_937_reg[41]_i_1_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[41]_i_1_n_1 ;
  wire \p_Val2_7_2_reg_937_reg[41]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[41]_i_1_n_3 ;
  wire \p_Val2_7_2_reg_937_reg[45]_i_1_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[45]_i_1_n_1 ;
  wire \p_Val2_7_2_reg_937_reg[45]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[45]_i_1_n_3 ;
  wire \p_Val2_7_2_reg_937_reg[49]_i_1_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[49]_i_1_n_1 ;
  wire \p_Val2_7_2_reg_937_reg[49]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[49]_i_1_n_3 ;
  wire \p_Val2_7_2_reg_937_reg[53]_i_1_n_0 ;
  wire \p_Val2_7_2_reg_937_reg[53]_i_1_n_1 ;
  wire \p_Val2_7_2_reg_937_reg[53]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[53]_i_1_n_3 ;
  wire \p_Val2_7_2_reg_937_reg[57]_i_1_n_2 ;
  wire \p_Val2_7_2_reg_937_reg[57]_i_1_n_3 ;
  wire [58:27]p_Val2_7_3_fu_352_p2;
  wire [58:0]p_Val2_7_3_reg_942;
  wire \p_Val2_7_3_reg_942[30]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[30]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[30]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[30]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[30]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942[30]_i_7_n_0 ;
  wire \p_Val2_7_3_reg_942[30]_i_8_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_7_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_8_n_0 ;
  wire \p_Val2_7_3_reg_942[34]_i_9_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_7_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_8_n_0 ;
  wire \p_Val2_7_3_reg_942[38]_i_9_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_7_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_8_n_0 ;
  wire \p_Val2_7_3_reg_942[42]_i_9_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_7_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_8_n_0 ;
  wire \p_Val2_7_3_reg_942[46]_i_9_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_7_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_8_n_0 ;
  wire \p_Val2_7_3_reg_942[50]_i_9_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_7_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_8_n_0 ;
  wire \p_Val2_7_3_reg_942[54]_i_9_n_0 ;
  wire \p_Val2_7_3_reg_942[58]_i_2_n_0 ;
  wire \p_Val2_7_3_reg_942[58]_i_3_n_0 ;
  wire \p_Val2_7_3_reg_942[58]_i_4_n_0 ;
  wire \p_Val2_7_3_reg_942[58]_i_5_n_0 ;
  wire \p_Val2_7_3_reg_942[58]_i_6_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[30]_i_1_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[30]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[30]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[30]_i_1_n_3 ;
  wire \p_Val2_7_3_reg_942_reg[34]_i_1_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[34]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[34]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[34]_i_1_n_3 ;
  wire \p_Val2_7_3_reg_942_reg[38]_i_1_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[38]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[38]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[38]_i_1_n_3 ;
  wire \p_Val2_7_3_reg_942_reg[42]_i_1_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[42]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[42]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[42]_i_1_n_3 ;
  wire \p_Val2_7_3_reg_942_reg[46]_i_1_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[46]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[46]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[46]_i_1_n_3 ;
  wire \p_Val2_7_3_reg_942_reg[50]_i_1_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[50]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[50]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[50]_i_1_n_3 ;
  wire \p_Val2_7_3_reg_942_reg[54]_i_1_n_0 ;
  wire \p_Val2_7_3_reg_942_reg[54]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[54]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[54]_i_1_n_3 ;
  wire \p_Val2_7_3_reg_942_reg[58]_i_1_n_1 ;
  wire \p_Val2_7_3_reg_942_reg[58]_i_1_n_2 ;
  wire \p_Val2_7_3_reg_942_reg[58]_i_1_n_3 ;
  wire [57:27]p_Val2_7_5_fu_358_p2;
  wire [57:0]p_Val2_7_5_reg_947;
  wire \p_Val2_7_5_reg_947[30]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[30]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[30]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[30]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[30]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947[30]_i_7_n_0 ;
  wire \p_Val2_7_5_reg_947[30]_i_8_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_7_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_8_n_0 ;
  wire \p_Val2_7_5_reg_947[34]_i_9_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_7_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_8_n_0 ;
  wire \p_Val2_7_5_reg_947[38]_i_9_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_7_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_8_n_0 ;
  wire \p_Val2_7_5_reg_947[42]_i_9_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_7_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_8_n_0 ;
  wire \p_Val2_7_5_reg_947[46]_i_9_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_7_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_8_n_0 ;
  wire \p_Val2_7_5_reg_947[50]_i_9_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_7_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_8_n_0 ;
  wire \p_Val2_7_5_reg_947[54]_i_9_n_0 ;
  wire \p_Val2_7_5_reg_947[57]_i_2_n_0 ;
  wire \p_Val2_7_5_reg_947[57]_i_3_n_0 ;
  wire \p_Val2_7_5_reg_947[57]_i_4_n_0 ;
  wire \p_Val2_7_5_reg_947[57]_i_5_n_0 ;
  wire \p_Val2_7_5_reg_947[57]_i_6_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[30]_i_1_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[30]_i_1_n_1 ;
  wire \p_Val2_7_5_reg_947_reg[30]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[30]_i_1_n_3 ;
  wire \p_Val2_7_5_reg_947_reg[34]_i_1_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[34]_i_1_n_1 ;
  wire \p_Val2_7_5_reg_947_reg[34]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[34]_i_1_n_3 ;
  wire \p_Val2_7_5_reg_947_reg[38]_i_1_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[38]_i_1_n_1 ;
  wire \p_Val2_7_5_reg_947_reg[38]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[38]_i_1_n_3 ;
  wire \p_Val2_7_5_reg_947_reg[42]_i_1_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[42]_i_1_n_1 ;
  wire \p_Val2_7_5_reg_947_reg[42]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[42]_i_1_n_3 ;
  wire \p_Val2_7_5_reg_947_reg[46]_i_1_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[46]_i_1_n_1 ;
  wire \p_Val2_7_5_reg_947_reg[46]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[46]_i_1_n_3 ;
  wire \p_Val2_7_5_reg_947_reg[50]_i_1_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[50]_i_1_n_1 ;
  wire \p_Val2_7_5_reg_947_reg[50]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[50]_i_1_n_3 ;
  wire \p_Val2_7_5_reg_947_reg[54]_i_1_n_0 ;
  wire \p_Val2_7_5_reg_947_reg[54]_i_1_n_1 ;
  wire \p_Val2_7_5_reg_947_reg[54]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[54]_i_1_n_3 ;
  wire \p_Val2_7_5_reg_947_reg[57]_i_1_n_2 ;
  wire \p_Val2_7_5_reg_947_reg[57]_i_1_n_3 ;
  wire [57:26]p_Val2_7_fu_338_p2;
  wire [57:26]p_Val2_7_reg_932;
  wire \p_Val2_7_reg_932[29]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[29]_i_3_n_0 ;
  wire \p_Val2_7_reg_932[29]_i_4_n_0 ;
  wire \p_Val2_7_reg_932[33]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[33]_i_3_n_0 ;
  wire \p_Val2_7_reg_932[33]_i_4_n_0 ;
  wire \p_Val2_7_reg_932[33]_i_5_n_0 ;
  wire \p_Val2_7_reg_932[37]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[37]_i_3_n_0 ;
  wire \p_Val2_7_reg_932[37]_i_4_n_0 ;
  wire \p_Val2_7_reg_932[37]_i_5_n_0 ;
  wire \p_Val2_7_reg_932[41]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[41]_i_3_n_0 ;
  wire \p_Val2_7_reg_932[41]_i_4_n_0 ;
  wire \p_Val2_7_reg_932[41]_i_5_n_0 ;
  wire \p_Val2_7_reg_932[45]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[45]_i_3_n_0 ;
  wire \p_Val2_7_reg_932[45]_i_4_n_0 ;
  wire \p_Val2_7_reg_932[45]_i_5_n_0 ;
  wire \p_Val2_7_reg_932[49]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[49]_i_3_n_0 ;
  wire \p_Val2_7_reg_932[49]_i_4_n_0 ;
  wire \p_Val2_7_reg_932[49]_i_5_n_0 ;
  wire \p_Val2_7_reg_932[53]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[53]_i_3_n_0 ;
  wire \p_Val2_7_reg_932[53]_i_4_n_0 ;
  wire \p_Val2_7_reg_932[53]_i_5_n_0 ;
  wire \p_Val2_7_reg_932[57]_i_2_n_0 ;
  wire \p_Val2_7_reg_932[57]_i_3_n_0 ;
  wire \p_Val2_7_reg_932_reg[29]_i_1_n_0 ;
  wire \p_Val2_7_reg_932_reg[29]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[29]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[29]_i_1_n_3 ;
  wire \p_Val2_7_reg_932_reg[33]_i_1_n_0 ;
  wire \p_Val2_7_reg_932_reg[33]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[33]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[33]_i_1_n_3 ;
  wire \p_Val2_7_reg_932_reg[37]_i_1_n_0 ;
  wire \p_Val2_7_reg_932_reg[37]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[37]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[37]_i_1_n_3 ;
  wire \p_Val2_7_reg_932_reg[41]_i_1_n_0 ;
  wire \p_Val2_7_reg_932_reg[41]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[41]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[41]_i_1_n_3 ;
  wire \p_Val2_7_reg_932_reg[45]_i_1_n_0 ;
  wire \p_Val2_7_reg_932_reg[45]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[45]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[45]_i_1_n_3 ;
  wire \p_Val2_7_reg_932_reg[49]_i_1_n_0 ;
  wire \p_Val2_7_reg_932_reg[49]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[49]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[49]_i_1_n_3 ;
  wire \p_Val2_7_reg_932_reg[53]_i_1_n_0 ;
  wire \p_Val2_7_reg_932_reg[53]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[53]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[53]_i_1_n_3 ;
  wire \p_Val2_7_reg_932_reg[57]_i_1_n_1 ;
  wire \p_Val2_7_reg_932_reg[57]_i_1_n_2 ;
  wire \p_Val2_7_reg_932_reg[57]_i_1_n_3 ;
  wire [29:0]p_Val2_8_s_fu_288_p2;
  wire \p_Val2_8_s_reg_906[11]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[11]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_906[11]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_906[11]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_906[15]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[15]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_906[15]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_906[15]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_906[19]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[19]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_906[19]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_906[19]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_906[23]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[23]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_906[23]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_906[23]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_906[27]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[27]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_906[27]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_906[27]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_906[29]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[3]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[3]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_906[3]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_906[3]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_906[7]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_906[7]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_906[7]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_906[7]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[11]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[11]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_906_reg[11]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_906_reg[11]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_906_reg[15]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[15]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_906_reg[15]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_906_reg[15]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_906_reg[19]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[19]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_906_reg[19]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_906_reg[19]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_906_reg[23]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[23]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_906_reg[23]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_906_reg[23]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_906_reg[27]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[27]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_906_reg[27]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_906_reg[27]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_906_reg[3]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[3]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_906_reg[3]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_906_reg[3]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_906_reg[7]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_906_reg[7]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_906_reg[7]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_906_reg[7]_i_1_n_3 ;
  wire [84:53]p_Val2_9_2_reg_1237;
  wire [84:53]p_Val2_9_3_reg_1242;
  wire [58:0]r_V_2_tr_0_tr_fu_370_p2;
  wire [57:0]r_V_2_tr_0_tr_reg_952;
  wire \r_V_2_tr_0_tr_reg_952[11]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[11]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[11]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[11]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[15]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[15]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[15]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[15]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[19]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[19]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[19]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[19]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[23]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[23]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[23]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[23]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[27]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[27]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[27]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[27]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[31]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[31]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[31]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[31]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[35]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[35]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[35]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[35]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[39]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[39]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[39]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[39]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[3]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[3]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[3]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[3]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[43]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[43]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[43]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[43]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[47]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[47]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[47]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[47]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[51]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[51]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[51]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[51]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[55]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[55]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[55]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[55]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[7]_i_2_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[7]_i_3_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[7]_i_4_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952[7]_i_5_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_3 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_0 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_1 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_2 ;
  wire \r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_3 ;
  wire [57:28]r_V_2_tr_1_tr_fu_282_p2;
  wire \r_V_2_tr_1_tr_reg_901[30]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[30]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[30]_i_4_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[34]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[34]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[34]_i_4_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[34]_i_5_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[38]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[38]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[38]_i_4_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[38]_i_5_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[42]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[42]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[42]_i_4_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[42]_i_5_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[46]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[46]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[46]_i_4_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[46]_i_5_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[50]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[50]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[50]_i_4_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[50]_i_5_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[54]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[54]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[54]_i_4_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[54]_i_5_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[57]_i_2_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901[57]_i_3_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_1 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_2 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_1 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_2 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_1 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_2 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_1 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_2 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_1 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_2 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_1 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_2 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_0 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_1 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_2 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg[57]_i_1_n_3 ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[28] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[29] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[30] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[31] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[32] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[33] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[34] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[35] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[36] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[37] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[38] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[39] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[40] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[41] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[42] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[43] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[44] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[45] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[46] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[47] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[48] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[49] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[50] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[51] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[52] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[53] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[54] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[55] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[56] ;
  wire \r_V_2_tr_1_tr_reg_901_reg_n_0_[57] ;
  wire [58:0]r_V_2_tr_2_tr_fu_387_p2;
  wire [57:0]r_V_2_tr_2_tr_reg_963;
  wire \r_V_2_tr_2_tr_reg_963[11]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[11]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[11]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[11]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[15]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[15]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[15]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[15]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[19]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[19]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[19]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[19]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[23]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[23]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[23]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[23]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[27]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[27]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[27]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[27]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[31]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[31]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[31]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[31]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[35]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[35]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[35]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[35]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[39]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[39]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[39]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[39]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[3]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[3]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[3]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[3]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[43]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[43]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[43]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[43]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[47]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[47]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[47]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[47]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[51]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[51]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[51]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[51]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[55]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[55]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[55]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[55]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[7]_i_2_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[7]_i_3_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[7]_i_4_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963[7]_i_5_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_3 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_0 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_1 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_2 ;
  wire \r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_3 ;
  wire [58:28]r_V_2_tr_3_tr_fu_401_p2;
  wire [57:0]r_V_2_tr_3_tr_reg_974;
  wire \r_V_2_tr_3_tr_reg_974[31]_i_2_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[31]_i_3_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[31]_i_4_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[31]_i_5_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[35]_i_2_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[35]_i_3_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[35]_i_4_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[35]_i_5_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[39]_i_2_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[39]_i_3_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[39]_i_4_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[39]_i_5_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[43]_i_2_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[43]_i_3_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[43]_i_4_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[43]_i_5_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[47]_i_2_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[47]_i_3_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[47]_i_4_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[47]_i_5_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[51]_i_2_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[51]_i_3_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[51]_i_4_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[51]_i_5_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[55]_i_2_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[55]_i_3_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[55]_i_4_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974[55]_i_5_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_1 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_2 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_3 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_1 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_2 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_3 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_1 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_2 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_3 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_1 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_2 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_3 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_1 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_2 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_3 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_1 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_2 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_3 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_0 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_1 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_2 ;
  wire \r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_3 ;
  wire [57:0]r_V_2_tr_5_tr_reg_985;
  wire \r_V_2_tr_5_tr_reg_985[28]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[31]_i_2_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[31]_i_3_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[31]_i_4_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[31]_i_5_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[35]_i_2_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[35]_i_3_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[35]_i_4_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[35]_i_5_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[39]_i_2_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[39]_i_3_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[39]_i_4_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[39]_i_5_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[43]_i_2_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[43]_i_3_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[43]_i_4_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[43]_i_5_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[47]_i_2_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[47]_i_3_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[47]_i_4_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[47]_i_5_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[51]_i_2_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[51]_i_3_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[51]_i_4_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[51]_i_5_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[55]_i_2_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[55]_i_3_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[55]_i_4_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985[55]_i_5_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_1 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_2 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_3 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_4 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_5 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_6 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_1 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_2 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_3 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_4 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_5 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_6 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_7 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_1 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_2 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_3 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_4 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_5 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_6 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_7 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_1 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_2 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_3 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_4 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_5 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_6 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_7 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_1 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_2 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_3 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_4 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_5 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_6 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_7 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_1 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_2 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_3 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_4 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_5 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_6 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_7 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_0 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_1 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_2 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_3 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_4 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_5 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_6 ;
  wire \r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_7 ;
  wire [29:1]r_V_fu_559_p2;
  wire [29:0]r_V_reg_1086;
  wire \r_V_reg_1086[12]_i_2_n_0 ;
  wire \r_V_reg_1086[12]_i_3_n_0 ;
  wire \r_V_reg_1086[12]_i_4_n_0 ;
  wire \r_V_reg_1086[12]_i_5_n_0 ;
  wire \r_V_reg_1086[16]_i_2_n_0 ;
  wire \r_V_reg_1086[16]_i_3_n_0 ;
  wire \r_V_reg_1086[16]_i_4_n_0 ;
  wire \r_V_reg_1086[16]_i_5_n_0 ;
  wire \r_V_reg_1086[20]_i_2_n_0 ;
  wire \r_V_reg_1086[20]_i_3_n_0 ;
  wire \r_V_reg_1086[20]_i_4_n_0 ;
  wire \r_V_reg_1086[20]_i_5_n_0 ;
  wire \r_V_reg_1086[24]_i_2_n_0 ;
  wire \r_V_reg_1086[24]_i_3_n_0 ;
  wire \r_V_reg_1086[24]_i_4_n_0 ;
  wire \r_V_reg_1086[24]_i_5_n_0 ;
  wire \r_V_reg_1086[28]_i_2_n_0 ;
  wire \r_V_reg_1086[28]_i_3_n_0 ;
  wire \r_V_reg_1086[28]_i_4_n_0 ;
  wire \r_V_reg_1086[28]_i_5_n_0 ;
  wire \r_V_reg_1086[4]_i_2_n_0 ;
  wire \r_V_reg_1086[4]_i_3_n_0 ;
  wire \r_V_reg_1086[4]_i_4_n_0 ;
  wire \r_V_reg_1086[4]_i_5_n_0 ;
  wire \r_V_reg_1086[4]_i_6_n_0 ;
  wire \r_V_reg_1086[8]_i_2_n_0 ;
  wire \r_V_reg_1086[8]_i_3_n_0 ;
  wire \r_V_reg_1086[8]_i_4_n_0 ;
  wire \r_V_reg_1086[8]_i_5_n_0 ;
  wire \r_V_reg_1086_reg[12]_i_1_n_0 ;
  wire \r_V_reg_1086_reg[12]_i_1_n_1 ;
  wire \r_V_reg_1086_reg[12]_i_1_n_2 ;
  wire \r_V_reg_1086_reg[12]_i_1_n_3 ;
  wire \r_V_reg_1086_reg[16]_i_1_n_0 ;
  wire \r_V_reg_1086_reg[16]_i_1_n_1 ;
  wire \r_V_reg_1086_reg[16]_i_1_n_2 ;
  wire \r_V_reg_1086_reg[16]_i_1_n_3 ;
  wire \r_V_reg_1086_reg[20]_i_1_n_0 ;
  wire \r_V_reg_1086_reg[20]_i_1_n_1 ;
  wire \r_V_reg_1086_reg[20]_i_1_n_2 ;
  wire \r_V_reg_1086_reg[20]_i_1_n_3 ;
  wire \r_V_reg_1086_reg[24]_i_1_n_0 ;
  wire \r_V_reg_1086_reg[24]_i_1_n_1 ;
  wire \r_V_reg_1086_reg[24]_i_1_n_2 ;
  wire \r_V_reg_1086_reg[24]_i_1_n_3 ;
  wire \r_V_reg_1086_reg[28]_i_1_n_0 ;
  wire \r_V_reg_1086_reg[28]_i_1_n_1 ;
  wire \r_V_reg_1086_reg[28]_i_1_n_2 ;
  wire \r_V_reg_1086_reg[28]_i_1_n_3 ;
  wire \r_V_reg_1086_reg[4]_i_1_n_0 ;
  wire \r_V_reg_1086_reg[4]_i_1_n_1 ;
  wire \r_V_reg_1086_reg[4]_i_1_n_2 ;
  wire \r_V_reg_1086_reg[4]_i_1_n_3 ;
  wire \r_V_reg_1086_reg[8]_i_1_n_0 ;
  wire \r_V_reg_1086_reg[8]_i_1_n_1 ;
  wire \r_V_reg_1086_reg[8]_i_1_n_2 ;
  wire \r_V_reg_1086_reg[8]_i_1_n_3 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_5_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_2_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[3]_i_2_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire reg_2280;
  wire regs_in_V_ce0;
  wire regs_in_V_ce03;
  wire [31:3]regs_in_V_q0;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [58:0]tmp_10_fu_674_p3;
  wire [58:0]tmp_10_reg_1146;
  wire [84:53]tmp_116_1_cast_reg_1201;
  wire [84:53]tmp_116_4_cast_reg_1247;
  wire [84:53]tmp_116_5_cast_reg_1252;
  wire [57:0]tmp_12_fu_715_p2;
  wire [57:0]tmp_12_reg_1171;
  wire \tmp_12_reg_1171[11]_i_2_n_0 ;
  wire \tmp_12_reg_1171[11]_i_3_n_0 ;
  wire \tmp_12_reg_1171[11]_i_4_n_0 ;
  wire \tmp_12_reg_1171[11]_i_5_n_0 ;
  wire \tmp_12_reg_1171[15]_i_2_n_0 ;
  wire \tmp_12_reg_1171[15]_i_3_n_0 ;
  wire \tmp_12_reg_1171[15]_i_4_n_0 ;
  wire \tmp_12_reg_1171[15]_i_5_n_0 ;
  wire \tmp_12_reg_1171[19]_i_2_n_0 ;
  wire \tmp_12_reg_1171[19]_i_3_n_0 ;
  wire \tmp_12_reg_1171[19]_i_4_n_0 ;
  wire \tmp_12_reg_1171[19]_i_5_n_0 ;
  wire \tmp_12_reg_1171[23]_i_2_n_0 ;
  wire \tmp_12_reg_1171[23]_i_3_n_0 ;
  wire \tmp_12_reg_1171[23]_i_4_n_0 ;
  wire \tmp_12_reg_1171[23]_i_5_n_0 ;
  wire \tmp_12_reg_1171[27]_i_2_n_0 ;
  wire \tmp_12_reg_1171[27]_i_3_n_0 ;
  wire \tmp_12_reg_1171[27]_i_4_n_0 ;
  wire \tmp_12_reg_1171[27]_i_5_n_0 ;
  wire \tmp_12_reg_1171[31]_i_2_n_0 ;
  wire \tmp_12_reg_1171[31]_i_3_n_0 ;
  wire \tmp_12_reg_1171[31]_i_4_n_0 ;
  wire \tmp_12_reg_1171[31]_i_5_n_0 ;
  wire \tmp_12_reg_1171[35]_i_2_n_0 ;
  wire \tmp_12_reg_1171[35]_i_3_n_0 ;
  wire \tmp_12_reg_1171[35]_i_4_n_0 ;
  wire \tmp_12_reg_1171[35]_i_5_n_0 ;
  wire \tmp_12_reg_1171[39]_i_2_n_0 ;
  wire \tmp_12_reg_1171[39]_i_3_n_0 ;
  wire \tmp_12_reg_1171[39]_i_4_n_0 ;
  wire \tmp_12_reg_1171[39]_i_5_n_0 ;
  wire \tmp_12_reg_1171[3]_i_2_n_0 ;
  wire \tmp_12_reg_1171[3]_i_3_n_0 ;
  wire \tmp_12_reg_1171[3]_i_4_n_0 ;
  wire \tmp_12_reg_1171[43]_i_2_n_0 ;
  wire \tmp_12_reg_1171[43]_i_3_n_0 ;
  wire \tmp_12_reg_1171[43]_i_4_n_0 ;
  wire \tmp_12_reg_1171[43]_i_5_n_0 ;
  wire \tmp_12_reg_1171[47]_i_2_n_0 ;
  wire \tmp_12_reg_1171[47]_i_3_n_0 ;
  wire \tmp_12_reg_1171[47]_i_4_n_0 ;
  wire \tmp_12_reg_1171[47]_i_5_n_0 ;
  wire \tmp_12_reg_1171[51]_i_2_n_0 ;
  wire \tmp_12_reg_1171[51]_i_3_n_0 ;
  wire \tmp_12_reg_1171[51]_i_4_n_0 ;
  wire \tmp_12_reg_1171[51]_i_5_n_0 ;
  wire \tmp_12_reg_1171[55]_i_2_n_0 ;
  wire \tmp_12_reg_1171[55]_i_3_n_0 ;
  wire \tmp_12_reg_1171[55]_i_4_n_0 ;
  wire \tmp_12_reg_1171[55]_i_5_n_0 ;
  wire \tmp_12_reg_1171[57]_i_2_n_0 ;
  wire \tmp_12_reg_1171[7]_i_2_n_0 ;
  wire \tmp_12_reg_1171[7]_i_3_n_0 ;
  wire \tmp_12_reg_1171[7]_i_4_n_0 ;
  wire \tmp_12_reg_1171[7]_i_5_n_0 ;
  wire \tmp_12_reg_1171_reg[11]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[11]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[11]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[11]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[15]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[15]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[15]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[15]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[19]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[19]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[19]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[19]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[23]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[23]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[23]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[23]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[27]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[27]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[27]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[27]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[31]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[31]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[31]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[31]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[35]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[35]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[35]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[35]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[39]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[39]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[39]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[39]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[3]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[3]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[3]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[3]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[43]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[43]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[43]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[43]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[47]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[47]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[47]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[47]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[51]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[51]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[51]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[51]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[55]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[55]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[55]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[55]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[57]_i_1_n_3 ;
  wire \tmp_12_reg_1171_reg[7]_i_1_n_0 ;
  wire \tmp_12_reg_1171_reg[7]_i_1_n_1 ;
  wire \tmp_12_reg_1171_reg[7]_i_1_n_2 ;
  wire \tmp_12_reg_1171_reg[7]_i_1_n_3 ;
  wire [31:0]tmp_13_1_reg_1232;
  wire [31:0]tmp_13_2_reg_1257;
  wire [31:0]tmp_13_3_reg_1262;
  wire [31:0]tmp_13_4_reg_1267;
  wire [31:0]tmp_13_5_reg_1272;
  wire [84:53]tmp_15_cast_reg_1196;
  wire [58:0]tmp_15_fu_679_p3;
  wire [58:0]tmp_15_reg_1151;
  wire [57:0]tmp_18_reg_1021;
  wire [57:0]tmp_19_reg_1061;
  wire [0:0]tmp_20_fu_543_p3;
  wire [56:0]tmp_21_reg_1156;
  wire tmp_22_reg_968;
  wire \tmp_22_reg_968[0]_i_2_n_0 ;
  wire \tmp_22_reg_968[0]_i_3_n_0 ;
  wire \tmp_22_reg_968_reg[0]_i_1_n_2 ;
  wire \tmp_22_reg_968_reg[0]_i_1_n_3 ;
  wire [56:0]tmp_24_reg_1096;
  wire [0:0]tmp_25_fu_586_p3;
  wire [56:0]tmp_27_reg_1106;
  wire [0:0]tmp_28_fu_615_p3;
  wire [58:0]tmp_2_fu_565_p3;
  wire [58:0]tmp_2_reg_1091;
  wire [57:0]tmp_30_reg_1116;
  wire [0:0]tmp_31_fu_644_p3;
  wire [56:0]tmp_33_reg_1031;
  wire tmp_34_reg_979;
  wire \tmp_34_reg_979[0]_i_2_n_0 ;
  wire \tmp_34_reg_979_reg[0]_i_1_n_2 ;
  wire \tmp_34_reg_979_reg[0]_i_1_n_3 ;
  wire [56:0]tmp_36_reg_1041;
  wire [56:0]tmp_37_reg_1161;
  wire tmp_38_reg_990;
  wire \tmp_38_reg_990[0]_i_2_n_0 ;
  wire \tmp_38_reg_990_reg[0]_i_1_n_2 ;
  wire \tmp_38_reg_990_reg[0]_i_1_n_3 ;
  wire \tmp_38_reg_990_reg[0]_i_1_n_6 ;
  wire \tmp_38_reg_990_reg[0]_i_1_n_7 ;
  wire [57:0]tmp_40_reg_1051;
  wire [56:28]tmp_4_cast_fu_267_p1;
  wire [31:0]tmp_4_reg_1216;
  wire tmp_6_reg_957;
  wire \tmp_6_reg_957[0]_i_2_n_0 ;
  wire \tmp_6_reg_957[0]_i_3_n_0 ;
  wire \tmp_6_reg_957_reg[0]_i_1_n_2 ;
  wire \tmp_6_reg_957_reg[0]_i_1_n_3 ;
  wire [28:0]tmp_7_reg_890;
  wire tmp_7_reg_8900;
  wire \tmp_7_reg_890_reg[0]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[10]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[11]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[12]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[13]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[14]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[15]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[16]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[17]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[18]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[19]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[1]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[20]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[21]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[22]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[23]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[24]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[25]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[26]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[27]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[28]_i_3_n_0 ;
  wire \tmp_7_reg_890_reg[28]_i_4_n_0 ;
  wire \tmp_7_reg_890_reg[2]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[3]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[4]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[5]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[6]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[7]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[8]_i_2_n_0 ;
  wire \tmp_7_reg_890_reg[9]_i_2_n_0 ;
  wire [58:0]tmp_8_fu_669_p3;
  wire [58:0]tmp_8_reg_1141;
  wire [56:28]tmp_cast_12_fu_364_p1;
  wire [28:0]tmp_reg_863;
  wire [84:56]tmp_s_fu_753_p3;
  wire [84:56]tmp_s_reg_1206;
  wire [3:2]\NLW_neg_ti1_reg_1066_reg[58]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti1_reg_1066_reg[58]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti2_reg_1101_reg[58]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti2_reg_1101_reg[58]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti3_reg_1111_reg[58]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti3_reg_1111_reg[58]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti_reg_1121_reg[58]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti_reg_1121_reg[58]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_p_Val2_7_2_reg_937_reg[57]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_2_reg_937_reg[57]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_3_reg_942_reg[58]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_7_5_reg_947_reg[57]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_5_reg_947_reg[57]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_reg_932_reg[57]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_8_s_reg_906_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_8_s_reg_906_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_2_tr_1_tr_reg_901_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_2_tr_1_tr_reg_901_reg[57]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_V_2_tr_1_tr_reg_901_reg[57]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_2_tr_3_tr_reg_974_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_2_tr_5_tr_reg_985_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_reg_1086_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_reg_1086_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_12_reg_1171_reg[57]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_12_reg_1171_reg[57]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_22_reg_968_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_reg_968_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_34_reg_979_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_34_reg_979_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_38_reg_990_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_38_reg_990_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_6_reg_957_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_6_reg_957_reg[0]_i_1_O_UNCONNECTED ;

  assign m_axi_m_V_ARADDR[31] = \<const0> ;
  assign m_axi_m_V_ARADDR[30] = \<const0> ;
  assign m_axi_m_V_ARADDR[29] = \<const0> ;
  assign m_axi_m_V_ARADDR[28] = \<const0> ;
  assign m_axi_m_V_ARADDR[27] = \<const0> ;
  assign m_axi_m_V_ARADDR[26] = \<const0> ;
  assign m_axi_m_V_ARADDR[25] = \<const0> ;
  assign m_axi_m_V_ARADDR[24] = \<const0> ;
  assign m_axi_m_V_ARADDR[23] = \<const0> ;
  assign m_axi_m_V_ARADDR[22] = \<const0> ;
  assign m_axi_m_V_ARADDR[21] = \<const0> ;
  assign m_axi_m_V_ARADDR[20] = \<const0> ;
  assign m_axi_m_V_ARADDR[19] = \<const0> ;
  assign m_axi_m_V_ARADDR[18] = \<const0> ;
  assign m_axi_m_V_ARADDR[17] = \<const0> ;
  assign m_axi_m_V_ARADDR[16] = \<const0> ;
  assign m_axi_m_V_ARADDR[15] = \<const0> ;
  assign m_axi_m_V_ARADDR[14] = \<const0> ;
  assign m_axi_m_V_ARADDR[13] = \<const0> ;
  assign m_axi_m_V_ARADDR[12] = \<const0> ;
  assign m_axi_m_V_ARADDR[11] = \<const0> ;
  assign m_axi_m_V_ARADDR[10] = \<const0> ;
  assign m_axi_m_V_ARADDR[9] = \<const0> ;
  assign m_axi_m_V_ARADDR[8] = \<const0> ;
  assign m_axi_m_V_ARADDR[7] = \<const0> ;
  assign m_axi_m_V_ARADDR[6] = \<const0> ;
  assign m_axi_m_V_ARADDR[5] = \<const0> ;
  assign m_axi_m_V_ARADDR[4] = \<const0> ;
  assign m_axi_m_V_ARADDR[3] = \<const0> ;
  assign m_axi_m_V_ARADDR[2] = \<const0> ;
  assign m_axi_m_V_ARADDR[1] = \<const0> ;
  assign m_axi_m_V_ARADDR[0] = \<const0> ;
  assign m_axi_m_V_ARBURST[1] = \<const0> ;
  assign m_axi_m_V_ARBURST[0] = \<const1> ;
  assign m_axi_m_V_ARCACHE[3] = \<const0> ;
  assign m_axi_m_V_ARCACHE[2] = \<const0> ;
  assign m_axi_m_V_ARCACHE[1] = \<const1> ;
  assign m_axi_m_V_ARCACHE[0] = \<const1> ;
  assign m_axi_m_V_ARID[0] = \<const0> ;
  assign m_axi_m_V_ARLEN[7] = \<const0> ;
  assign m_axi_m_V_ARLEN[6] = \<const0> ;
  assign m_axi_m_V_ARLEN[5] = \<const0> ;
  assign m_axi_m_V_ARLEN[4] = \<const0> ;
  assign m_axi_m_V_ARLEN[3] = \<const0> ;
  assign m_axi_m_V_ARLEN[2] = \<const0> ;
  assign m_axi_m_V_ARLEN[1] = \<const0> ;
  assign m_axi_m_V_ARLEN[0] = \<const0> ;
  assign m_axi_m_V_ARLOCK[1] = \<const0> ;
  assign m_axi_m_V_ARLOCK[0] = \<const0> ;
  assign m_axi_m_V_ARPROT[2] = \<const0> ;
  assign m_axi_m_V_ARPROT[1] = \<const0> ;
  assign m_axi_m_V_ARPROT[0] = \<const0> ;
  assign m_axi_m_V_ARQOS[3] = \<const0> ;
  assign m_axi_m_V_ARQOS[2] = \<const0> ;
  assign m_axi_m_V_ARQOS[1] = \<const0> ;
  assign m_axi_m_V_ARQOS[0] = \<const0> ;
  assign m_axi_m_V_ARREGION[3] = \<const0> ;
  assign m_axi_m_V_ARREGION[2] = \<const0> ;
  assign m_axi_m_V_ARREGION[1] = \<const0> ;
  assign m_axi_m_V_ARREGION[0] = \<const0> ;
  assign m_axi_m_V_ARSIZE[2] = \<const0> ;
  assign m_axi_m_V_ARSIZE[1] = \<const1> ;
  assign m_axi_m_V_ARSIZE[0] = \<const0> ;
  assign m_axi_m_V_ARUSER[0] = \<const0> ;
  assign m_axi_m_V_ARVALID = \<const0> ;
  assign m_axi_m_V_AWADDR[31:2] = \^m_axi_m_V_AWADDR [31:2];
  assign m_axi_m_V_AWADDR[1] = \<const0> ;
  assign m_axi_m_V_AWADDR[0] = \<const0> ;
  assign m_axi_m_V_AWBURST[1] = \<const0> ;
  assign m_axi_m_V_AWBURST[0] = \<const1> ;
  assign m_axi_m_V_AWCACHE[3] = \<const0> ;
  assign m_axi_m_V_AWCACHE[2] = \<const0> ;
  assign m_axi_m_V_AWCACHE[1] = \<const1> ;
  assign m_axi_m_V_AWCACHE[0] = \<const1> ;
  assign m_axi_m_V_AWID[0] = \<const0> ;
  assign m_axi_m_V_AWLEN[7] = \<const0> ;
  assign m_axi_m_V_AWLEN[6] = \<const0> ;
  assign m_axi_m_V_AWLEN[5] = \<const0> ;
  assign m_axi_m_V_AWLEN[4] = \<const0> ;
  assign m_axi_m_V_AWLEN[3:0] = \^m_axi_m_V_AWLEN [3:0];
  assign m_axi_m_V_AWLOCK[1] = \<const0> ;
  assign m_axi_m_V_AWLOCK[0] = \<const0> ;
  assign m_axi_m_V_AWPROT[2] = \<const0> ;
  assign m_axi_m_V_AWPROT[1] = \<const0> ;
  assign m_axi_m_V_AWPROT[0] = \<const0> ;
  assign m_axi_m_V_AWQOS[3] = \<const0> ;
  assign m_axi_m_V_AWQOS[2] = \<const0> ;
  assign m_axi_m_V_AWQOS[1] = \<const0> ;
  assign m_axi_m_V_AWQOS[0] = \<const0> ;
  assign m_axi_m_V_AWREGION[3] = \<const0> ;
  assign m_axi_m_V_AWREGION[2] = \<const0> ;
  assign m_axi_m_V_AWREGION[1] = \<const0> ;
  assign m_axi_m_V_AWREGION[0] = \<const0> ;
  assign m_axi_m_V_AWSIZE[2] = \<const0> ;
  assign m_axi_m_V_AWSIZE[1] = \<const1> ;
  assign m_axi_m_V_AWSIZE[0] = \<const0> ;
  assign m_axi_m_V_AWUSER[0] = \<const0> ;
  assign m_axi_m_V_WID[0] = \<const0> ;
  assign m_axi_m_V_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  FDRE \B[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_11),
        .Q(B__0[0]),
        .R(1'b0));
  FDRE \B[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_1),
        .Q(B__0[10]),
        .R(1'b0));
  FDRE \B[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_0),
        .Q(B__0[11]),
        .R(1'b0));
  FDRE \B[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_10),
        .Q(B__0[1]),
        .R(1'b0));
  FDRE \B[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_9),
        .Q(B__0[2]),
        .R(1'b0));
  FDRE \B[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_8),
        .Q(B__0[3]),
        .R(1'b0));
  FDRE \B[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_7),
        .Q(B__0[4]),
        .R(1'b0));
  FDRE \B[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_6),
        .Q(B__0[5]),
        .R(1'b0));
  FDRE \B[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_5),
        .Q(B__0[6]),
        .R(1'b0));
  FDRE \B[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_4),
        .Q(B__0[7]),
        .R(1'b0));
  FDRE \B[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_3),
        .Q(B__0[8]),
        .R(1'b0));
  FDRE \B[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(mixer_mul_29ns_29cud_U2_n_2),
        .Q(B__0[9]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  FDRE \OP1_V_3_cast1_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[0]),
        .Q(OP1_V_3_cast1_reg_1126[0]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[10]),
        .Q(OP1_V_3_cast1_reg_1126[10]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[11]),
        .Q(OP1_V_3_cast1_reg_1126[11]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[12]),
        .Q(OP1_V_3_cast1_reg_1126[12]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[13]),
        .Q(OP1_V_3_cast1_reg_1126[13]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[14]),
        .Q(OP1_V_3_cast1_reg_1126[14]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[15]),
        .Q(OP1_V_3_cast1_reg_1126[15]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[16]),
        .Q(OP1_V_3_cast1_reg_1126[16]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[17]),
        .Q(OP1_V_3_cast1_reg_1126[17]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[18]),
        .Q(OP1_V_3_cast1_reg_1126[18]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[19]),
        .Q(OP1_V_3_cast1_reg_1126[19]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[1]),
        .Q(OP1_V_3_cast1_reg_1126[1]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[20]),
        .Q(OP1_V_3_cast1_reg_1126[20]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[21]),
        .Q(OP1_V_3_cast1_reg_1126[21]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[22]),
        .Q(OP1_V_3_cast1_reg_1126[22]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[23]),
        .Q(OP1_V_3_cast1_reg_1126[23]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[24]),
        .Q(OP1_V_3_cast1_reg_1126[24]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[25]),
        .Q(OP1_V_3_cast1_reg_1126[25]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[26]),
        .Q(OP1_V_3_cast1_reg_1126[26]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[27]),
        .Q(OP1_V_3_cast1_reg_1126[27]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[28]),
        .Q(OP1_V_3_cast1_reg_1126[28]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[29]),
        .Q(OP1_V_3_cast1_reg_1126[29]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[2]),
        .Q(OP1_V_3_cast1_reg_1126[2]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[3]),
        .Q(OP1_V_3_cast1_reg_1126[3]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[4]),
        .Q(OP1_V_3_cast1_reg_1126[4]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[5]),
        .Q(OP1_V_3_cast1_reg_1126[5]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[6]),
        .Q(OP1_V_3_cast1_reg_1126[6]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[7]),
        .Q(OP1_V_3_cast1_reg_1126[7]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[8]),
        .Q(OP1_V_3_cast1_reg_1126[8]),
        .R(1'b0));
  FDRE \OP1_V_3_cast1_reg_1126_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_reg_1086[9]),
        .Q(OP1_V_3_cast1_reg_1126[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_34),
        .Q(ap_reg_ioackin_m_V_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_m_V_WREADY_i_2
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter5),
        .O(ap_condition_658));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    ap_reg_ioackin_m_V_WREADY_i_3
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter5),
        .O(ap_reg_ioackin_m_V_WREADY_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_12),
        .Q(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[0]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[10]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[11]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[12]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[13]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[14]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[15]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[16]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[17]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[18]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[19]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[1]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[20]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[21]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[22]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[23]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[24]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[25]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[26]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[27]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[28]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[2]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[3]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[4]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[5]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[6]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[7]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[8]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_7_reg_890[9]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_890[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[0]),
        .Q(p_Val2_5_cast3_fu_327_p1[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[10]),
        .Q(p_Val2_5_cast3_fu_327_p1[37]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[11]),
        .Q(p_Val2_5_cast3_fu_327_p1[38]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[12]),
        .Q(p_Val2_5_cast3_fu_327_p1[39]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[13]),
        .Q(p_Val2_5_cast3_fu_327_p1[40]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[14]),
        .Q(p_Val2_5_cast3_fu_327_p1[41]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[15]),
        .Q(p_Val2_5_cast3_fu_327_p1[42]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[16]),
        .Q(p_Val2_5_cast3_fu_327_p1[43]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[17]),
        .Q(p_Val2_5_cast3_fu_327_p1[44]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[18]),
        .Q(p_Val2_5_cast3_fu_327_p1[45]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[19]),
        .Q(p_Val2_5_cast3_fu_327_p1[46]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[1]),
        .Q(p_Val2_5_cast3_fu_327_p1[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[20]),
        .Q(p_Val2_5_cast3_fu_327_p1[47]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[21]),
        .Q(p_Val2_5_cast3_fu_327_p1[48]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[22]),
        .Q(p_Val2_5_cast3_fu_327_p1[49]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[23]),
        .Q(p_Val2_5_cast3_fu_327_p1[50]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[24]),
        .Q(p_Val2_5_cast3_fu_327_p1[51]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[25]),
        .Q(p_Val2_5_cast3_fu_327_p1[52]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[26]),
        .Q(p_Val2_5_cast3_fu_327_p1[53]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[27]),
        .Q(p_Val2_5_cast3_fu_327_p1[54]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[28]),
        .Q(p_Val2_5_cast3_fu_327_p1[55]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[2]),
        .Q(p_Val2_5_cast3_fu_327_p1[29]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[3]),
        .Q(p_Val2_5_cast3_fu_327_p1[30]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[4]),
        .Q(p_Val2_5_cast3_fu_327_p1[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[5]),
        .Q(p_Val2_5_cast3_fu_327_p1[32]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[6]),
        .Q(p_Val2_5_cast3_fu_327_p1[33]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[7]),
        .Q(p_Val2_5_cast3_fu_327_p1[34]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[8]),
        .Q(p_Val2_5_cast3_fu_327_p1[35]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_reg_863_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_reg_863[9]),
        .Q(p_Val2_5_cast3_fu_327_p1[36]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_22_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_22_reg_968),
        .Q(ap_reg_pp0_iter2_tmp_22_reg_968),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_34_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_34_reg_979),
        .Q(ap_reg_pp0_iter2_tmp_34_reg_979),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_38_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_38_reg_990),
        .Q(ap_reg_pp0_iter2_tmp_38_reg_990),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_6_reg_957_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_6_reg_957),
        .Q(ap_reg_pp0_iter2_tmp_6_reg_957),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[0]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[10]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[11]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[12]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[13]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[14]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[15]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[16]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[17]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[18]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[19]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[1]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[20]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[21]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[22]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[23]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[24]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[25]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[26]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[27]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[28]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[2]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[3]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[4]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[5]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[6]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[7]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[8]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter1_tmp_7_reg_890[9]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_890[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[0]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[10]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[11]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[12]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[13]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[14]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[15]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[16]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[17]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[18]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[19]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[1]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[20]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[21]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[22]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[23]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[24]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[25]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[26]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[27]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[28]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[2]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[3]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[4]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[5]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[6]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[7]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[8]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_7_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[9]),
        .Q(ap_reg_pp0_iter3_tmp_7_reg_890[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[0]),
        .Q(tmp_s_fu_753_p3[56]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[10]),
        .Q(tmp_s_fu_753_p3[66]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[11]),
        .Q(tmp_s_fu_753_p3[67]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[12]),
        .Q(tmp_s_fu_753_p3[68]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[13]),
        .Q(tmp_s_fu_753_p3[69]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[14]),
        .Q(tmp_s_fu_753_p3[70]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[15]),
        .Q(tmp_s_fu_753_p3[71]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[16]),
        .Q(tmp_s_fu_753_p3[72]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[17]),
        .Q(tmp_s_fu_753_p3[73]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[18]),
        .Q(tmp_s_fu_753_p3[74]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[19]),
        .Q(tmp_s_fu_753_p3[75]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[1]),
        .Q(tmp_s_fu_753_p3[57]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[20]),
        .Q(tmp_s_fu_753_p3[76]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[21]),
        .Q(tmp_s_fu_753_p3[77]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[22]),
        .Q(tmp_s_fu_753_p3[78]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[23]),
        .Q(tmp_s_fu_753_p3[79]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[24]),
        .Q(tmp_s_fu_753_p3[80]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[25]),
        .Q(tmp_s_fu_753_p3[81]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[26]),
        .Q(tmp_s_fu_753_p3[82]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[27]),
        .Q(tmp_s_fu_753_p3[83]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[28]),
        .Q(tmp_s_fu_753_p3[84]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[2]),
        .Q(tmp_s_fu_753_p3[58]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[3]),
        .Q(tmp_s_fu_753_p3[59]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[4]),
        .Q(tmp_s_fu_753_p3[60]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[5]),
        .Q(tmp_s_fu_753_p3[61]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[6]),
        .Q(tmp_s_fu_753_p3[62]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[7]),
        .Q(tmp_s_fu_753_p3[63]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[8]),
        .Q(tmp_s_fu_753_p3[64]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_7_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(ap_reg_pp0_iter3_tmp_7_reg_890[9]),
        .Q(tmp_s_fu_753_p3[65]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi mixer_AXILiteS_s_axi_U
       (.ADDRARDADDR(mixer_m_V_m_axi_U_n_13),
        .D(regs_in_V_q0),
        .DOADO({mixer_AXILiteS_s_axi_U_n_0,mixer_AXILiteS_s_axi_U_n_1,mixer_AXILiteS_s_axi_U_n_2,mixer_AXILiteS_s_axi_U_n_3,mixer_AXILiteS_s_axi_U_n_4,mixer_AXILiteS_s_axi_U_n_5,mixer_AXILiteS_s_axi_U_n_6,mixer_AXILiteS_s_axi_U_n_7,mixer_AXILiteS_s_axi_U_n_8,mixer_AXILiteS_s_axi_U_n_9,mixer_AXILiteS_s_axi_U_n_10,mixer_AXILiteS_s_axi_U_n_11,mixer_AXILiteS_s_axi_U_n_12,mixer_AXILiteS_s_axi_U_n_13,mixer_AXILiteS_s_axi_U_n_14,mixer_AXILiteS_s_axi_U_n_15,mixer_AXILiteS_s_axi_U_n_16,mixer_AXILiteS_s_axi_U_n_17,mixer_AXILiteS_s_axi_U_n_18,mixer_AXILiteS_s_axi_U_n_19,mixer_AXILiteS_s_axi_U_n_20,mixer_AXILiteS_s_axi_U_n_21,mixer_AXILiteS_s_axi_U_n_22,mixer_AXILiteS_s_axi_U_n_23,mixer_AXILiteS_s_axi_U_n_24,mixer_AXILiteS_s_axi_U_n_25,mixer_AXILiteS_s_axi_U_n_26,mixer_AXILiteS_s_axi_U_n_27,mixer_AXILiteS_s_axi_U_n_28}),
        .DOBDO({mixer_AXILiteS_s_axi_U_n_29,mixer_AXILiteS_s_axi_U_n_30,mixer_AXILiteS_s_axi_U_n_31,mixer_AXILiteS_s_axi_U_n_32,mixer_AXILiteS_s_axi_U_n_33,mixer_AXILiteS_s_axi_U_n_34,mixer_AXILiteS_s_axi_U_n_35,mixer_AXILiteS_s_axi_U_n_36,mixer_AXILiteS_s_axi_U_n_37,mixer_AXILiteS_s_axi_U_n_38,mixer_AXILiteS_s_axi_U_n_39,mixer_AXILiteS_s_axi_U_n_40,mixer_AXILiteS_s_axi_U_n_41,mixer_AXILiteS_s_axi_U_n_42,mixer_AXILiteS_s_axi_U_n_43,mixer_AXILiteS_s_axi_U_n_44,mixer_AXILiteS_s_axi_U_n_45,mixer_AXILiteS_s_axi_U_n_46,mixer_AXILiteS_s_axi_U_n_47,mixer_AXILiteS_s_axi_U_n_48,mixer_AXILiteS_s_axi_U_n_49,mixer_AXILiteS_s_axi_U_n_50,mixer_AXILiteS_s_axi_U_n_51,mixer_AXILiteS_s_axi_U_n_52,mixer_AXILiteS_s_axi_U_n_53,mixer_AXILiteS_s_axi_U_n_54,mixer_AXILiteS_s_axi_U_n_55,mixer_AXILiteS_s_axi_U_n_56,mixer_AXILiteS_s_axi_U_n_57,mixer_AXILiteS_s_axi_U_n_58,mixer_AXILiteS_s_axi_U_n_59,mixer_AXILiteS_s_axi_U_n_60}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[5] (mixer_m_V_m_axi_U_n_1),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg_n_0),
        .ap_enable_reg_pp0_iter7_reg(ap_enable_reg_pp0_iter7_reg_n_0),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .ce5(ce5),
        .int_ap_idle_reg_0(mixer_AXILiteS_s_axi_U_n_96),
        .int_regs_in_V_ce1(int_regs_in_V_ce1),
        .interrupt(interrupt),
        .m_V_BVALID(m_V_BVALID),
        .out({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_i_5 (\rdata_reg[1]_i_5_n_0 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_i_2 (\rdata_reg[2]_i_2_n_0 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[3]_i_2 (\rdata_reg[3]_i_2_n_0 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4_n_0 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\tmp_7_reg_890_reg[0]_i_2 (\tmp_7_reg_890_reg[0]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[10]_i_2 (\tmp_7_reg_890_reg[10]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[11]_i_2 (\tmp_7_reg_890_reg[11]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[12]_i_2 (\tmp_7_reg_890_reg[12]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[13]_i_2 (\tmp_7_reg_890_reg[13]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[14]_i_2 (\tmp_7_reg_890_reg[14]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[15]_i_2 (\tmp_7_reg_890_reg[15]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[16]_i_2 (\tmp_7_reg_890_reg[16]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[17]_i_2 (\tmp_7_reg_890_reg[17]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[18]_i_2 (\tmp_7_reg_890_reg[18]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[19]_i_2 (\tmp_7_reg_890_reg[19]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[1]_i_2 (\tmp_7_reg_890_reg[1]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[20]_i_2 (\tmp_7_reg_890_reg[20]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[21]_i_2 (\tmp_7_reg_890_reg[21]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[22]_i_2 (\tmp_7_reg_890_reg[22]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[23]_i_2 (\tmp_7_reg_890_reg[23]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[24]_i_2 (\tmp_7_reg_890_reg[24]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[25]_i_2 (\tmp_7_reg_890_reg[25]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[26]_i_2 (\tmp_7_reg_890_reg[26]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[27]_i_2 (\tmp_7_reg_890_reg[27]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[28]_i_3 (\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .\tmp_7_reg_890_reg[28]_i_4 (\tmp_7_reg_890_reg[28]_i_4_n_0 ),
        .\tmp_7_reg_890_reg[2]_i_2 (\tmp_7_reg_890_reg[2]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[3]_i_2 (\tmp_7_reg_890_reg[3]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[4]_i_2 (\tmp_7_reg_890_reg[4]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[5]_i_2 (\tmp_7_reg_890_reg[5]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[6]_i_2 (\tmp_7_reg_890_reg[6]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[7]_i_2 (\tmp_7_reg_890_reg[7]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[8]_i_2 (\tmp_7_reg_890_reg[8]_i_2_n_0 ),
        .\tmp_7_reg_890_reg[9]_i_2 (\tmp_7_reg_890_reg[9]_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW mixer_add_85ns_85lbW_U19
       (.D(grp_fu_760_p2),
        .E(grp_fu_477_ce),
        .Q(tmp_s_fu_753_p3),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .\tmp_15_cast_reg_1196_reg[84] (tmp_15_cast_reg_1196));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_0 mixer_add_85ns_85lbW_U20
       (.D(grp_fu_765_p2),
        .E(grp_fu_477_ce),
        .Q(tmp_116_1_cast_reg_1201),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_1 mixer_add_85ns_85lbW_U21
       (.D(grp_fu_797_p2),
        .E(grp_fu_797_ce),
        .Q(p_Val2_9_2_reg_1237),
        .ain_s1(ain_s1_0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_2 mixer_add_85ns_85lbW_U22
       (.D(grp_fu_801_p2),
        .E(grp_fu_797_ce),
        .Q(tmp_s_reg_1206),
        .ain_s1(ain_s1_0),
        .ap_clk(ap_clk),
        .\p_Val2_9_3_reg_1242_reg[84] (p_Val2_9_3_reg_1242));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_3 mixer_add_85ns_85lbW_U23
       (.D(grp_fu_805_p2),
        .E(grp_fu_797_ce),
        .Q(tmp_116_4_cast_reg_1247),
        .ain_s1(ain_s1_0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_4 mixer_add_85ns_85lbW_U24
       (.D(grp_fu_839_p2),
        .E(grp_fu_839_ce),
        .Q(tmp_116_5_cast_reg_1252),
        .ap_clk(ap_clk),
        .\tmp_s_reg_1206_reg[84] (tmp_s_reg_1206));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi mixer_m_V_m_axi_U
       (.ADDRARDADDR(mixer_m_V_m_axi_U_n_13),
        .AWLEN(\^m_axi_m_V_AWLEN ),
        .D(ap_NS_fsm),
        .E(grp_fu_477_ce),
        .OP1_V_3_cast1_reg_11260(OP1_V_3_cast1_reg_11260),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .\ain_s1_reg[14] (grp_fu_839_ce),
        .\ap_CS_fsm_reg[4] (ap_reg_ioackin_m_V_WREADY_i_3_n_0),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_condition_658(ap_condition_658),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter3_reg(mixer_AXILiteS_s_axi_U_n_96),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(mixer_m_V_m_axi_U_n_1),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg_n_0),
        .ap_enable_reg_pp0_iter7_reg(mixer_m_V_m_axi_U_n_0),
        .ap_enable_reg_pp0_iter7_reg_0(ap_enable_reg_pp0_iter7_reg_n_0),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY_reg(mixer_m_V_m_axi_U_n_34),
        .ap_reg_ioackin_m_V_WREADY_reg(mixer_m_V_m_axi_U_n_12),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .ap_reg_pp0_iter2_tmp_22_reg_968(ap_reg_pp0_iter2_tmp_22_reg_968),
        .ap_reg_pp0_iter2_tmp_34_reg_979(ap_reg_pp0_iter2_tmp_34_reg_979),
        .ap_reg_pp0_iter2_tmp_38_reg_990(ap_reg_pp0_iter2_tmp_38_reg_990),
        .ap_reg_pp0_iter2_tmp_6_reg_957(ap_reg_pp0_iter2_tmp_6_reg_957),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (grp_fu_512_ce),
        .\bin_s1_reg[11] (grp_fu_797_ce),
        .ce1(ce1),
        .ce113_out(ce113_out),
        .ce2(ce2),
        .ce5(ce5),
        .grp_fu_240_ce(grp_fu_240_ce),
        .m_V_BVALID(m_V_BVALID),
        .m_axi_m_V_AWADDR(\^m_axi_m_V_AWADDR ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\neg_mul1_reg_1056_reg[61] (neg_mul1_reg_10560),
        .\neg_mul2_reg_1071_reg[61] (neg_mul2_reg_10710),
        .\neg_mul7_reg_1076_reg[61] (neg_mul7_reg_10760),
        .\neg_mul_reg_1081_reg[61] (neg_mul_reg_10810),
        .\neg_ti1_reg_1066_reg[0] (neg_ti1_reg_10660),
        .\neg_ti2_reg_1101_reg[0] (neg_ti2_reg_11010),
        .\neg_ti3_reg_1111_reg[0] (neg_ti3_reg_11110),
        .\neg_ti_reg_1121_reg[0] (neg_ti_reg_11210),
        .\reg_228_reg[0] (reg_2280),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\tmp_13_1_reg_1232_reg[31] (tmp_13_1_reg_1232),
        .\tmp_13_2_reg_1257_reg[31] (tmp_13_2_reg_1257),
        .\tmp_13_3_reg_1262_reg[31] (tmp_13_3_reg_1262),
        .\tmp_13_4_reg_1267_reg[31] (tmp_13_4_reg_1267),
        .\tmp_13_5_reg_1272_reg[31] (tmp_13_5_reg_1272),
        .\tmp_4_reg_1216_reg[31] (tmp_4_reg_1216),
        .\tmp_7_reg_890_reg[0] (tmp_7_reg_8900),
        .\tmp_reg_863_reg[0] (regs_in_V_ce03));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29bkb mixer_mul_29ns_29bkb_U1
       (.D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg ),
        .Q(tmp_4_cast_fu_267_p1),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29cud mixer_mul_29ns_29cud_U2
       (.\B[11] (B__0),
        .D({mixer_mul_29ns_29cud_U2_n_0,mixer_mul_29ns_29cud_U2_n_1,mixer_mul_29ns_29cud_U2_n_2,mixer_mul_29ns_29cud_U2_n_3,mixer_mul_29ns_29cud_U2_n_4,mixer_mul_29ns_29cud_U2_n_5,mixer_mul_29ns_29cud_U2_n_6,mixer_mul_29ns_29cud_U2_n_7,mixer_mul_29ns_29cud_U2_n_8,mixer_mul_29ns_29cud_U2_n_9,mixer_mul_29ns_29cud_U2_n_10,mixer_mul_29ns_29cud_U2_n_11}),
        .Q(tmp_4_cast_fu_267_p1),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .\p_Val2_6_2_reg_927_reg[56] ({grp_fu_246_p2,buff4_reg}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_57njbC mixer_mul_30s_57njbC_U14
       (.D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg ),
        .\OP1_V_3_cast1_reg_1126_reg[29] (OP1_V_3_cast1_reg_1126),
        .Q(tmp_21_reg_1156),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_58skbM mixer_mul_30s_58skbM_U17
       (.D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg ),
        .\OP1_V_3_cast1_reg_1126_reg[29] (OP1_V_3_cast1_reg_1126),
        .Q(tmp_12_reg_1171),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs mixer_mul_30s_59sibs_U13
       (.D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg ),
        .Q(tmp_2_reg_1091),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .\r_V_reg_1086_reg[29] (r_V_reg_1086));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_5 mixer_mul_30s_59sibs_U15
       (.D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 ),
        .\OP1_V_3_cast1_reg_1126_reg[29] (OP1_V_3_cast1_reg_1126),
        .Q(tmp_8_reg_1141),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_6 mixer_mul_30s_59sibs_U16
       (.D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 ),
        .\OP1_V_3_cast1_reg_1126_reg[29] (OP1_V_3_cast1_reg_1126),
        .Q(tmp_10_reg_1146),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_7 mixer_mul_30s_59sibs_U18
       (.D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 ),
        .\OP1_V_3_cast1_reg_1126_reg[29] (OP1_V_3_cast1_reg_1126),
        .Q(tmp_15_reg_1151),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe mixer_mul_58ns_60dEe_U3
       (.D(buff16),
        .Q({\r_V_2_tr_1_tr_reg_901_reg_n_0_[57] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[56] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[55] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[54] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[53] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[52] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[51] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[50] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[49] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[48] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[47] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[46] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[45] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[44] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[43] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[42] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[41] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[40] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[39] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[38] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[37] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[36] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[35] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[34] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[33] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[32] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[31] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[30] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[29] ,\r_V_2_tr_1_tr_reg_901_reg_n_0_[28] }),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe_8 mixer_mul_58ns_60dEe_U4
       (.D({mixer_mul_58ns_60dEe_U4_n_0,mixer_mul_58ns_60dEe_U4_n_1,mixer_mul_58ns_60dEe_U4_n_2,mixer_mul_58ns_60dEe_U4_n_3,mixer_mul_58ns_60dEe_U4_n_4,mixer_mul_58ns_60dEe_U4_n_5,mixer_mul_58ns_60dEe_U4_n_6,mixer_mul_58ns_60dEe_U4_n_7,mixer_mul_58ns_60dEe_U4_n_8,mixer_mul_58ns_60dEe_U4_n_9,mixer_mul_58ns_60dEe_U4_n_10,mixer_mul_58ns_60dEe_U4_n_11,mixer_mul_58ns_60dEe_U4_n_12,mixer_mul_58ns_60dEe_U4_n_13,mixer_mul_58ns_60dEe_U4_n_14,mixer_mul_58ns_60dEe_U4_n_15,mixer_mul_58ns_60dEe_U4_n_16,mixer_mul_58ns_60dEe_U4_n_17,mixer_mul_58ns_60dEe_U4_n_18,mixer_mul_58ns_60dEe_U4_n_19,mixer_mul_58ns_60dEe_U4_n_20,mixer_mul_58ns_60dEe_U4_n_21,mixer_mul_58ns_60dEe_U4_n_22,mixer_mul_58ns_60dEe_U4_n_23,mixer_mul_58ns_60dEe_U4_n_24,mixer_mul_58ns_60dEe_U4_n_25,mixer_mul_58ns_60dEe_U4_n_26,mixer_mul_58ns_60dEe_U4_n_27,mixer_mul_58ns_60dEe_U4_n_28,mixer_mul_58ns_60dEe_U4_n_29,mixer_mul_58ns_60dEe_U4_n_30,mixer_mul_58ns_60dEe_U4_n_31,mixer_mul_58ns_60dEe_U4_n_32,mixer_mul_58ns_60dEe_U4_n_33,mixer_mul_58ns_60dEe_U4_n_34,mixer_mul_58ns_60dEe_U4_n_35,mixer_mul_58ns_60dEe_U4_n_36,mixer_mul_58ns_60dEe_U4_n_37,mixer_mul_58ns_60dEe_U4_n_38,mixer_mul_58ns_60dEe_U4_n_39,mixer_mul_58ns_60dEe_U4_n_40,mixer_mul_58ns_60dEe_U4_n_41,mixer_mul_58ns_60dEe_U4_n_42,mixer_mul_58ns_60dEe_U4_n_43,mixer_mul_58ns_60dEe_U4_n_44,mixer_mul_58ns_60dEe_U4_n_45,mixer_mul_58ns_60dEe_U4_n_46,mixer_mul_58ns_60dEe_U4_n_47,mixer_mul_58ns_60dEe_U4_n_48,mixer_mul_58ns_60dEe_U4_n_49,mixer_mul_58ns_60dEe_U4_n_50,mixer_mul_58ns_60dEe_U4_n_51,mixer_mul_58ns_60dEe_U4_n_52,mixer_mul_58ns_60dEe_U4_n_53,mixer_mul_58ns_60dEe_U4_n_54,mixer_mul_58ns_60dEe_U4_n_55,mixer_mul_58ns_60dEe_U4_n_56}),
        .Q(grp_fu_314_p0),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg mixer_mul_59s_61neOg_U5
       (.ap_clk(ap_clk),
        .buff4(buff4),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0({tmp_6_reg_957,r_V_2_tr_0_tr_reg_952}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg_9 mixer_mul_59s_61neOg_U8
       (.D({mixer_mul_59s_61neOg_U8_n_0,mixer_mul_59s_61neOg_U8_n_1,mixer_mul_59s_61neOg_U8_n_2,mixer_mul_59s_61neOg_U8_n_3,mixer_mul_59s_61neOg_U8_n_4,mixer_mul_59s_61neOg_U8_n_5,mixer_mul_59s_61neOg_U8_n_6,mixer_mul_59s_61neOg_U8_n_7,mixer_mul_59s_61neOg_U8_n_8,mixer_mul_59s_61neOg_U8_n_9,mixer_mul_59s_61neOg_U8_n_10,mixer_mul_59s_61neOg_U8_n_11,mixer_mul_59s_61neOg_U8_n_12,mixer_mul_59s_61neOg_U8_n_13,mixer_mul_59s_61neOg_U8_n_14,mixer_mul_59s_61neOg_U8_n_15,mixer_mul_59s_61neOg_U8_n_16,mixer_mul_59s_61neOg_U8_n_17,mixer_mul_59s_61neOg_U8_n_18,mixer_mul_59s_61neOg_U8_n_19,mixer_mul_59s_61neOg_U8_n_20,mixer_mul_59s_61neOg_U8_n_21,mixer_mul_59s_61neOg_U8_n_22,mixer_mul_59s_61neOg_U8_n_23,mixer_mul_59s_61neOg_U8_n_24,mixer_mul_59s_61neOg_U8_n_25,mixer_mul_59s_61neOg_U8_n_26,mixer_mul_59s_61neOg_U8_n_27,mixer_mul_59s_61neOg_U8_n_28,mixer_mul_59s_61neOg_U8_n_29,mixer_mul_59s_61neOg_U8_n_30,mixer_mul_59s_61neOg_U8_n_31,mixer_mul_59s_61neOg_U8_n_32,mixer_mul_59s_61neOg_U8_n_33,mixer_mul_59s_61neOg_U8_n_34,mixer_mul_59s_61neOg_U8_n_35,mixer_mul_59s_61neOg_U8_n_36,mixer_mul_59s_61neOg_U8_n_37,mixer_mul_59s_61neOg_U8_n_38,mixer_mul_59s_61neOg_U8_n_39,mixer_mul_59s_61neOg_U8_n_40,mixer_mul_59s_61neOg_U8_n_41,mixer_mul_59s_61neOg_U8_n_42,mixer_mul_59s_61neOg_U8_n_43,mixer_mul_59s_61neOg_U8_n_44,mixer_mul_59s_61neOg_U8_n_45,mixer_mul_59s_61neOg_U8_n_46,mixer_mul_59s_61neOg_U8_n_47,mixer_mul_59s_61neOg_U8_n_48,mixer_mul_59s_61neOg_U8_n_49,mixer_mul_59s_61neOg_U8_n_50,mixer_mul_59s_61neOg_U8_n_51,mixer_mul_59s_61neOg_U8_n_52,mixer_mul_59s_61neOg_U8_n_53,mixer_mul_59s_61neOg_U8_n_54,mixer_mul_59s_61neOg_U8_n_55,mixer_mul_59s_61neOg_U8_n_56,mixer_mul_59s_61neOg_U8_n_57,mixer_mul_59s_61neOg_U8_n_58,mixer_mul_59s_61neOg_U8_n_59,mixer_mul_59s_61neOg_U8_n_60}),
        .Q({mixer_mul_59s_61neOg_U8_n_61,mixer_mul_59s_61neOg_U8_n_62,mixer_mul_59s_61neOg_U8_n_63,mixer_mul_59s_61neOg_U8_n_64,mixer_mul_59s_61neOg_U8_n_65,mixer_mul_59s_61neOg_U8_n_66,mixer_mul_59s_61neOg_U8_n_67,mixer_mul_59s_61neOg_U8_n_68,mixer_mul_59s_61neOg_U8_n_69,mixer_mul_59s_61neOg_U8_n_70,mixer_mul_59s_61neOg_U8_n_71,mixer_mul_59s_61neOg_U8_n_72,mixer_mul_59s_61neOg_U8_n_73,mixer_mul_59s_61neOg_U8_n_74,mixer_mul_59s_61neOg_U8_n_75,mixer_mul_59s_61neOg_U8_n_76,mixer_mul_59s_61neOg_U8_n_77,mixer_mul_59s_61neOg_U8_n_78,mixer_mul_59s_61neOg_U8_n_79,mixer_mul_59s_61neOg_U8_n_80,mixer_mul_59s_61neOg_U8_n_81,mixer_mul_59s_61neOg_U8_n_82,mixer_mul_59s_61neOg_U8_n_83,mixer_mul_59s_61neOg_U8_n_84,mixer_mul_59s_61neOg_U8_n_85,mixer_mul_59s_61neOg_U8_n_86,mixer_mul_59s_61neOg_U8_n_87,mixer_mul_59s_61neOg_U8_n_88,mixer_mul_59s_61neOg_U8_n_89,mixer_mul_59s_61neOg_U8_n_90,mixer_mul_59s_61neOg_U8_n_91,mixer_mul_59s_61neOg_U8_n_92,mixer_mul_59s_61neOg_U8_n_93,mixer_mul_59s_61neOg_U8_n_94,mixer_mul_59s_61neOg_U8_n_95,mixer_mul_59s_61neOg_U8_n_96,mixer_mul_59s_61neOg_U8_n_97,mixer_mul_59s_61neOg_U8_n_98,mixer_mul_59s_61neOg_U8_n_99,mixer_mul_59s_61neOg_U8_n_100,mixer_mul_59s_61neOg_U8_n_101,mixer_mul_59s_61neOg_U8_n_102,mixer_mul_59s_61neOg_U8_n_103,mixer_mul_59s_61neOg_U8_n_104,mixer_mul_59s_61neOg_U8_n_105,mixer_mul_59s_61neOg_U8_n_106,mixer_mul_59s_61neOg_U8_n_107,mixer_mul_59s_61neOg_U8_n_108,mixer_mul_59s_61neOg_U8_n_109,mixer_mul_59s_61neOg_U8_n_110,mixer_mul_59s_61neOg_U8_n_111,mixer_mul_59s_61neOg_U8_n_112,mixer_mul_59s_61neOg_U8_n_113,mixer_mul_59s_61neOg_U8_n_114,mixer_mul_59s_61neOg_U8_n_115,mixer_mul_59s_61neOg_U8_n_116,mixer_mul_59s_61neOg_U8_n_117,mixer_mul_59s_61neOg_U8_n_118}),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0({tmp_38_reg_990,r_V_2_tr_5_tr_reg_985}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi mixer_mul_59s_61nfYi_U6
       (.D({mixer_mul_59s_61nfYi_U6_n_0,mixer_mul_59s_61nfYi_U6_n_1,mixer_mul_59s_61nfYi_U6_n_2,mixer_mul_59s_61nfYi_U6_n_3,mixer_mul_59s_61nfYi_U6_n_4,mixer_mul_59s_61nfYi_U6_n_5,mixer_mul_59s_61nfYi_U6_n_6,mixer_mul_59s_61nfYi_U6_n_7,mixer_mul_59s_61nfYi_U6_n_8,mixer_mul_59s_61nfYi_U6_n_9,mixer_mul_59s_61nfYi_U6_n_10,mixer_mul_59s_61nfYi_U6_n_11,mixer_mul_59s_61nfYi_U6_n_12,mixer_mul_59s_61nfYi_U6_n_13,mixer_mul_59s_61nfYi_U6_n_14,mixer_mul_59s_61nfYi_U6_n_15,mixer_mul_59s_61nfYi_U6_n_16,mixer_mul_59s_61nfYi_U6_n_17,mixer_mul_59s_61nfYi_U6_n_18,mixer_mul_59s_61nfYi_U6_n_19,mixer_mul_59s_61nfYi_U6_n_20,mixer_mul_59s_61nfYi_U6_n_21,mixer_mul_59s_61nfYi_U6_n_22,mixer_mul_59s_61nfYi_U6_n_23,mixer_mul_59s_61nfYi_U6_n_24,mixer_mul_59s_61nfYi_U6_n_25,mixer_mul_59s_61nfYi_U6_n_26,mixer_mul_59s_61nfYi_U6_n_27,mixer_mul_59s_61nfYi_U6_n_28,mixer_mul_59s_61nfYi_U6_n_29,mixer_mul_59s_61nfYi_U6_n_30,mixer_mul_59s_61nfYi_U6_n_31,mixer_mul_59s_61nfYi_U6_n_32,mixer_mul_59s_61nfYi_U6_n_33,mixer_mul_59s_61nfYi_U6_n_34,mixer_mul_59s_61nfYi_U6_n_35,mixer_mul_59s_61nfYi_U6_n_36,mixer_mul_59s_61nfYi_U6_n_37,mixer_mul_59s_61nfYi_U6_n_38,mixer_mul_59s_61nfYi_U6_n_39,mixer_mul_59s_61nfYi_U6_n_40,mixer_mul_59s_61nfYi_U6_n_41,mixer_mul_59s_61nfYi_U6_n_42,mixer_mul_59s_61nfYi_U6_n_43,mixer_mul_59s_61nfYi_U6_n_44,mixer_mul_59s_61nfYi_U6_n_45,mixer_mul_59s_61nfYi_U6_n_46,mixer_mul_59s_61nfYi_U6_n_47,mixer_mul_59s_61nfYi_U6_n_48,mixer_mul_59s_61nfYi_U6_n_49,mixer_mul_59s_61nfYi_U6_n_50,mixer_mul_59s_61nfYi_U6_n_51,mixer_mul_59s_61nfYi_U6_n_52,mixer_mul_59s_61nfYi_U6_n_53,mixer_mul_59s_61nfYi_U6_n_54,mixer_mul_59s_61nfYi_U6_n_55,mixer_mul_59s_61nfYi_U6_n_56,mixer_mul_59s_61nfYi_U6_n_57,mixer_mul_59s_61nfYi_U6_n_58,mixer_mul_59s_61nfYi_U6_n_59,mixer_mul_59s_61nfYi_U6_n_60}),
        .Q({mixer_mul_59s_61nfYi_U6_n_61,mixer_mul_59s_61nfYi_U6_n_62,mixer_mul_59s_61nfYi_U6_n_63,mixer_mul_59s_61nfYi_U6_n_64,mixer_mul_59s_61nfYi_U6_n_65,mixer_mul_59s_61nfYi_U6_n_66,mixer_mul_59s_61nfYi_U6_n_67,mixer_mul_59s_61nfYi_U6_n_68,mixer_mul_59s_61nfYi_U6_n_69,mixer_mul_59s_61nfYi_U6_n_70,mixer_mul_59s_61nfYi_U6_n_71,mixer_mul_59s_61nfYi_U6_n_72,mixer_mul_59s_61nfYi_U6_n_73,mixer_mul_59s_61nfYi_U6_n_74,mixer_mul_59s_61nfYi_U6_n_75,mixer_mul_59s_61nfYi_U6_n_76,mixer_mul_59s_61nfYi_U6_n_77,mixer_mul_59s_61nfYi_U6_n_78,mixer_mul_59s_61nfYi_U6_n_79,mixer_mul_59s_61nfYi_U6_n_80,mixer_mul_59s_61nfYi_U6_n_81,mixer_mul_59s_61nfYi_U6_n_82,mixer_mul_59s_61nfYi_U6_n_83,mixer_mul_59s_61nfYi_U6_n_84,mixer_mul_59s_61nfYi_U6_n_85,mixer_mul_59s_61nfYi_U6_n_86,mixer_mul_59s_61nfYi_U6_n_87,mixer_mul_59s_61nfYi_U6_n_88,mixer_mul_59s_61nfYi_U6_n_89,mixer_mul_59s_61nfYi_U6_n_90,mixer_mul_59s_61nfYi_U6_n_91,mixer_mul_59s_61nfYi_U6_n_92,mixer_mul_59s_61nfYi_U6_n_93,mixer_mul_59s_61nfYi_U6_n_94,mixer_mul_59s_61nfYi_U6_n_95,mixer_mul_59s_61nfYi_U6_n_96,mixer_mul_59s_61nfYi_U6_n_97,mixer_mul_59s_61nfYi_U6_n_98,mixer_mul_59s_61nfYi_U6_n_99,mixer_mul_59s_61nfYi_U6_n_100,mixer_mul_59s_61nfYi_U6_n_101,mixer_mul_59s_61nfYi_U6_n_102,mixer_mul_59s_61nfYi_U6_n_103,mixer_mul_59s_61nfYi_U6_n_104,mixer_mul_59s_61nfYi_U6_n_105,mixer_mul_59s_61nfYi_U6_n_106,mixer_mul_59s_61nfYi_U6_n_107,mixer_mul_59s_61nfYi_U6_n_108,mixer_mul_59s_61nfYi_U6_n_109,mixer_mul_59s_61nfYi_U6_n_110,mixer_mul_59s_61nfYi_U6_n_111,mixer_mul_59s_61nfYi_U6_n_112,mixer_mul_59s_61nfYi_U6_n_113,mixer_mul_59s_61nfYi_U6_n_114,mixer_mul_59s_61nfYi_U6_n_115,mixer_mul_59s_61nfYi_U6_n_116,mixer_mul_59s_61nfYi_U6_n_117}),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0({tmp_22_reg_968,r_V_2_tr_2_tr_reg_963}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi_10 mixer_mul_59s_61nfYi_U7
       (.D({mixer_mul_59s_61nfYi_U7_n_0,mixer_mul_59s_61nfYi_U7_n_1,mixer_mul_59s_61nfYi_U7_n_2,mixer_mul_59s_61nfYi_U7_n_3,mixer_mul_59s_61nfYi_U7_n_4,mixer_mul_59s_61nfYi_U7_n_5,mixer_mul_59s_61nfYi_U7_n_6,mixer_mul_59s_61nfYi_U7_n_7,mixer_mul_59s_61nfYi_U7_n_8,mixer_mul_59s_61nfYi_U7_n_9,mixer_mul_59s_61nfYi_U7_n_10,mixer_mul_59s_61nfYi_U7_n_11,mixer_mul_59s_61nfYi_U7_n_12,mixer_mul_59s_61nfYi_U7_n_13,mixer_mul_59s_61nfYi_U7_n_14,mixer_mul_59s_61nfYi_U7_n_15,mixer_mul_59s_61nfYi_U7_n_16,mixer_mul_59s_61nfYi_U7_n_17,mixer_mul_59s_61nfYi_U7_n_18,mixer_mul_59s_61nfYi_U7_n_19,mixer_mul_59s_61nfYi_U7_n_20,mixer_mul_59s_61nfYi_U7_n_21,mixer_mul_59s_61nfYi_U7_n_22,mixer_mul_59s_61nfYi_U7_n_23,mixer_mul_59s_61nfYi_U7_n_24,mixer_mul_59s_61nfYi_U7_n_25,mixer_mul_59s_61nfYi_U7_n_26,mixer_mul_59s_61nfYi_U7_n_27,mixer_mul_59s_61nfYi_U7_n_28,mixer_mul_59s_61nfYi_U7_n_29,mixer_mul_59s_61nfYi_U7_n_30,mixer_mul_59s_61nfYi_U7_n_31,mixer_mul_59s_61nfYi_U7_n_32,mixer_mul_59s_61nfYi_U7_n_33,mixer_mul_59s_61nfYi_U7_n_34,mixer_mul_59s_61nfYi_U7_n_35,mixer_mul_59s_61nfYi_U7_n_36,mixer_mul_59s_61nfYi_U7_n_37,mixer_mul_59s_61nfYi_U7_n_38,mixer_mul_59s_61nfYi_U7_n_39,mixer_mul_59s_61nfYi_U7_n_40,mixer_mul_59s_61nfYi_U7_n_41,mixer_mul_59s_61nfYi_U7_n_42,mixer_mul_59s_61nfYi_U7_n_43,mixer_mul_59s_61nfYi_U7_n_44,mixer_mul_59s_61nfYi_U7_n_45,mixer_mul_59s_61nfYi_U7_n_46,mixer_mul_59s_61nfYi_U7_n_47,mixer_mul_59s_61nfYi_U7_n_48,mixer_mul_59s_61nfYi_U7_n_49,mixer_mul_59s_61nfYi_U7_n_50,mixer_mul_59s_61nfYi_U7_n_51,mixer_mul_59s_61nfYi_U7_n_52,mixer_mul_59s_61nfYi_U7_n_53,mixer_mul_59s_61nfYi_U7_n_54,mixer_mul_59s_61nfYi_U7_n_55,mixer_mul_59s_61nfYi_U7_n_56,mixer_mul_59s_61nfYi_U7_n_57,mixer_mul_59s_61nfYi_U7_n_58,mixer_mul_59s_61nfYi_U7_n_59,mixer_mul_59s_61nfYi_U7_n_60}),
        .Q({mixer_mul_59s_61nfYi_U7_n_61,mixer_mul_59s_61nfYi_U7_n_62,mixer_mul_59s_61nfYi_U7_n_63,mixer_mul_59s_61nfYi_U7_n_64,mixer_mul_59s_61nfYi_U7_n_65,mixer_mul_59s_61nfYi_U7_n_66,mixer_mul_59s_61nfYi_U7_n_67,mixer_mul_59s_61nfYi_U7_n_68,mixer_mul_59s_61nfYi_U7_n_69,mixer_mul_59s_61nfYi_U7_n_70,mixer_mul_59s_61nfYi_U7_n_71,mixer_mul_59s_61nfYi_U7_n_72,mixer_mul_59s_61nfYi_U7_n_73,mixer_mul_59s_61nfYi_U7_n_74,mixer_mul_59s_61nfYi_U7_n_75,mixer_mul_59s_61nfYi_U7_n_76,mixer_mul_59s_61nfYi_U7_n_77,mixer_mul_59s_61nfYi_U7_n_78,mixer_mul_59s_61nfYi_U7_n_79,mixer_mul_59s_61nfYi_U7_n_80,mixer_mul_59s_61nfYi_U7_n_81,mixer_mul_59s_61nfYi_U7_n_82,mixer_mul_59s_61nfYi_U7_n_83,mixer_mul_59s_61nfYi_U7_n_84,mixer_mul_59s_61nfYi_U7_n_85,mixer_mul_59s_61nfYi_U7_n_86,mixer_mul_59s_61nfYi_U7_n_87,mixer_mul_59s_61nfYi_U7_n_88,mixer_mul_59s_61nfYi_U7_n_89,mixer_mul_59s_61nfYi_U7_n_90,mixer_mul_59s_61nfYi_U7_n_91,mixer_mul_59s_61nfYi_U7_n_92,mixer_mul_59s_61nfYi_U7_n_93,mixer_mul_59s_61nfYi_U7_n_94,mixer_mul_59s_61nfYi_U7_n_95,mixer_mul_59s_61nfYi_U7_n_96,mixer_mul_59s_61nfYi_U7_n_97,mixer_mul_59s_61nfYi_U7_n_98,mixer_mul_59s_61nfYi_U7_n_99,mixer_mul_59s_61nfYi_U7_n_100,mixer_mul_59s_61nfYi_U7_n_101,mixer_mul_59s_61nfYi_U7_n_102,mixer_mul_59s_61nfYi_U7_n_103,mixer_mul_59s_61nfYi_U7_n_104,mixer_mul_59s_61nfYi_U7_n_105,mixer_mul_59s_61nfYi_U7_n_106,mixer_mul_59s_61nfYi_U7_n_107,mixer_mul_59s_61nfYi_U7_n_108,mixer_mul_59s_61nfYi_U7_n_109,mixer_mul_59s_61nfYi_U7_n_110,mixer_mul_59s_61nfYi_U7_n_111,mixer_mul_59s_61nfYi_U7_n_112,mixer_mul_59s_61nfYi_U7_n_113,mixer_mul_59s_61nfYi_U7_n_114,mixer_mul_59s_61nfYi_U7_n_115,mixer_mul_59s_61nfYi_U7_n_116,mixer_mul_59s_61nfYi_U7_n_117}),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0({tmp_34_reg_979,r_V_2_tr_3_tr_reg_974}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi mixer_sub_118ns_1hbi_U10
       (.D(tmp_33_reg_1031),
        .E(grp_fu_512_ce),
        .Q(mul4_reg_1026),
        .ap_clk(ap_clk),
        .s(grp_fu_512_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_11 mixer_sub_118ns_1hbi_U11
       (.D(tmp_36_reg_1041),
        .E(grp_fu_512_ce),
        .Q(mul6_reg_1036),
        .ap_clk(ap_clk),
        .s(grp_fu_517_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j mixer_sub_119ns_1g8j_U12
       (.D(tmp_40_reg_1051),
        .E(grp_fu_512_ce),
        .Q(mul_reg_1046),
        .ap_clk(ap_clk),
        .s(grp_fu_522_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_12 mixer_sub_119ns_1g8j_U9
       (.D(tmp_18_reg_1021),
        .E(grp_fu_477_ce),
        .Q(mul1_reg_1016),
        .ap_clk(ap_clk),
        .s(grp_fu_477_p2));
  FDRE \mul1_reg_1016_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[0]),
        .Q(mul1_reg_1016[0]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[10]),
        .Q(mul1_reg_1016[10]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[11]),
        .Q(mul1_reg_1016[11]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[12]),
        .Q(mul1_reg_1016[12]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[13]),
        .Q(mul1_reg_1016[13]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[14]),
        .Q(mul1_reg_1016[14]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[15]),
        .Q(mul1_reg_1016[15]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[16]),
        .Q(mul1_reg_1016[16]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[17]),
        .Q(mul1_reg_1016[17]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[18]),
        .Q(mul1_reg_1016[18]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[19]),
        .Q(mul1_reg_1016[19]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[1]),
        .Q(mul1_reg_1016[1]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[20]),
        .Q(mul1_reg_1016[20]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[21]),
        .Q(mul1_reg_1016[21]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[22]),
        .Q(mul1_reg_1016[22]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[23]),
        .Q(mul1_reg_1016[23]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[24]),
        .Q(mul1_reg_1016[24]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[25]),
        .Q(mul1_reg_1016[25]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[26]),
        .Q(mul1_reg_1016[26]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[27]),
        .Q(mul1_reg_1016[27]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[28]),
        .Q(mul1_reg_1016[28]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[29]),
        .Q(mul1_reg_1016[29]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[2]),
        .Q(mul1_reg_1016[2]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[30]),
        .Q(mul1_reg_1016[30]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[31]),
        .Q(mul1_reg_1016[31]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[32]),
        .Q(mul1_reg_1016[32]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[33]),
        .Q(mul1_reg_1016[33]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[34]),
        .Q(mul1_reg_1016[34]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[35]),
        .Q(mul1_reg_1016[35]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[36]),
        .Q(mul1_reg_1016[36]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[37]),
        .Q(mul1_reg_1016[37]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[38]),
        .Q(mul1_reg_1016[38]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[39]),
        .Q(mul1_reg_1016[39]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[3]),
        .Q(mul1_reg_1016[3]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[40]),
        .Q(mul1_reg_1016[40]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[41]),
        .Q(mul1_reg_1016[41]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[42]),
        .Q(mul1_reg_1016[42]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[43]),
        .Q(mul1_reg_1016[43]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[44]),
        .Q(mul1_reg_1016[44]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[45]),
        .Q(mul1_reg_1016[45]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[46]),
        .Q(mul1_reg_1016[46]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[47]),
        .Q(mul1_reg_1016[47]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[48]),
        .Q(mul1_reg_1016[48]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[49]),
        .Q(mul1_reg_1016[49]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[4]),
        .Q(mul1_reg_1016[4]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[50]),
        .Q(mul1_reg_1016[50]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[51]),
        .Q(mul1_reg_1016[51]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[52]),
        .Q(mul1_reg_1016[52]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[53]),
        .Q(mul1_reg_1016[53]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[54]),
        .Q(mul1_reg_1016[54]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[55]),
        .Q(mul1_reg_1016[55]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[56]),
        .Q(mul1_reg_1016[56]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[57]),
        .Q(mul1_reg_1016[57]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[58] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[58]),
        .Q(mul1_reg_1016[58]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[59] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[59]),
        .Q(mul1_reg_1016[59]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[5]),
        .Q(mul1_reg_1016[5]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[60] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[60]),
        .Q(mul1_reg_1016[60]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[6]),
        .Q(mul1_reg_1016[6]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[7]),
        .Q(mul1_reg_1016[7]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[8]),
        .Q(mul1_reg_1016[8]),
        .R(1'b0));
  FDRE \mul1_reg_1016_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[9]),
        .Q(mul1_reg_1016[9]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_60),
        .Q(mul4_reg_1026[0]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_50),
        .Q(mul4_reg_1026[10]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_49),
        .Q(mul4_reg_1026[11]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_48),
        .Q(mul4_reg_1026[12]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_47),
        .Q(mul4_reg_1026[13]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_46),
        .Q(mul4_reg_1026[14]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_45),
        .Q(mul4_reg_1026[15]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_44),
        .Q(mul4_reg_1026[16]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_43),
        .Q(mul4_reg_1026[17]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_42),
        .Q(mul4_reg_1026[18]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_41),
        .Q(mul4_reg_1026[19]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_59),
        .Q(mul4_reg_1026[1]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_40),
        .Q(mul4_reg_1026[20]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_39),
        .Q(mul4_reg_1026[21]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_38),
        .Q(mul4_reg_1026[22]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_37),
        .Q(mul4_reg_1026[23]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_36),
        .Q(mul4_reg_1026[24]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_35),
        .Q(mul4_reg_1026[25]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_34),
        .Q(mul4_reg_1026[26]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_33),
        .Q(mul4_reg_1026[27]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_32),
        .Q(mul4_reg_1026[28]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_31),
        .Q(mul4_reg_1026[29]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_58),
        .Q(mul4_reg_1026[2]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_30),
        .Q(mul4_reg_1026[30]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_29),
        .Q(mul4_reg_1026[31]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_28),
        .Q(mul4_reg_1026[32]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_27),
        .Q(mul4_reg_1026[33]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_26),
        .Q(mul4_reg_1026[34]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_25),
        .Q(mul4_reg_1026[35]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_24),
        .Q(mul4_reg_1026[36]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_23),
        .Q(mul4_reg_1026[37]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_22),
        .Q(mul4_reg_1026[38]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_21),
        .Q(mul4_reg_1026[39]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_57),
        .Q(mul4_reg_1026[3]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_20),
        .Q(mul4_reg_1026[40]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_19),
        .Q(mul4_reg_1026[41]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_18),
        .Q(mul4_reg_1026[42]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_17),
        .Q(mul4_reg_1026[43]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_16),
        .Q(mul4_reg_1026[44]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_15),
        .Q(mul4_reg_1026[45]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_14),
        .Q(mul4_reg_1026[46]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_13),
        .Q(mul4_reg_1026[47]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_12),
        .Q(mul4_reg_1026[48]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_11),
        .Q(mul4_reg_1026[49]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_56),
        .Q(mul4_reg_1026[4]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_10),
        .Q(mul4_reg_1026[50]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_9),
        .Q(mul4_reg_1026[51]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_8),
        .Q(mul4_reg_1026[52]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_7),
        .Q(mul4_reg_1026[53]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_6),
        .Q(mul4_reg_1026[54]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_5),
        .Q(mul4_reg_1026[55]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_4),
        .Q(mul4_reg_1026[56]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_3),
        .Q(mul4_reg_1026[57]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[58] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_2),
        .Q(mul4_reg_1026[58]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[59] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_1),
        .Q(mul4_reg_1026[59]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_55),
        .Q(mul4_reg_1026[5]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[60] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_0),
        .Q(mul4_reg_1026[60]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_54),
        .Q(mul4_reg_1026[6]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_53),
        .Q(mul4_reg_1026[7]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_52),
        .Q(mul4_reg_1026[8]),
        .R(1'b0));
  FDRE \mul4_reg_1026_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_51),
        .Q(mul4_reg_1026[9]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_60),
        .Q(mul6_reg_1036[0]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_50),
        .Q(mul6_reg_1036[10]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_49),
        .Q(mul6_reg_1036[11]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_48),
        .Q(mul6_reg_1036[12]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_47),
        .Q(mul6_reg_1036[13]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_46),
        .Q(mul6_reg_1036[14]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_45),
        .Q(mul6_reg_1036[15]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_44),
        .Q(mul6_reg_1036[16]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_43),
        .Q(mul6_reg_1036[17]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_42),
        .Q(mul6_reg_1036[18]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_41),
        .Q(mul6_reg_1036[19]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_59),
        .Q(mul6_reg_1036[1]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_40),
        .Q(mul6_reg_1036[20]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_39),
        .Q(mul6_reg_1036[21]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_38),
        .Q(mul6_reg_1036[22]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_37),
        .Q(mul6_reg_1036[23]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_36),
        .Q(mul6_reg_1036[24]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_35),
        .Q(mul6_reg_1036[25]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_34),
        .Q(mul6_reg_1036[26]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_33),
        .Q(mul6_reg_1036[27]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_32),
        .Q(mul6_reg_1036[28]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_31),
        .Q(mul6_reg_1036[29]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_58),
        .Q(mul6_reg_1036[2]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_30),
        .Q(mul6_reg_1036[30]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_29),
        .Q(mul6_reg_1036[31]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_28),
        .Q(mul6_reg_1036[32]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_27),
        .Q(mul6_reg_1036[33]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_26),
        .Q(mul6_reg_1036[34]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_25),
        .Q(mul6_reg_1036[35]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_24),
        .Q(mul6_reg_1036[36]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_23),
        .Q(mul6_reg_1036[37]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_22),
        .Q(mul6_reg_1036[38]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_21),
        .Q(mul6_reg_1036[39]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_57),
        .Q(mul6_reg_1036[3]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_20),
        .Q(mul6_reg_1036[40]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_19),
        .Q(mul6_reg_1036[41]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_18),
        .Q(mul6_reg_1036[42]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_17),
        .Q(mul6_reg_1036[43]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_16),
        .Q(mul6_reg_1036[44]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_15),
        .Q(mul6_reg_1036[45]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_14),
        .Q(mul6_reg_1036[46]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_13),
        .Q(mul6_reg_1036[47]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_12),
        .Q(mul6_reg_1036[48]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_11),
        .Q(mul6_reg_1036[49]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_56),
        .Q(mul6_reg_1036[4]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_10),
        .Q(mul6_reg_1036[50]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_9),
        .Q(mul6_reg_1036[51]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_8),
        .Q(mul6_reg_1036[52]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_7),
        .Q(mul6_reg_1036[53]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_6),
        .Q(mul6_reg_1036[54]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_5),
        .Q(mul6_reg_1036[55]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_4),
        .Q(mul6_reg_1036[56]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_3),
        .Q(mul6_reg_1036[57]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[58] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_2),
        .Q(mul6_reg_1036[58]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[59] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_1),
        .Q(mul6_reg_1036[59]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_55),
        .Q(mul6_reg_1036[5]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[60] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_0),
        .Q(mul6_reg_1036[60]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_54),
        .Q(mul6_reg_1036[6]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_53),
        .Q(mul6_reg_1036[7]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_52),
        .Q(mul6_reg_1036[8]),
        .R(1'b0));
  FDRE \mul6_reg_1036_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_51),
        .Q(mul6_reg_1036[9]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_60),
        .Q(mul_reg_1046[0]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_50),
        .Q(mul_reg_1046[10]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_49),
        .Q(mul_reg_1046[11]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_48),
        .Q(mul_reg_1046[12]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_47),
        .Q(mul_reg_1046[13]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_46),
        .Q(mul_reg_1046[14]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_45),
        .Q(mul_reg_1046[15]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_44),
        .Q(mul_reg_1046[16]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_43),
        .Q(mul_reg_1046[17]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_42),
        .Q(mul_reg_1046[18]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_41),
        .Q(mul_reg_1046[19]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_59),
        .Q(mul_reg_1046[1]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_40),
        .Q(mul_reg_1046[20]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_39),
        .Q(mul_reg_1046[21]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_38),
        .Q(mul_reg_1046[22]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_37),
        .Q(mul_reg_1046[23]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_36),
        .Q(mul_reg_1046[24]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_35),
        .Q(mul_reg_1046[25]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_34),
        .Q(mul_reg_1046[26]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_33),
        .Q(mul_reg_1046[27]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_32),
        .Q(mul_reg_1046[28]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_31),
        .Q(mul_reg_1046[29]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_58),
        .Q(mul_reg_1046[2]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_30),
        .Q(mul_reg_1046[30]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_29),
        .Q(mul_reg_1046[31]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_28),
        .Q(mul_reg_1046[32]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_27),
        .Q(mul_reg_1046[33]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_26),
        .Q(mul_reg_1046[34]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_25),
        .Q(mul_reg_1046[35]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_24),
        .Q(mul_reg_1046[36]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_23),
        .Q(mul_reg_1046[37]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_22),
        .Q(mul_reg_1046[38]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_21),
        .Q(mul_reg_1046[39]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_57),
        .Q(mul_reg_1046[3]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_20),
        .Q(mul_reg_1046[40]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_19),
        .Q(mul_reg_1046[41]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_18),
        .Q(mul_reg_1046[42]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_17),
        .Q(mul_reg_1046[43]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_16),
        .Q(mul_reg_1046[44]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_15),
        .Q(mul_reg_1046[45]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_14),
        .Q(mul_reg_1046[46]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_13),
        .Q(mul_reg_1046[47]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_12),
        .Q(mul_reg_1046[48]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_11),
        .Q(mul_reg_1046[49]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_56),
        .Q(mul_reg_1046[4]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_10),
        .Q(mul_reg_1046[50]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_9),
        .Q(mul_reg_1046[51]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_8),
        .Q(mul_reg_1046[52]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_7),
        .Q(mul_reg_1046[53]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_6),
        .Q(mul_reg_1046[54]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_5),
        .Q(mul_reg_1046[55]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_4),
        .Q(mul_reg_1046[56]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_3),
        .Q(mul_reg_1046[57]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[58] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_2),
        .Q(mul_reg_1046[58]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[59] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_1),
        .Q(mul_reg_1046[59]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_55),
        .Q(mul_reg_1046[5]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[60] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_0),
        .Q(mul_reg_1046[60]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_54),
        .Q(mul_reg_1046[6]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_53),
        .Q(mul_reg_1046[7]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_52),
        .Q(mul_reg_1046[8]),
        .R(1'b0));
  FDRE \mul_reg_1046_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_51),
        .Q(mul_reg_1046[9]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[100]),
        .Q(neg_mul1_reg_1056[100]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[101] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[101]),
        .Q(neg_mul1_reg_1056[101]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[102] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[102]),
        .Q(neg_mul1_reg_1056[102]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[103] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[103]),
        .Q(neg_mul1_reg_1056[103]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[104] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[104]),
        .Q(neg_mul1_reg_1056[104]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[105] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[105]),
        .Q(neg_mul1_reg_1056[105]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[106] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[106]),
        .Q(neg_mul1_reg_1056[106]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[107] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[107]),
        .Q(neg_mul1_reg_1056[107]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[108] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[108]),
        .Q(neg_mul1_reg_1056[108]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[109] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[109]),
        .Q(neg_mul1_reg_1056[109]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[110] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[110]),
        .Q(neg_mul1_reg_1056[110]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[111] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[111]),
        .Q(neg_mul1_reg_1056[111]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[112] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[112]),
        .Q(neg_mul1_reg_1056[112]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[113] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[113]),
        .Q(neg_mul1_reg_1056[113]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[114] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[114]),
        .Q(neg_mul1_reg_1056[114]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[115] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[115]),
        .Q(neg_mul1_reg_1056[115]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[116] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[116]),
        .Q(neg_mul1_reg_1056[116]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[117] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[117]),
        .Q(neg_mul1_reg_1056[117]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[118] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[118]),
        .Q(neg_mul1_reg_1056[118]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[61]),
        .Q(neg_mul1_reg_1056[61]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[62]),
        .Q(neg_mul1_reg_1056[62]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[63]),
        .Q(neg_mul1_reg_1056[63]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[64]),
        .Q(neg_mul1_reg_1056[64]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[65]),
        .Q(neg_mul1_reg_1056[65]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[66]),
        .Q(neg_mul1_reg_1056[66]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[67]),
        .Q(neg_mul1_reg_1056[67]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[68]),
        .Q(neg_mul1_reg_1056[68]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[69]),
        .Q(neg_mul1_reg_1056[69]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[70]),
        .Q(neg_mul1_reg_1056[70]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[71]),
        .Q(neg_mul1_reg_1056[71]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[72]),
        .Q(neg_mul1_reg_1056[72]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[73]),
        .Q(neg_mul1_reg_1056[73]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[74]),
        .Q(neg_mul1_reg_1056[74]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[75]),
        .Q(neg_mul1_reg_1056[75]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[76]),
        .Q(neg_mul1_reg_1056[76]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[77]),
        .Q(neg_mul1_reg_1056[77]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[78]),
        .Q(neg_mul1_reg_1056[78]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[79]),
        .Q(neg_mul1_reg_1056[79]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[80]),
        .Q(neg_mul1_reg_1056[80]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[81]),
        .Q(neg_mul1_reg_1056[81]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[82]),
        .Q(neg_mul1_reg_1056[82]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[83]),
        .Q(neg_mul1_reg_1056[83]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[84]),
        .Q(neg_mul1_reg_1056[84]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[85]),
        .Q(neg_mul1_reg_1056[85]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[86]),
        .Q(neg_mul1_reg_1056[86]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[87]),
        .Q(neg_mul1_reg_1056[87]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[88]),
        .Q(neg_mul1_reg_1056[88]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[89]),
        .Q(neg_mul1_reg_1056[89]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[90]),
        .Q(neg_mul1_reg_1056[90]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[91]),
        .Q(neg_mul1_reg_1056[91]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[92]),
        .Q(neg_mul1_reg_1056[92]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[93]),
        .Q(neg_mul1_reg_1056[93]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[94]),
        .Q(neg_mul1_reg_1056[94]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[95]),
        .Q(neg_mul1_reg_1056[95]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[96]),
        .Q(neg_mul1_reg_1056[96]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[97]),
        .Q(neg_mul1_reg_1056[97]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[98]),
        .Q(neg_mul1_reg_1056[98]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1056_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_10560),
        .D(grp_fu_477_p2[99]),
        .Q(neg_mul1_reg_1056[99]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[100]),
        .Q(neg_mul2_reg_1071[100]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[101] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[101]),
        .Q(neg_mul2_reg_1071[101]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[102] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[102]),
        .Q(neg_mul2_reg_1071[102]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[103] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[103]),
        .Q(neg_mul2_reg_1071[103]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[104] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[104]),
        .Q(neg_mul2_reg_1071[104]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[105] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[105]),
        .Q(neg_mul2_reg_1071[105]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[106] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[106]),
        .Q(neg_mul2_reg_1071[106]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[107] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[107]),
        .Q(neg_mul2_reg_1071[107]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[108] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[108]),
        .Q(neg_mul2_reg_1071[108]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[109] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[109]),
        .Q(neg_mul2_reg_1071[109]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[110] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[110]),
        .Q(neg_mul2_reg_1071[110]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[111] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[111]),
        .Q(neg_mul2_reg_1071[111]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[112] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[112]),
        .Q(neg_mul2_reg_1071[112]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[113] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[113]),
        .Q(neg_mul2_reg_1071[113]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[114] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[114]),
        .Q(neg_mul2_reg_1071[114]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[115] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[115]),
        .Q(neg_mul2_reg_1071[115]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[116] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[116]),
        .Q(neg_mul2_reg_1071[116]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[117] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[117]),
        .Q(neg_mul2_reg_1071[117]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[61]),
        .Q(neg_mul2_reg_1071[61]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[62]),
        .Q(neg_mul2_reg_1071[62]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[63]),
        .Q(neg_mul2_reg_1071[63]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[64]),
        .Q(neg_mul2_reg_1071[64]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[65]),
        .Q(neg_mul2_reg_1071[65]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[66]),
        .Q(neg_mul2_reg_1071[66]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[67]),
        .Q(neg_mul2_reg_1071[67]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[68]),
        .Q(neg_mul2_reg_1071[68]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[69]),
        .Q(neg_mul2_reg_1071[69]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[70]),
        .Q(neg_mul2_reg_1071[70]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[71]),
        .Q(neg_mul2_reg_1071[71]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[72]),
        .Q(neg_mul2_reg_1071[72]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[73]),
        .Q(neg_mul2_reg_1071[73]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[74]),
        .Q(neg_mul2_reg_1071[74]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[75]),
        .Q(neg_mul2_reg_1071[75]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[76]),
        .Q(neg_mul2_reg_1071[76]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[77]),
        .Q(neg_mul2_reg_1071[77]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[78]),
        .Q(neg_mul2_reg_1071[78]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[79]),
        .Q(neg_mul2_reg_1071[79]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[80]),
        .Q(neg_mul2_reg_1071[80]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[81]),
        .Q(neg_mul2_reg_1071[81]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[82]),
        .Q(neg_mul2_reg_1071[82]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[83]),
        .Q(neg_mul2_reg_1071[83]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[84]),
        .Q(neg_mul2_reg_1071[84]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[85]),
        .Q(neg_mul2_reg_1071[85]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[86]),
        .Q(neg_mul2_reg_1071[86]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[87]),
        .Q(neg_mul2_reg_1071[87]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[88]),
        .Q(neg_mul2_reg_1071[88]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[89]),
        .Q(neg_mul2_reg_1071[89]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[90]),
        .Q(neg_mul2_reg_1071[90]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[91]),
        .Q(neg_mul2_reg_1071[91]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[92]),
        .Q(neg_mul2_reg_1071[92]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[93]),
        .Q(neg_mul2_reg_1071[93]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[94]),
        .Q(neg_mul2_reg_1071[94]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[95]),
        .Q(neg_mul2_reg_1071[95]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[96]),
        .Q(neg_mul2_reg_1071[96]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[97]),
        .Q(neg_mul2_reg_1071[97]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[98]),
        .Q(neg_mul2_reg_1071[98]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1071_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_10710),
        .D(grp_fu_512_p2[99]),
        .Q(neg_mul2_reg_1071[99]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[100]),
        .Q(neg_mul7_reg_1076[100]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[101] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[101]),
        .Q(neg_mul7_reg_1076[101]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[102] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[102]),
        .Q(neg_mul7_reg_1076[102]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[103] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[103]),
        .Q(neg_mul7_reg_1076[103]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[104] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[104]),
        .Q(neg_mul7_reg_1076[104]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[105] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[105]),
        .Q(neg_mul7_reg_1076[105]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[106] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[106]),
        .Q(neg_mul7_reg_1076[106]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[107] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[107]),
        .Q(neg_mul7_reg_1076[107]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[108] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[108]),
        .Q(neg_mul7_reg_1076[108]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[109] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[109]),
        .Q(neg_mul7_reg_1076[109]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[110] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[110]),
        .Q(neg_mul7_reg_1076[110]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[111] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[111]),
        .Q(neg_mul7_reg_1076[111]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[112] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[112]),
        .Q(neg_mul7_reg_1076[112]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[113] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[113]),
        .Q(neg_mul7_reg_1076[113]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[114] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[114]),
        .Q(neg_mul7_reg_1076[114]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[115] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[115]),
        .Q(neg_mul7_reg_1076[115]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[116] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[116]),
        .Q(neg_mul7_reg_1076[116]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[117] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[117]),
        .Q(neg_mul7_reg_1076[117]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[61]),
        .Q(neg_mul7_reg_1076[61]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[62]),
        .Q(neg_mul7_reg_1076[62]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[63]),
        .Q(neg_mul7_reg_1076[63]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[64]),
        .Q(neg_mul7_reg_1076[64]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[65]),
        .Q(neg_mul7_reg_1076[65]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[66]),
        .Q(neg_mul7_reg_1076[66]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[67]),
        .Q(neg_mul7_reg_1076[67]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[68]),
        .Q(neg_mul7_reg_1076[68]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[69]),
        .Q(neg_mul7_reg_1076[69]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[70]),
        .Q(neg_mul7_reg_1076[70]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[71]),
        .Q(neg_mul7_reg_1076[71]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[72]),
        .Q(neg_mul7_reg_1076[72]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[73]),
        .Q(neg_mul7_reg_1076[73]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[74]),
        .Q(neg_mul7_reg_1076[74]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[75]),
        .Q(neg_mul7_reg_1076[75]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[76]),
        .Q(neg_mul7_reg_1076[76]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[77]),
        .Q(neg_mul7_reg_1076[77]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[78]),
        .Q(neg_mul7_reg_1076[78]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[79]),
        .Q(neg_mul7_reg_1076[79]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[80]),
        .Q(neg_mul7_reg_1076[80]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[81]),
        .Q(neg_mul7_reg_1076[81]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[82]),
        .Q(neg_mul7_reg_1076[82]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[83]),
        .Q(neg_mul7_reg_1076[83]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[84]),
        .Q(neg_mul7_reg_1076[84]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[85]),
        .Q(neg_mul7_reg_1076[85]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[86]),
        .Q(neg_mul7_reg_1076[86]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[87]),
        .Q(neg_mul7_reg_1076[87]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[88]),
        .Q(neg_mul7_reg_1076[88]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[89]),
        .Q(neg_mul7_reg_1076[89]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[90]),
        .Q(neg_mul7_reg_1076[90]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[91]),
        .Q(neg_mul7_reg_1076[91]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[92]),
        .Q(neg_mul7_reg_1076[92]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[93]),
        .Q(neg_mul7_reg_1076[93]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[94]),
        .Q(neg_mul7_reg_1076[94]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[95]),
        .Q(neg_mul7_reg_1076[95]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[96]),
        .Q(neg_mul7_reg_1076[96]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[97]),
        .Q(neg_mul7_reg_1076[97]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[98]),
        .Q(neg_mul7_reg_1076[98]),
        .R(1'b0));
  FDRE \neg_mul7_reg_1076_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul7_reg_10760),
        .D(grp_fu_517_p2[99]),
        .Q(neg_mul7_reg_1076[99]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[100]),
        .Q(neg_mul_reg_1081[100]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[101] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[101]),
        .Q(neg_mul_reg_1081[101]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[102] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[102]),
        .Q(neg_mul_reg_1081[102]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[103] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[103]),
        .Q(neg_mul_reg_1081[103]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[104] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[104]),
        .Q(neg_mul_reg_1081[104]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[105] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[105]),
        .Q(neg_mul_reg_1081[105]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[106] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[106]),
        .Q(neg_mul_reg_1081[106]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[107] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[107]),
        .Q(neg_mul_reg_1081[107]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[108] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[108]),
        .Q(neg_mul_reg_1081[108]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[109] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[109]),
        .Q(neg_mul_reg_1081[109]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[110] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[110]),
        .Q(neg_mul_reg_1081[110]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[111] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[111]),
        .Q(neg_mul_reg_1081[111]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[112] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[112]),
        .Q(neg_mul_reg_1081[112]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[113] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[113]),
        .Q(neg_mul_reg_1081[113]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[114] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[114]),
        .Q(neg_mul_reg_1081[114]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[115] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[115]),
        .Q(neg_mul_reg_1081[115]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[116] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[116]),
        .Q(neg_mul_reg_1081[116]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[117] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[117]),
        .Q(neg_mul_reg_1081[117]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[118] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[118]),
        .Q(neg_mul_reg_1081[118]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[61]),
        .Q(neg_mul_reg_1081[61]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[62]),
        .Q(neg_mul_reg_1081[62]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[63]),
        .Q(neg_mul_reg_1081[63]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[64]),
        .Q(neg_mul_reg_1081[64]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[65]),
        .Q(neg_mul_reg_1081[65]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[66]),
        .Q(neg_mul_reg_1081[66]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[67]),
        .Q(neg_mul_reg_1081[67]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[68]),
        .Q(neg_mul_reg_1081[68]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[69]),
        .Q(neg_mul_reg_1081[69]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[70]),
        .Q(neg_mul_reg_1081[70]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[71]),
        .Q(neg_mul_reg_1081[71]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[72]),
        .Q(neg_mul_reg_1081[72]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[73]),
        .Q(neg_mul_reg_1081[73]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[74]),
        .Q(neg_mul_reg_1081[74]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[75]),
        .Q(neg_mul_reg_1081[75]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[76]),
        .Q(neg_mul_reg_1081[76]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[77]),
        .Q(neg_mul_reg_1081[77]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[78]),
        .Q(neg_mul_reg_1081[78]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[79]),
        .Q(neg_mul_reg_1081[79]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[80]),
        .Q(neg_mul_reg_1081[80]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[81]),
        .Q(neg_mul_reg_1081[81]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[82]),
        .Q(neg_mul_reg_1081[82]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[83]),
        .Q(neg_mul_reg_1081[83]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[84]),
        .Q(neg_mul_reg_1081[84]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[85]),
        .Q(neg_mul_reg_1081[85]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[86]),
        .Q(neg_mul_reg_1081[86]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[87]),
        .Q(neg_mul_reg_1081[87]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[88]),
        .Q(neg_mul_reg_1081[88]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[89]),
        .Q(neg_mul_reg_1081[89]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[90]),
        .Q(neg_mul_reg_1081[90]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[91]),
        .Q(neg_mul_reg_1081[91]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[92]),
        .Q(neg_mul_reg_1081[92]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[93]),
        .Q(neg_mul_reg_1081[93]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[94]),
        .Q(neg_mul_reg_1081[94]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[95]),
        .Q(neg_mul_reg_1081[95]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[96]),
        .Q(neg_mul_reg_1081[96]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[97]),
        .Q(neg_mul_reg_1081[97]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[98]),
        .Q(neg_mul_reg_1081[98]),
        .R(1'b0));
  FDRE \neg_mul_reg_1081_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul_reg_10810),
        .D(grp_fu_522_p2[99]),
        .Q(neg_mul_reg_1081[99]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[11]_i_2 
       (.I0(neg_mul1_reg_1056[72]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[11]),
        .O(\neg_ti1_reg_1066[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[11]_i_3 
       (.I0(neg_mul1_reg_1056[71]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[10]),
        .O(\neg_ti1_reg_1066[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[11]_i_4 
       (.I0(neg_mul1_reg_1056[70]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[9]),
        .O(\neg_ti1_reg_1066[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[11]_i_5 
       (.I0(neg_mul1_reg_1056[69]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[8]),
        .O(\neg_ti1_reg_1066[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[15]_i_2 
       (.I0(neg_mul1_reg_1056[76]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[15]),
        .O(\neg_ti1_reg_1066[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[15]_i_3 
       (.I0(neg_mul1_reg_1056[75]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[14]),
        .O(\neg_ti1_reg_1066[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[15]_i_4 
       (.I0(neg_mul1_reg_1056[74]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[13]),
        .O(\neg_ti1_reg_1066[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[15]_i_5 
       (.I0(neg_mul1_reg_1056[73]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[12]),
        .O(\neg_ti1_reg_1066[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[19]_i_2 
       (.I0(neg_mul1_reg_1056[80]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[19]),
        .O(\neg_ti1_reg_1066[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[19]_i_3 
       (.I0(neg_mul1_reg_1056[79]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[18]),
        .O(\neg_ti1_reg_1066[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[19]_i_4 
       (.I0(neg_mul1_reg_1056[78]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[17]),
        .O(\neg_ti1_reg_1066[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[19]_i_5 
       (.I0(neg_mul1_reg_1056[77]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[16]),
        .O(\neg_ti1_reg_1066[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[23]_i_2 
       (.I0(neg_mul1_reg_1056[84]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[23]),
        .O(\neg_ti1_reg_1066[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[23]_i_3 
       (.I0(neg_mul1_reg_1056[83]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[22]),
        .O(\neg_ti1_reg_1066[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[23]_i_4 
       (.I0(neg_mul1_reg_1056[82]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[21]),
        .O(\neg_ti1_reg_1066[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[23]_i_5 
       (.I0(neg_mul1_reg_1056[81]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[20]),
        .O(\neg_ti1_reg_1066[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[27]_i_2 
       (.I0(neg_mul1_reg_1056[88]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[27]),
        .O(\neg_ti1_reg_1066[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[27]_i_3 
       (.I0(neg_mul1_reg_1056[87]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[26]),
        .O(\neg_ti1_reg_1066[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[27]_i_4 
       (.I0(neg_mul1_reg_1056[86]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[25]),
        .O(\neg_ti1_reg_1066[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[27]_i_5 
       (.I0(neg_mul1_reg_1056[85]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[24]),
        .O(\neg_ti1_reg_1066[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[31]_i_2 
       (.I0(neg_mul1_reg_1056[92]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[31]),
        .O(\neg_ti1_reg_1066[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[31]_i_3 
       (.I0(neg_mul1_reg_1056[91]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[30]),
        .O(\neg_ti1_reg_1066[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[31]_i_4 
       (.I0(neg_mul1_reg_1056[90]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[29]),
        .O(\neg_ti1_reg_1066[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[31]_i_5 
       (.I0(neg_mul1_reg_1056[89]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[28]),
        .O(\neg_ti1_reg_1066[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[35]_i_2 
       (.I0(neg_mul1_reg_1056[96]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[35]),
        .O(\neg_ti1_reg_1066[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[35]_i_3 
       (.I0(neg_mul1_reg_1056[95]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[34]),
        .O(\neg_ti1_reg_1066[35]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[35]_i_4 
       (.I0(neg_mul1_reg_1056[94]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[33]),
        .O(\neg_ti1_reg_1066[35]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[35]_i_5 
       (.I0(neg_mul1_reg_1056[93]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[32]),
        .O(\neg_ti1_reg_1066[35]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[39]_i_2 
       (.I0(neg_mul1_reg_1056[100]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[39]),
        .O(\neg_ti1_reg_1066[39]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[39]_i_3 
       (.I0(neg_mul1_reg_1056[99]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[38]),
        .O(\neg_ti1_reg_1066[39]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[39]_i_4 
       (.I0(neg_mul1_reg_1056[98]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[37]),
        .O(\neg_ti1_reg_1066[39]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[39]_i_5 
       (.I0(neg_mul1_reg_1056[97]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[36]),
        .O(\neg_ti1_reg_1066[39]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[3]_i_2 
       (.I0(neg_mul1_reg_1056[64]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[3]),
        .O(\neg_ti1_reg_1066[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[3]_i_3 
       (.I0(neg_mul1_reg_1056[63]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[2]),
        .O(\neg_ti1_reg_1066[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[3]_i_4 
       (.I0(neg_mul1_reg_1056[62]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[1]),
        .O(\neg_ti1_reg_1066[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti1_reg_1066[3]_i_5 
       (.I0(neg_mul1_reg_1056[61]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[0]),
        .O(tmp_20_fu_543_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[43]_i_2 
       (.I0(neg_mul1_reg_1056[104]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[43]),
        .O(\neg_ti1_reg_1066[43]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[43]_i_3 
       (.I0(neg_mul1_reg_1056[103]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[42]),
        .O(\neg_ti1_reg_1066[43]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[43]_i_4 
       (.I0(neg_mul1_reg_1056[102]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[41]),
        .O(\neg_ti1_reg_1066[43]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[43]_i_5 
       (.I0(neg_mul1_reg_1056[101]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[40]),
        .O(\neg_ti1_reg_1066[43]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[47]_i_2 
       (.I0(neg_mul1_reg_1056[108]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[47]),
        .O(\neg_ti1_reg_1066[47]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[47]_i_3 
       (.I0(neg_mul1_reg_1056[107]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[46]),
        .O(\neg_ti1_reg_1066[47]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[47]_i_4 
       (.I0(neg_mul1_reg_1056[106]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[45]),
        .O(\neg_ti1_reg_1066[47]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[47]_i_5 
       (.I0(neg_mul1_reg_1056[105]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[44]),
        .O(\neg_ti1_reg_1066[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[51]_i_2 
       (.I0(neg_mul1_reg_1056[112]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[51]),
        .O(\neg_ti1_reg_1066[51]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[51]_i_3 
       (.I0(neg_mul1_reg_1056[111]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[50]),
        .O(\neg_ti1_reg_1066[51]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[51]_i_4 
       (.I0(neg_mul1_reg_1056[110]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[49]),
        .O(\neg_ti1_reg_1066[51]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[51]_i_5 
       (.I0(neg_mul1_reg_1056[109]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[48]),
        .O(\neg_ti1_reg_1066[51]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[55]_i_2 
       (.I0(neg_mul1_reg_1056[116]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[55]),
        .O(\neg_ti1_reg_1066[55]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[55]_i_3 
       (.I0(neg_mul1_reg_1056[115]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[54]),
        .O(\neg_ti1_reg_1066[55]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[55]_i_4 
       (.I0(neg_mul1_reg_1056[114]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[53]),
        .O(\neg_ti1_reg_1066[55]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[55]_i_5 
       (.I0(neg_mul1_reg_1056[113]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[52]),
        .O(\neg_ti1_reg_1066[55]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[58]_i_3 
       (.I0(neg_mul1_reg_1056[118]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[57]),
        .O(\neg_ti1_reg_1066[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[58]_i_4 
       (.I0(neg_mul1_reg_1056[118]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[57]),
        .O(\neg_ti1_reg_1066[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[58]_i_5 
       (.I0(neg_mul1_reg_1056[117]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[56]),
        .O(\neg_ti1_reg_1066[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[7]_i_2 
       (.I0(neg_mul1_reg_1056[68]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[7]),
        .O(\neg_ti1_reg_1066[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[7]_i_3 
       (.I0(neg_mul1_reg_1056[67]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[6]),
        .O(\neg_ti1_reg_1066[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[7]_i_4 
       (.I0(neg_mul1_reg_1056[66]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[5]),
        .O(\neg_ti1_reg_1066[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1066[7]_i_5 
       (.I0(neg_mul1_reg_1056[65]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_18_reg_1021[4]),
        .O(\neg_ti1_reg_1066[7]_i_5_n_0 ));
  FDRE \neg_ti1_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[3]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[0]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[10] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[11]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[10]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[11]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[11]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[11]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[7]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[11]_i_1_n_0 ,\neg_ti1_reg_1066_reg[11]_i_1_n_1 ,\neg_ti1_reg_1066_reg[11]_i_1_n_2 ,\neg_ti1_reg_1066_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[11]_i_1_n_4 ,\neg_ti1_reg_1066_reg[11]_i_1_n_5 ,\neg_ti1_reg_1066_reg[11]_i_1_n_6 ,\neg_ti1_reg_1066_reg[11]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[11]_i_2_n_0 ,\neg_ti1_reg_1066[11]_i_3_n_0 ,\neg_ti1_reg_1066[11]_i_4_n_0 ,\neg_ti1_reg_1066[11]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[15]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[12]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[15]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[13]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[15]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[14]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[15]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[15]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[15]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[11]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[15]_i_1_n_0 ,\neg_ti1_reg_1066_reg[15]_i_1_n_1 ,\neg_ti1_reg_1066_reg[15]_i_1_n_2 ,\neg_ti1_reg_1066_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[15]_i_1_n_4 ,\neg_ti1_reg_1066_reg[15]_i_1_n_5 ,\neg_ti1_reg_1066_reg[15]_i_1_n_6 ,\neg_ti1_reg_1066_reg[15]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[15]_i_2_n_0 ,\neg_ti1_reg_1066[15]_i_3_n_0 ,\neg_ti1_reg_1066[15]_i_4_n_0 ,\neg_ti1_reg_1066[15]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[19]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[16]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[19]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[17]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[19]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[18]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[19]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[19]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[19]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[15]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[19]_i_1_n_0 ,\neg_ti1_reg_1066_reg[19]_i_1_n_1 ,\neg_ti1_reg_1066_reg[19]_i_1_n_2 ,\neg_ti1_reg_1066_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[19]_i_1_n_4 ,\neg_ti1_reg_1066_reg[19]_i_1_n_5 ,\neg_ti1_reg_1066_reg[19]_i_1_n_6 ,\neg_ti1_reg_1066_reg[19]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[19]_i_2_n_0 ,\neg_ti1_reg_1066[19]_i_3_n_0 ,\neg_ti1_reg_1066[19]_i_4_n_0 ,\neg_ti1_reg_1066[19]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[1] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[3]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[1]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[23]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[20]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[23]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[21]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[23]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[22]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[23]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[23]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[23]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[19]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[23]_i_1_n_0 ,\neg_ti1_reg_1066_reg[23]_i_1_n_1 ,\neg_ti1_reg_1066_reg[23]_i_1_n_2 ,\neg_ti1_reg_1066_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[23]_i_1_n_4 ,\neg_ti1_reg_1066_reg[23]_i_1_n_5 ,\neg_ti1_reg_1066_reg[23]_i_1_n_6 ,\neg_ti1_reg_1066_reg[23]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[23]_i_2_n_0 ,\neg_ti1_reg_1066[23]_i_3_n_0 ,\neg_ti1_reg_1066[23]_i_4_n_0 ,\neg_ti1_reg_1066[23]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[27]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[24]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[27]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[25]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[27]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[26]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[27]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[27]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[27]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[23]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[27]_i_1_n_0 ,\neg_ti1_reg_1066_reg[27]_i_1_n_1 ,\neg_ti1_reg_1066_reg[27]_i_1_n_2 ,\neg_ti1_reg_1066_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[27]_i_1_n_4 ,\neg_ti1_reg_1066_reg[27]_i_1_n_5 ,\neg_ti1_reg_1066_reg[27]_i_1_n_6 ,\neg_ti1_reg_1066_reg[27]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[27]_i_2_n_0 ,\neg_ti1_reg_1066[27]_i_3_n_0 ,\neg_ti1_reg_1066[27]_i_4_n_0 ,\neg_ti1_reg_1066[27]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[31]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[28]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[31]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[29]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[2] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[3]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[2]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[31]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[30]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[31]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[31]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[31]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[27]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[31]_i_1_n_0 ,\neg_ti1_reg_1066_reg[31]_i_1_n_1 ,\neg_ti1_reg_1066_reg[31]_i_1_n_2 ,\neg_ti1_reg_1066_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[31]_i_1_n_4 ,\neg_ti1_reg_1066_reg[31]_i_1_n_5 ,\neg_ti1_reg_1066_reg[31]_i_1_n_6 ,\neg_ti1_reg_1066_reg[31]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[31]_i_2_n_0 ,\neg_ti1_reg_1066[31]_i_3_n_0 ,\neg_ti1_reg_1066[31]_i_4_n_0 ,\neg_ti1_reg_1066[31]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[35]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[32]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[35]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[33]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[34] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[35]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[34]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[35] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[35]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[35]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[35]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[31]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[35]_i_1_n_0 ,\neg_ti1_reg_1066_reg[35]_i_1_n_1 ,\neg_ti1_reg_1066_reg[35]_i_1_n_2 ,\neg_ti1_reg_1066_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[35]_i_1_n_4 ,\neg_ti1_reg_1066_reg[35]_i_1_n_5 ,\neg_ti1_reg_1066_reg[35]_i_1_n_6 ,\neg_ti1_reg_1066_reg[35]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[35]_i_2_n_0 ,\neg_ti1_reg_1066[35]_i_3_n_0 ,\neg_ti1_reg_1066[35]_i_4_n_0 ,\neg_ti1_reg_1066[35]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[36] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[39]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[36]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[37] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[39]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[37]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[38] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[39]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[38]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[39] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[39]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[39]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[39]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[35]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[39]_i_1_n_0 ,\neg_ti1_reg_1066_reg[39]_i_1_n_1 ,\neg_ti1_reg_1066_reg[39]_i_1_n_2 ,\neg_ti1_reg_1066_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[39]_i_1_n_4 ,\neg_ti1_reg_1066_reg[39]_i_1_n_5 ,\neg_ti1_reg_1066_reg[39]_i_1_n_6 ,\neg_ti1_reg_1066_reg[39]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[39]_i_2_n_0 ,\neg_ti1_reg_1066[39]_i_3_n_0 ,\neg_ti1_reg_1066[39]_i_4_n_0 ,\neg_ti1_reg_1066[39]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[3] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[3]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[3]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\neg_ti1_reg_1066_reg[3]_i_1_n_0 ,\neg_ti1_reg_1066_reg[3]_i_1_n_1 ,\neg_ti1_reg_1066_reg[3]_i_1_n_2 ,\neg_ti1_reg_1066_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\neg_ti1_reg_1066_reg[3]_i_1_n_4 ,\neg_ti1_reg_1066_reg[3]_i_1_n_5 ,\neg_ti1_reg_1066_reg[3]_i_1_n_6 ,\neg_ti1_reg_1066_reg[3]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[3]_i_2_n_0 ,\neg_ti1_reg_1066[3]_i_3_n_0 ,\neg_ti1_reg_1066[3]_i_4_n_0 ,tmp_20_fu_543_p3}));
  FDRE \neg_ti1_reg_1066_reg[40] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[43]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[40]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[41] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[43]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[41]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[42] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[43]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[42]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[43] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[43]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[43]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[43]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[39]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[43]_i_1_n_0 ,\neg_ti1_reg_1066_reg[43]_i_1_n_1 ,\neg_ti1_reg_1066_reg[43]_i_1_n_2 ,\neg_ti1_reg_1066_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[43]_i_1_n_4 ,\neg_ti1_reg_1066_reg[43]_i_1_n_5 ,\neg_ti1_reg_1066_reg[43]_i_1_n_6 ,\neg_ti1_reg_1066_reg[43]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[43]_i_2_n_0 ,\neg_ti1_reg_1066[43]_i_3_n_0 ,\neg_ti1_reg_1066[43]_i_4_n_0 ,\neg_ti1_reg_1066[43]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[44] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[47]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[44]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[45] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[47]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[45]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[46] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[47]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[46]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[47] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[47]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[47]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[47]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[43]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[47]_i_1_n_0 ,\neg_ti1_reg_1066_reg[47]_i_1_n_1 ,\neg_ti1_reg_1066_reg[47]_i_1_n_2 ,\neg_ti1_reg_1066_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[47]_i_1_n_4 ,\neg_ti1_reg_1066_reg[47]_i_1_n_5 ,\neg_ti1_reg_1066_reg[47]_i_1_n_6 ,\neg_ti1_reg_1066_reg[47]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[47]_i_2_n_0 ,\neg_ti1_reg_1066[47]_i_3_n_0 ,\neg_ti1_reg_1066[47]_i_4_n_0 ,\neg_ti1_reg_1066[47]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[48] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[51]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[48]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[49] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[51]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[49]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[4] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[7]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[4]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[50] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[51]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[50]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[51] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[51]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[51]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[51]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[47]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[51]_i_1_n_0 ,\neg_ti1_reg_1066_reg[51]_i_1_n_1 ,\neg_ti1_reg_1066_reg[51]_i_1_n_2 ,\neg_ti1_reg_1066_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[51]_i_1_n_4 ,\neg_ti1_reg_1066_reg[51]_i_1_n_5 ,\neg_ti1_reg_1066_reg[51]_i_1_n_6 ,\neg_ti1_reg_1066_reg[51]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[51]_i_2_n_0 ,\neg_ti1_reg_1066[51]_i_3_n_0 ,\neg_ti1_reg_1066[51]_i_4_n_0 ,\neg_ti1_reg_1066[51]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[52] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[55]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[52]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[53] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[55]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[53]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[54] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[55]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[54]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[55] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[55]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[55]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[55]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[51]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[55]_i_1_n_0 ,\neg_ti1_reg_1066_reg[55]_i_1_n_1 ,\neg_ti1_reg_1066_reg[55]_i_1_n_2 ,\neg_ti1_reg_1066_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[55]_i_1_n_4 ,\neg_ti1_reg_1066_reg[55]_i_1_n_5 ,\neg_ti1_reg_1066_reg[55]_i_1_n_6 ,\neg_ti1_reg_1066_reg[55]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[55]_i_2_n_0 ,\neg_ti1_reg_1066[55]_i_3_n_0 ,\neg_ti1_reg_1066[55]_i_4_n_0 ,\neg_ti1_reg_1066[55]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[56] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[58]_i_2_n_7 ),
        .Q(neg_ti1_reg_1066[56]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[57] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[58]_i_2_n_6 ),
        .Q(neg_ti1_reg_1066[57]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[58] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[58]_i_2_n_5 ),
        .Q(neg_ti1_reg_1066[58]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[58]_i_2 
       (.CI(\neg_ti1_reg_1066_reg[55]_i_1_n_0 ),
        .CO({\NLW_neg_ti1_reg_1066_reg[58]_i_2_CO_UNCONNECTED [3:2],\neg_ti1_reg_1066_reg[58]_i_2_n_2 ,\neg_ti1_reg_1066_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti1_reg_1066_reg[58]_i_2_O_UNCONNECTED [3],\neg_ti1_reg_1066_reg[58]_i_2_n_5 ,\neg_ti1_reg_1066_reg[58]_i_2_n_6 ,\neg_ti1_reg_1066_reg[58]_i_2_n_7 }),
        .S({1'b0,\neg_ti1_reg_1066[58]_i_3_n_0 ,\neg_ti1_reg_1066[58]_i_4_n_0 ,\neg_ti1_reg_1066[58]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[5] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[7]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[5]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[6] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[7]_i_1_n_5 ),
        .Q(neg_ti1_reg_1066[6]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[7] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[7]_i_1_n_4 ),
        .Q(neg_ti1_reg_1066[7]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1066_reg[7]_i_1 
       (.CI(\neg_ti1_reg_1066_reg[3]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1066_reg[7]_i_1_n_0 ,\neg_ti1_reg_1066_reg[7]_i_1_n_1 ,\neg_ti1_reg_1066_reg[7]_i_1_n_2 ,\neg_ti1_reg_1066_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1066_reg[7]_i_1_n_4 ,\neg_ti1_reg_1066_reg[7]_i_1_n_5 ,\neg_ti1_reg_1066_reg[7]_i_1_n_6 ,\neg_ti1_reg_1066_reg[7]_i_1_n_7 }),
        .S({\neg_ti1_reg_1066[7]_i_2_n_0 ,\neg_ti1_reg_1066[7]_i_3_n_0 ,\neg_ti1_reg_1066[7]_i_4_n_0 ,\neg_ti1_reg_1066[7]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1066_reg[8] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[11]_i_1_n_7 ),
        .Q(neg_ti1_reg_1066[8]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1066_reg[9] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_10660),
        .D(\neg_ti1_reg_1066_reg[11]_i_1_n_6 ),
        .Q(neg_ti1_reg_1066[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[11]_i_2 
       (.I0(neg_mul2_reg_1071[72]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[11]),
        .O(\neg_ti2_reg_1101[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[11]_i_3 
       (.I0(neg_mul2_reg_1071[71]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[10]),
        .O(\neg_ti2_reg_1101[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[11]_i_4 
       (.I0(neg_mul2_reg_1071[70]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[9]),
        .O(\neg_ti2_reg_1101[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[11]_i_5 
       (.I0(neg_mul2_reg_1071[69]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[8]),
        .O(\neg_ti2_reg_1101[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[15]_i_2 
       (.I0(neg_mul2_reg_1071[76]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[15]),
        .O(\neg_ti2_reg_1101[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[15]_i_3 
       (.I0(neg_mul2_reg_1071[75]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[14]),
        .O(\neg_ti2_reg_1101[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[15]_i_4 
       (.I0(neg_mul2_reg_1071[74]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[13]),
        .O(\neg_ti2_reg_1101[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[15]_i_5 
       (.I0(neg_mul2_reg_1071[73]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[12]),
        .O(\neg_ti2_reg_1101[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[19]_i_2 
       (.I0(neg_mul2_reg_1071[80]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[19]),
        .O(\neg_ti2_reg_1101[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[19]_i_3 
       (.I0(neg_mul2_reg_1071[79]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[18]),
        .O(\neg_ti2_reg_1101[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[19]_i_4 
       (.I0(neg_mul2_reg_1071[78]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[17]),
        .O(\neg_ti2_reg_1101[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[19]_i_5 
       (.I0(neg_mul2_reg_1071[77]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[16]),
        .O(\neg_ti2_reg_1101[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[23]_i_2 
       (.I0(neg_mul2_reg_1071[84]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[23]),
        .O(\neg_ti2_reg_1101[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[23]_i_3 
       (.I0(neg_mul2_reg_1071[83]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[22]),
        .O(\neg_ti2_reg_1101[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[23]_i_4 
       (.I0(neg_mul2_reg_1071[82]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[21]),
        .O(\neg_ti2_reg_1101[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[23]_i_5 
       (.I0(neg_mul2_reg_1071[81]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[20]),
        .O(\neg_ti2_reg_1101[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[27]_i_2 
       (.I0(neg_mul2_reg_1071[88]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[27]),
        .O(\neg_ti2_reg_1101[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[27]_i_3 
       (.I0(neg_mul2_reg_1071[87]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[26]),
        .O(\neg_ti2_reg_1101[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[27]_i_4 
       (.I0(neg_mul2_reg_1071[86]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[25]),
        .O(\neg_ti2_reg_1101[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[27]_i_5 
       (.I0(neg_mul2_reg_1071[85]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[24]),
        .O(\neg_ti2_reg_1101[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[31]_i_2 
       (.I0(neg_mul2_reg_1071[92]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[31]),
        .O(\neg_ti2_reg_1101[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[31]_i_3 
       (.I0(neg_mul2_reg_1071[91]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[30]),
        .O(\neg_ti2_reg_1101[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[31]_i_4 
       (.I0(neg_mul2_reg_1071[90]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[29]),
        .O(\neg_ti2_reg_1101[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[31]_i_5 
       (.I0(neg_mul2_reg_1071[89]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[28]),
        .O(\neg_ti2_reg_1101[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[35]_i_2 
       (.I0(neg_mul2_reg_1071[96]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[35]),
        .O(\neg_ti2_reg_1101[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[35]_i_3 
       (.I0(neg_mul2_reg_1071[95]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[34]),
        .O(\neg_ti2_reg_1101[35]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[35]_i_4 
       (.I0(neg_mul2_reg_1071[94]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[33]),
        .O(\neg_ti2_reg_1101[35]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[35]_i_5 
       (.I0(neg_mul2_reg_1071[93]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[32]),
        .O(\neg_ti2_reg_1101[35]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[39]_i_2 
       (.I0(neg_mul2_reg_1071[100]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[39]),
        .O(\neg_ti2_reg_1101[39]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[39]_i_3 
       (.I0(neg_mul2_reg_1071[99]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[38]),
        .O(\neg_ti2_reg_1101[39]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[39]_i_4 
       (.I0(neg_mul2_reg_1071[98]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[37]),
        .O(\neg_ti2_reg_1101[39]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[39]_i_5 
       (.I0(neg_mul2_reg_1071[97]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[36]),
        .O(\neg_ti2_reg_1101[39]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[3]_i_2 
       (.I0(neg_mul2_reg_1071[64]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[3]),
        .O(\neg_ti2_reg_1101[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[3]_i_3 
       (.I0(neg_mul2_reg_1071[63]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[2]),
        .O(\neg_ti2_reg_1101[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[3]_i_4 
       (.I0(neg_mul2_reg_1071[62]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[1]),
        .O(\neg_ti2_reg_1101[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti2_reg_1101[3]_i_5 
       (.I0(neg_mul2_reg_1071[61]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[0]),
        .O(tmp_25_fu_586_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[43]_i_2 
       (.I0(neg_mul2_reg_1071[104]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[43]),
        .O(\neg_ti2_reg_1101[43]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[43]_i_3 
       (.I0(neg_mul2_reg_1071[103]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[42]),
        .O(\neg_ti2_reg_1101[43]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[43]_i_4 
       (.I0(neg_mul2_reg_1071[102]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[41]),
        .O(\neg_ti2_reg_1101[43]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[43]_i_5 
       (.I0(neg_mul2_reg_1071[101]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[40]),
        .O(\neg_ti2_reg_1101[43]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[47]_i_2 
       (.I0(neg_mul2_reg_1071[108]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[47]),
        .O(\neg_ti2_reg_1101[47]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[47]_i_3 
       (.I0(neg_mul2_reg_1071[107]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[46]),
        .O(\neg_ti2_reg_1101[47]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[47]_i_4 
       (.I0(neg_mul2_reg_1071[106]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[45]),
        .O(\neg_ti2_reg_1101[47]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[47]_i_5 
       (.I0(neg_mul2_reg_1071[105]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[44]),
        .O(\neg_ti2_reg_1101[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[51]_i_2 
       (.I0(neg_mul2_reg_1071[112]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[51]),
        .O(\neg_ti2_reg_1101[51]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[51]_i_3 
       (.I0(neg_mul2_reg_1071[111]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[50]),
        .O(\neg_ti2_reg_1101[51]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[51]_i_4 
       (.I0(neg_mul2_reg_1071[110]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[49]),
        .O(\neg_ti2_reg_1101[51]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[51]_i_5 
       (.I0(neg_mul2_reg_1071[109]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[48]),
        .O(\neg_ti2_reg_1101[51]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[55]_i_2 
       (.I0(neg_mul2_reg_1071[116]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[55]),
        .O(\neg_ti2_reg_1101[55]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[55]_i_3 
       (.I0(neg_mul2_reg_1071[115]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[54]),
        .O(\neg_ti2_reg_1101[55]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[55]_i_4 
       (.I0(neg_mul2_reg_1071[114]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[53]),
        .O(\neg_ti2_reg_1101[55]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[55]_i_5 
       (.I0(neg_mul2_reg_1071[113]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[52]),
        .O(\neg_ti2_reg_1101[55]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[58]_i_3 
       (.I0(neg_mul2_reg_1071[117]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[56]),
        .O(\neg_ti2_reg_1101[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[58]_i_4 
       (.I0(neg_mul2_reg_1071[117]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[56]),
        .O(\neg_ti2_reg_1101[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[58]_i_5 
       (.I0(neg_mul2_reg_1071[117]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[56]),
        .O(\neg_ti2_reg_1101[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[7]_i_2 
       (.I0(neg_mul2_reg_1071[68]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[7]),
        .O(\neg_ti2_reg_1101[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[7]_i_3 
       (.I0(neg_mul2_reg_1071[67]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[6]),
        .O(\neg_ti2_reg_1101[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[7]_i_4 
       (.I0(neg_mul2_reg_1071[66]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[5]),
        .O(\neg_ti2_reg_1101[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1101[7]_i_5 
       (.I0(neg_mul2_reg_1071[65]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_33_reg_1031[4]),
        .O(\neg_ti2_reg_1101[7]_i_5_n_0 ));
  FDRE \neg_ti2_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[3]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[0]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[10] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[11]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[10]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[11]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[11]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[11]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[7]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[11]_i_1_n_0 ,\neg_ti2_reg_1101_reg[11]_i_1_n_1 ,\neg_ti2_reg_1101_reg[11]_i_1_n_2 ,\neg_ti2_reg_1101_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[11]_i_1_n_4 ,\neg_ti2_reg_1101_reg[11]_i_1_n_5 ,\neg_ti2_reg_1101_reg[11]_i_1_n_6 ,\neg_ti2_reg_1101_reg[11]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[11]_i_2_n_0 ,\neg_ti2_reg_1101[11]_i_3_n_0 ,\neg_ti2_reg_1101[11]_i_4_n_0 ,\neg_ti2_reg_1101[11]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[15]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[12]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[15]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[13]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[15]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[14]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[15]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[15]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[15]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[11]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[15]_i_1_n_0 ,\neg_ti2_reg_1101_reg[15]_i_1_n_1 ,\neg_ti2_reg_1101_reg[15]_i_1_n_2 ,\neg_ti2_reg_1101_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[15]_i_1_n_4 ,\neg_ti2_reg_1101_reg[15]_i_1_n_5 ,\neg_ti2_reg_1101_reg[15]_i_1_n_6 ,\neg_ti2_reg_1101_reg[15]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[15]_i_2_n_0 ,\neg_ti2_reg_1101[15]_i_3_n_0 ,\neg_ti2_reg_1101[15]_i_4_n_0 ,\neg_ti2_reg_1101[15]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[19]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[16]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[19]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[17]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[19]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[18]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[19]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[19]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[19]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[15]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[19]_i_1_n_0 ,\neg_ti2_reg_1101_reg[19]_i_1_n_1 ,\neg_ti2_reg_1101_reg[19]_i_1_n_2 ,\neg_ti2_reg_1101_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[19]_i_1_n_4 ,\neg_ti2_reg_1101_reg[19]_i_1_n_5 ,\neg_ti2_reg_1101_reg[19]_i_1_n_6 ,\neg_ti2_reg_1101_reg[19]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[19]_i_2_n_0 ,\neg_ti2_reg_1101[19]_i_3_n_0 ,\neg_ti2_reg_1101[19]_i_4_n_0 ,\neg_ti2_reg_1101[19]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[3]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[1]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[23]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[20]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[23]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[21]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[23]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[22]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[23]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[23]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[23]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[19]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[23]_i_1_n_0 ,\neg_ti2_reg_1101_reg[23]_i_1_n_1 ,\neg_ti2_reg_1101_reg[23]_i_1_n_2 ,\neg_ti2_reg_1101_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[23]_i_1_n_4 ,\neg_ti2_reg_1101_reg[23]_i_1_n_5 ,\neg_ti2_reg_1101_reg[23]_i_1_n_6 ,\neg_ti2_reg_1101_reg[23]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[23]_i_2_n_0 ,\neg_ti2_reg_1101[23]_i_3_n_0 ,\neg_ti2_reg_1101[23]_i_4_n_0 ,\neg_ti2_reg_1101[23]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[27]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[24]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[27]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[25]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[27]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[26]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[27]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[27]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[27]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[23]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[27]_i_1_n_0 ,\neg_ti2_reg_1101_reg[27]_i_1_n_1 ,\neg_ti2_reg_1101_reg[27]_i_1_n_2 ,\neg_ti2_reg_1101_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[27]_i_1_n_4 ,\neg_ti2_reg_1101_reg[27]_i_1_n_5 ,\neg_ti2_reg_1101_reg[27]_i_1_n_6 ,\neg_ti2_reg_1101_reg[27]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[27]_i_2_n_0 ,\neg_ti2_reg_1101[27]_i_3_n_0 ,\neg_ti2_reg_1101[27]_i_4_n_0 ,\neg_ti2_reg_1101[27]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[31]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[28]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[31]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[29]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[3]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[2]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[31]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[30]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[31]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[31]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[31]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[27]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[31]_i_1_n_0 ,\neg_ti2_reg_1101_reg[31]_i_1_n_1 ,\neg_ti2_reg_1101_reg[31]_i_1_n_2 ,\neg_ti2_reg_1101_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[31]_i_1_n_4 ,\neg_ti2_reg_1101_reg[31]_i_1_n_5 ,\neg_ti2_reg_1101_reg[31]_i_1_n_6 ,\neg_ti2_reg_1101_reg[31]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[31]_i_2_n_0 ,\neg_ti2_reg_1101[31]_i_3_n_0 ,\neg_ti2_reg_1101[31]_i_4_n_0 ,\neg_ti2_reg_1101[31]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[35]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[32]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[35]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[33]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[34] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[35]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[34]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[35] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[35]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[35]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[35]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[31]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[35]_i_1_n_0 ,\neg_ti2_reg_1101_reg[35]_i_1_n_1 ,\neg_ti2_reg_1101_reg[35]_i_1_n_2 ,\neg_ti2_reg_1101_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[35]_i_1_n_4 ,\neg_ti2_reg_1101_reg[35]_i_1_n_5 ,\neg_ti2_reg_1101_reg[35]_i_1_n_6 ,\neg_ti2_reg_1101_reg[35]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[35]_i_2_n_0 ,\neg_ti2_reg_1101[35]_i_3_n_0 ,\neg_ti2_reg_1101[35]_i_4_n_0 ,\neg_ti2_reg_1101[35]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[36] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[39]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[36]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[37] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[39]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[37]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[38] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[39]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[38]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[39] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[39]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[39]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[39]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[35]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[39]_i_1_n_0 ,\neg_ti2_reg_1101_reg[39]_i_1_n_1 ,\neg_ti2_reg_1101_reg[39]_i_1_n_2 ,\neg_ti2_reg_1101_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[39]_i_1_n_4 ,\neg_ti2_reg_1101_reg[39]_i_1_n_5 ,\neg_ti2_reg_1101_reg[39]_i_1_n_6 ,\neg_ti2_reg_1101_reg[39]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[39]_i_2_n_0 ,\neg_ti2_reg_1101[39]_i_3_n_0 ,\neg_ti2_reg_1101[39]_i_4_n_0 ,\neg_ti2_reg_1101[39]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[3]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[3]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\neg_ti2_reg_1101_reg[3]_i_1_n_0 ,\neg_ti2_reg_1101_reg[3]_i_1_n_1 ,\neg_ti2_reg_1101_reg[3]_i_1_n_2 ,\neg_ti2_reg_1101_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\neg_ti2_reg_1101_reg[3]_i_1_n_4 ,\neg_ti2_reg_1101_reg[3]_i_1_n_5 ,\neg_ti2_reg_1101_reg[3]_i_1_n_6 ,\neg_ti2_reg_1101_reg[3]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[3]_i_2_n_0 ,\neg_ti2_reg_1101[3]_i_3_n_0 ,\neg_ti2_reg_1101[3]_i_4_n_0 ,tmp_25_fu_586_p3}));
  FDRE \neg_ti2_reg_1101_reg[40] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[43]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[40]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[41] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[43]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[41]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[42] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[43]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[42]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[43] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[43]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[43]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[43]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[39]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[43]_i_1_n_0 ,\neg_ti2_reg_1101_reg[43]_i_1_n_1 ,\neg_ti2_reg_1101_reg[43]_i_1_n_2 ,\neg_ti2_reg_1101_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[43]_i_1_n_4 ,\neg_ti2_reg_1101_reg[43]_i_1_n_5 ,\neg_ti2_reg_1101_reg[43]_i_1_n_6 ,\neg_ti2_reg_1101_reg[43]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[43]_i_2_n_0 ,\neg_ti2_reg_1101[43]_i_3_n_0 ,\neg_ti2_reg_1101[43]_i_4_n_0 ,\neg_ti2_reg_1101[43]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[44] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[47]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[44]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[45] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[47]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[45]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[46] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[47]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[46]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[47] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[47]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[47]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[47]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[43]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[47]_i_1_n_0 ,\neg_ti2_reg_1101_reg[47]_i_1_n_1 ,\neg_ti2_reg_1101_reg[47]_i_1_n_2 ,\neg_ti2_reg_1101_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[47]_i_1_n_4 ,\neg_ti2_reg_1101_reg[47]_i_1_n_5 ,\neg_ti2_reg_1101_reg[47]_i_1_n_6 ,\neg_ti2_reg_1101_reg[47]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[47]_i_2_n_0 ,\neg_ti2_reg_1101[47]_i_3_n_0 ,\neg_ti2_reg_1101[47]_i_4_n_0 ,\neg_ti2_reg_1101[47]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[48] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[51]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[48]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[49] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[51]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[49]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[7]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[4]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[50] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[51]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[50]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[51] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[51]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[51]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[51]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[47]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[51]_i_1_n_0 ,\neg_ti2_reg_1101_reg[51]_i_1_n_1 ,\neg_ti2_reg_1101_reg[51]_i_1_n_2 ,\neg_ti2_reg_1101_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[51]_i_1_n_4 ,\neg_ti2_reg_1101_reg[51]_i_1_n_5 ,\neg_ti2_reg_1101_reg[51]_i_1_n_6 ,\neg_ti2_reg_1101_reg[51]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[51]_i_2_n_0 ,\neg_ti2_reg_1101[51]_i_3_n_0 ,\neg_ti2_reg_1101[51]_i_4_n_0 ,\neg_ti2_reg_1101[51]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[52] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[55]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[52]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[53] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[55]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[53]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[54] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[55]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[54]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[55] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[55]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[55]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[55]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[51]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[55]_i_1_n_0 ,\neg_ti2_reg_1101_reg[55]_i_1_n_1 ,\neg_ti2_reg_1101_reg[55]_i_1_n_2 ,\neg_ti2_reg_1101_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[55]_i_1_n_4 ,\neg_ti2_reg_1101_reg[55]_i_1_n_5 ,\neg_ti2_reg_1101_reg[55]_i_1_n_6 ,\neg_ti2_reg_1101_reg[55]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[55]_i_2_n_0 ,\neg_ti2_reg_1101[55]_i_3_n_0 ,\neg_ti2_reg_1101[55]_i_4_n_0 ,\neg_ti2_reg_1101[55]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[56] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[58]_i_2_n_7 ),
        .Q(neg_ti2_reg_1101[56]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[57] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[58]_i_2_n_6 ),
        .Q(neg_ti2_reg_1101[57]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[58] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[58]_i_2_n_5 ),
        .Q(neg_ti2_reg_1101[58]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[58]_i_2 
       (.CI(\neg_ti2_reg_1101_reg[55]_i_1_n_0 ),
        .CO({\NLW_neg_ti2_reg_1101_reg[58]_i_2_CO_UNCONNECTED [3:2],\neg_ti2_reg_1101_reg[58]_i_2_n_2 ,\neg_ti2_reg_1101_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti2_reg_1101_reg[58]_i_2_O_UNCONNECTED [3],\neg_ti2_reg_1101_reg[58]_i_2_n_5 ,\neg_ti2_reg_1101_reg[58]_i_2_n_6 ,\neg_ti2_reg_1101_reg[58]_i_2_n_7 }),
        .S({1'b0,\neg_ti2_reg_1101[58]_i_3_n_0 ,\neg_ti2_reg_1101[58]_i_4_n_0 ,\neg_ti2_reg_1101[58]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[7]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[5]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[7]_i_1_n_5 ),
        .Q(neg_ti2_reg_1101[6]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[7]_i_1_n_4 ),
        .Q(neg_ti2_reg_1101[7]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1101_reg[7]_i_1 
       (.CI(\neg_ti2_reg_1101_reg[3]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1101_reg[7]_i_1_n_0 ,\neg_ti2_reg_1101_reg[7]_i_1_n_1 ,\neg_ti2_reg_1101_reg[7]_i_1_n_2 ,\neg_ti2_reg_1101_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1101_reg[7]_i_1_n_4 ,\neg_ti2_reg_1101_reg[7]_i_1_n_5 ,\neg_ti2_reg_1101_reg[7]_i_1_n_6 ,\neg_ti2_reg_1101_reg[7]_i_1_n_7 }),
        .S({\neg_ti2_reg_1101[7]_i_2_n_0 ,\neg_ti2_reg_1101[7]_i_3_n_0 ,\neg_ti2_reg_1101[7]_i_4_n_0 ,\neg_ti2_reg_1101[7]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1101_reg[8] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[11]_i_1_n_7 ),
        .Q(neg_ti2_reg_1101[8]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1101_reg[9] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11010),
        .D(\neg_ti2_reg_1101_reg[11]_i_1_n_6 ),
        .Q(neg_ti2_reg_1101[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[11]_i_2 
       (.I0(neg_mul7_reg_1076[72]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[11]),
        .O(\neg_ti3_reg_1111[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[11]_i_3 
       (.I0(neg_mul7_reg_1076[71]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[10]),
        .O(\neg_ti3_reg_1111[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[11]_i_4 
       (.I0(neg_mul7_reg_1076[70]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[9]),
        .O(\neg_ti3_reg_1111[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[11]_i_5 
       (.I0(neg_mul7_reg_1076[69]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[8]),
        .O(\neg_ti3_reg_1111[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[15]_i_2 
       (.I0(neg_mul7_reg_1076[76]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[15]),
        .O(\neg_ti3_reg_1111[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[15]_i_3 
       (.I0(neg_mul7_reg_1076[75]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[14]),
        .O(\neg_ti3_reg_1111[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[15]_i_4 
       (.I0(neg_mul7_reg_1076[74]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[13]),
        .O(\neg_ti3_reg_1111[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[15]_i_5 
       (.I0(neg_mul7_reg_1076[73]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[12]),
        .O(\neg_ti3_reg_1111[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[19]_i_2 
       (.I0(neg_mul7_reg_1076[80]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[19]),
        .O(\neg_ti3_reg_1111[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[19]_i_3 
       (.I0(neg_mul7_reg_1076[79]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[18]),
        .O(\neg_ti3_reg_1111[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[19]_i_4 
       (.I0(neg_mul7_reg_1076[78]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[17]),
        .O(\neg_ti3_reg_1111[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[19]_i_5 
       (.I0(neg_mul7_reg_1076[77]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[16]),
        .O(\neg_ti3_reg_1111[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[23]_i_2 
       (.I0(neg_mul7_reg_1076[84]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[23]),
        .O(\neg_ti3_reg_1111[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[23]_i_3 
       (.I0(neg_mul7_reg_1076[83]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[22]),
        .O(\neg_ti3_reg_1111[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[23]_i_4 
       (.I0(neg_mul7_reg_1076[82]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[21]),
        .O(\neg_ti3_reg_1111[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[23]_i_5 
       (.I0(neg_mul7_reg_1076[81]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[20]),
        .O(\neg_ti3_reg_1111[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[27]_i_2 
       (.I0(neg_mul7_reg_1076[88]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[27]),
        .O(\neg_ti3_reg_1111[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[27]_i_3 
       (.I0(neg_mul7_reg_1076[87]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[26]),
        .O(\neg_ti3_reg_1111[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[27]_i_4 
       (.I0(neg_mul7_reg_1076[86]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[25]),
        .O(\neg_ti3_reg_1111[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[27]_i_5 
       (.I0(neg_mul7_reg_1076[85]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[24]),
        .O(\neg_ti3_reg_1111[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[31]_i_2 
       (.I0(neg_mul7_reg_1076[92]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[31]),
        .O(\neg_ti3_reg_1111[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[31]_i_3 
       (.I0(neg_mul7_reg_1076[91]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[30]),
        .O(\neg_ti3_reg_1111[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[31]_i_4 
       (.I0(neg_mul7_reg_1076[90]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[29]),
        .O(\neg_ti3_reg_1111[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[31]_i_5 
       (.I0(neg_mul7_reg_1076[89]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[28]),
        .O(\neg_ti3_reg_1111[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[35]_i_2 
       (.I0(neg_mul7_reg_1076[96]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[35]),
        .O(\neg_ti3_reg_1111[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[35]_i_3 
       (.I0(neg_mul7_reg_1076[95]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[34]),
        .O(\neg_ti3_reg_1111[35]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[35]_i_4 
       (.I0(neg_mul7_reg_1076[94]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[33]),
        .O(\neg_ti3_reg_1111[35]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[35]_i_5 
       (.I0(neg_mul7_reg_1076[93]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[32]),
        .O(\neg_ti3_reg_1111[35]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[39]_i_2 
       (.I0(neg_mul7_reg_1076[100]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[39]),
        .O(\neg_ti3_reg_1111[39]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[39]_i_3 
       (.I0(neg_mul7_reg_1076[99]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[38]),
        .O(\neg_ti3_reg_1111[39]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[39]_i_4 
       (.I0(neg_mul7_reg_1076[98]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[37]),
        .O(\neg_ti3_reg_1111[39]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[39]_i_5 
       (.I0(neg_mul7_reg_1076[97]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[36]),
        .O(\neg_ti3_reg_1111[39]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[3]_i_2 
       (.I0(neg_mul7_reg_1076[64]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[3]),
        .O(\neg_ti3_reg_1111[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[3]_i_3 
       (.I0(neg_mul7_reg_1076[63]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[2]),
        .O(\neg_ti3_reg_1111[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[3]_i_4 
       (.I0(neg_mul7_reg_1076[62]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[1]),
        .O(\neg_ti3_reg_1111[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti3_reg_1111[3]_i_5 
       (.I0(neg_mul7_reg_1076[61]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[0]),
        .O(tmp_28_fu_615_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[43]_i_2 
       (.I0(neg_mul7_reg_1076[104]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[43]),
        .O(\neg_ti3_reg_1111[43]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[43]_i_3 
       (.I0(neg_mul7_reg_1076[103]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[42]),
        .O(\neg_ti3_reg_1111[43]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[43]_i_4 
       (.I0(neg_mul7_reg_1076[102]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[41]),
        .O(\neg_ti3_reg_1111[43]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[43]_i_5 
       (.I0(neg_mul7_reg_1076[101]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[40]),
        .O(\neg_ti3_reg_1111[43]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[47]_i_2 
       (.I0(neg_mul7_reg_1076[108]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[47]),
        .O(\neg_ti3_reg_1111[47]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[47]_i_3 
       (.I0(neg_mul7_reg_1076[107]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[46]),
        .O(\neg_ti3_reg_1111[47]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[47]_i_4 
       (.I0(neg_mul7_reg_1076[106]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[45]),
        .O(\neg_ti3_reg_1111[47]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[47]_i_5 
       (.I0(neg_mul7_reg_1076[105]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[44]),
        .O(\neg_ti3_reg_1111[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[51]_i_2 
       (.I0(neg_mul7_reg_1076[112]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[51]),
        .O(\neg_ti3_reg_1111[51]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[51]_i_3 
       (.I0(neg_mul7_reg_1076[111]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[50]),
        .O(\neg_ti3_reg_1111[51]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[51]_i_4 
       (.I0(neg_mul7_reg_1076[110]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[49]),
        .O(\neg_ti3_reg_1111[51]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[51]_i_5 
       (.I0(neg_mul7_reg_1076[109]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[48]),
        .O(\neg_ti3_reg_1111[51]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[55]_i_2 
       (.I0(neg_mul7_reg_1076[116]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[55]),
        .O(\neg_ti3_reg_1111[55]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[55]_i_3 
       (.I0(neg_mul7_reg_1076[115]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[54]),
        .O(\neg_ti3_reg_1111[55]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[55]_i_4 
       (.I0(neg_mul7_reg_1076[114]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[53]),
        .O(\neg_ti3_reg_1111[55]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[55]_i_5 
       (.I0(neg_mul7_reg_1076[113]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[52]),
        .O(\neg_ti3_reg_1111[55]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[58]_i_3 
       (.I0(neg_mul7_reg_1076[117]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[56]),
        .O(\neg_ti3_reg_1111[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[58]_i_4 
       (.I0(neg_mul7_reg_1076[117]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[56]),
        .O(\neg_ti3_reg_1111[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[58]_i_5 
       (.I0(neg_mul7_reg_1076[117]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[56]),
        .O(\neg_ti3_reg_1111[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[7]_i_2 
       (.I0(neg_mul7_reg_1076[68]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[7]),
        .O(\neg_ti3_reg_1111[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[7]_i_3 
       (.I0(neg_mul7_reg_1076[67]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[6]),
        .O(\neg_ti3_reg_1111[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[7]_i_4 
       (.I0(neg_mul7_reg_1076[66]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[5]),
        .O(\neg_ti3_reg_1111[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1111[7]_i_5 
       (.I0(neg_mul7_reg_1076[65]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_36_reg_1041[4]),
        .O(\neg_ti3_reg_1111[7]_i_5_n_0 ));
  FDRE \neg_ti3_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[3]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[0]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[10] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[11]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[10]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[11]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[11]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[11]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[7]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[11]_i_1_n_0 ,\neg_ti3_reg_1111_reg[11]_i_1_n_1 ,\neg_ti3_reg_1111_reg[11]_i_1_n_2 ,\neg_ti3_reg_1111_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[11]_i_1_n_4 ,\neg_ti3_reg_1111_reg[11]_i_1_n_5 ,\neg_ti3_reg_1111_reg[11]_i_1_n_6 ,\neg_ti3_reg_1111_reg[11]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[11]_i_2_n_0 ,\neg_ti3_reg_1111[11]_i_3_n_0 ,\neg_ti3_reg_1111[11]_i_4_n_0 ,\neg_ti3_reg_1111[11]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[15]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[12]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[15]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[13]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[15]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[14]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[15]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[15]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[15]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[11]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[15]_i_1_n_0 ,\neg_ti3_reg_1111_reg[15]_i_1_n_1 ,\neg_ti3_reg_1111_reg[15]_i_1_n_2 ,\neg_ti3_reg_1111_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[15]_i_1_n_4 ,\neg_ti3_reg_1111_reg[15]_i_1_n_5 ,\neg_ti3_reg_1111_reg[15]_i_1_n_6 ,\neg_ti3_reg_1111_reg[15]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[15]_i_2_n_0 ,\neg_ti3_reg_1111[15]_i_3_n_0 ,\neg_ti3_reg_1111[15]_i_4_n_0 ,\neg_ti3_reg_1111[15]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[19]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[16]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[19]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[17]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[19]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[18]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[19]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[19]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[19]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[15]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[19]_i_1_n_0 ,\neg_ti3_reg_1111_reg[19]_i_1_n_1 ,\neg_ti3_reg_1111_reg[19]_i_1_n_2 ,\neg_ti3_reg_1111_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[19]_i_1_n_4 ,\neg_ti3_reg_1111_reg[19]_i_1_n_5 ,\neg_ti3_reg_1111_reg[19]_i_1_n_6 ,\neg_ti3_reg_1111_reg[19]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[19]_i_2_n_0 ,\neg_ti3_reg_1111[19]_i_3_n_0 ,\neg_ti3_reg_1111[19]_i_4_n_0 ,\neg_ti3_reg_1111[19]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[3]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[1]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[23]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[20]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[23]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[21]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[23]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[22]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[23]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[23]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[23]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[19]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[23]_i_1_n_0 ,\neg_ti3_reg_1111_reg[23]_i_1_n_1 ,\neg_ti3_reg_1111_reg[23]_i_1_n_2 ,\neg_ti3_reg_1111_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[23]_i_1_n_4 ,\neg_ti3_reg_1111_reg[23]_i_1_n_5 ,\neg_ti3_reg_1111_reg[23]_i_1_n_6 ,\neg_ti3_reg_1111_reg[23]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[23]_i_2_n_0 ,\neg_ti3_reg_1111[23]_i_3_n_0 ,\neg_ti3_reg_1111[23]_i_4_n_0 ,\neg_ti3_reg_1111[23]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[27]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[24]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[27]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[25]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[27]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[26]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[27]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[27]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[27]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[23]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[27]_i_1_n_0 ,\neg_ti3_reg_1111_reg[27]_i_1_n_1 ,\neg_ti3_reg_1111_reg[27]_i_1_n_2 ,\neg_ti3_reg_1111_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[27]_i_1_n_4 ,\neg_ti3_reg_1111_reg[27]_i_1_n_5 ,\neg_ti3_reg_1111_reg[27]_i_1_n_6 ,\neg_ti3_reg_1111_reg[27]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[27]_i_2_n_0 ,\neg_ti3_reg_1111[27]_i_3_n_0 ,\neg_ti3_reg_1111[27]_i_4_n_0 ,\neg_ti3_reg_1111[27]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[31]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[28]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[31]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[29]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[3]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[2]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[31]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[30]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[31]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[31]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[31]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[27]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[31]_i_1_n_0 ,\neg_ti3_reg_1111_reg[31]_i_1_n_1 ,\neg_ti3_reg_1111_reg[31]_i_1_n_2 ,\neg_ti3_reg_1111_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[31]_i_1_n_4 ,\neg_ti3_reg_1111_reg[31]_i_1_n_5 ,\neg_ti3_reg_1111_reg[31]_i_1_n_6 ,\neg_ti3_reg_1111_reg[31]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[31]_i_2_n_0 ,\neg_ti3_reg_1111[31]_i_3_n_0 ,\neg_ti3_reg_1111[31]_i_4_n_0 ,\neg_ti3_reg_1111[31]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[35]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[32]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[35]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[33]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[34] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[35]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[34]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[35] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[35]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[35]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[35]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[31]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[35]_i_1_n_0 ,\neg_ti3_reg_1111_reg[35]_i_1_n_1 ,\neg_ti3_reg_1111_reg[35]_i_1_n_2 ,\neg_ti3_reg_1111_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[35]_i_1_n_4 ,\neg_ti3_reg_1111_reg[35]_i_1_n_5 ,\neg_ti3_reg_1111_reg[35]_i_1_n_6 ,\neg_ti3_reg_1111_reg[35]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[35]_i_2_n_0 ,\neg_ti3_reg_1111[35]_i_3_n_0 ,\neg_ti3_reg_1111[35]_i_4_n_0 ,\neg_ti3_reg_1111[35]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[36] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[39]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[36]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[37] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[39]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[37]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[38] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[39]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[38]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[39] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[39]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[39]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[39]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[35]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[39]_i_1_n_0 ,\neg_ti3_reg_1111_reg[39]_i_1_n_1 ,\neg_ti3_reg_1111_reg[39]_i_1_n_2 ,\neg_ti3_reg_1111_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[39]_i_1_n_4 ,\neg_ti3_reg_1111_reg[39]_i_1_n_5 ,\neg_ti3_reg_1111_reg[39]_i_1_n_6 ,\neg_ti3_reg_1111_reg[39]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[39]_i_2_n_0 ,\neg_ti3_reg_1111[39]_i_3_n_0 ,\neg_ti3_reg_1111[39]_i_4_n_0 ,\neg_ti3_reg_1111[39]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[3]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[3]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\neg_ti3_reg_1111_reg[3]_i_1_n_0 ,\neg_ti3_reg_1111_reg[3]_i_1_n_1 ,\neg_ti3_reg_1111_reg[3]_i_1_n_2 ,\neg_ti3_reg_1111_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\neg_ti3_reg_1111_reg[3]_i_1_n_4 ,\neg_ti3_reg_1111_reg[3]_i_1_n_5 ,\neg_ti3_reg_1111_reg[3]_i_1_n_6 ,\neg_ti3_reg_1111_reg[3]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[3]_i_2_n_0 ,\neg_ti3_reg_1111[3]_i_3_n_0 ,\neg_ti3_reg_1111[3]_i_4_n_0 ,tmp_28_fu_615_p3}));
  FDRE \neg_ti3_reg_1111_reg[40] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[43]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[40]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[41] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[43]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[41]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[42] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[43]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[42]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[43] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[43]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[43]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[43]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[39]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[43]_i_1_n_0 ,\neg_ti3_reg_1111_reg[43]_i_1_n_1 ,\neg_ti3_reg_1111_reg[43]_i_1_n_2 ,\neg_ti3_reg_1111_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[43]_i_1_n_4 ,\neg_ti3_reg_1111_reg[43]_i_1_n_5 ,\neg_ti3_reg_1111_reg[43]_i_1_n_6 ,\neg_ti3_reg_1111_reg[43]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[43]_i_2_n_0 ,\neg_ti3_reg_1111[43]_i_3_n_0 ,\neg_ti3_reg_1111[43]_i_4_n_0 ,\neg_ti3_reg_1111[43]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[44] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[47]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[44]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[45] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[47]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[45]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[46] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[47]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[46]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[47] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[47]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[47]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[47]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[43]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[47]_i_1_n_0 ,\neg_ti3_reg_1111_reg[47]_i_1_n_1 ,\neg_ti3_reg_1111_reg[47]_i_1_n_2 ,\neg_ti3_reg_1111_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[47]_i_1_n_4 ,\neg_ti3_reg_1111_reg[47]_i_1_n_5 ,\neg_ti3_reg_1111_reg[47]_i_1_n_6 ,\neg_ti3_reg_1111_reg[47]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[47]_i_2_n_0 ,\neg_ti3_reg_1111[47]_i_3_n_0 ,\neg_ti3_reg_1111[47]_i_4_n_0 ,\neg_ti3_reg_1111[47]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[48] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[51]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[48]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[49] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[51]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[49]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[7]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[4]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[50] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[51]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[50]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[51] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[51]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[51]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[51]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[47]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[51]_i_1_n_0 ,\neg_ti3_reg_1111_reg[51]_i_1_n_1 ,\neg_ti3_reg_1111_reg[51]_i_1_n_2 ,\neg_ti3_reg_1111_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[51]_i_1_n_4 ,\neg_ti3_reg_1111_reg[51]_i_1_n_5 ,\neg_ti3_reg_1111_reg[51]_i_1_n_6 ,\neg_ti3_reg_1111_reg[51]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[51]_i_2_n_0 ,\neg_ti3_reg_1111[51]_i_3_n_0 ,\neg_ti3_reg_1111[51]_i_4_n_0 ,\neg_ti3_reg_1111[51]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[52] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[55]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[52]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[53] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[55]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[53]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[54] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[55]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[54]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[55] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[55]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[55]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[55]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[51]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[55]_i_1_n_0 ,\neg_ti3_reg_1111_reg[55]_i_1_n_1 ,\neg_ti3_reg_1111_reg[55]_i_1_n_2 ,\neg_ti3_reg_1111_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[55]_i_1_n_4 ,\neg_ti3_reg_1111_reg[55]_i_1_n_5 ,\neg_ti3_reg_1111_reg[55]_i_1_n_6 ,\neg_ti3_reg_1111_reg[55]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[55]_i_2_n_0 ,\neg_ti3_reg_1111[55]_i_3_n_0 ,\neg_ti3_reg_1111[55]_i_4_n_0 ,\neg_ti3_reg_1111[55]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[56] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[58]_i_2_n_7 ),
        .Q(neg_ti3_reg_1111[56]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[57] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[58]_i_2_n_6 ),
        .Q(neg_ti3_reg_1111[57]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[58] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[58]_i_2_n_5 ),
        .Q(neg_ti3_reg_1111[58]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[58]_i_2 
       (.CI(\neg_ti3_reg_1111_reg[55]_i_1_n_0 ),
        .CO({\NLW_neg_ti3_reg_1111_reg[58]_i_2_CO_UNCONNECTED [3:2],\neg_ti3_reg_1111_reg[58]_i_2_n_2 ,\neg_ti3_reg_1111_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti3_reg_1111_reg[58]_i_2_O_UNCONNECTED [3],\neg_ti3_reg_1111_reg[58]_i_2_n_5 ,\neg_ti3_reg_1111_reg[58]_i_2_n_6 ,\neg_ti3_reg_1111_reg[58]_i_2_n_7 }),
        .S({1'b0,\neg_ti3_reg_1111[58]_i_3_n_0 ,\neg_ti3_reg_1111[58]_i_4_n_0 ,\neg_ti3_reg_1111[58]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[7]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[5]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[6] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[7]_i_1_n_5 ),
        .Q(neg_ti3_reg_1111[6]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[7] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[7]_i_1_n_4 ),
        .Q(neg_ti3_reg_1111[7]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1111_reg[7]_i_1 
       (.CI(\neg_ti3_reg_1111_reg[3]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1111_reg[7]_i_1_n_0 ,\neg_ti3_reg_1111_reg[7]_i_1_n_1 ,\neg_ti3_reg_1111_reg[7]_i_1_n_2 ,\neg_ti3_reg_1111_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1111_reg[7]_i_1_n_4 ,\neg_ti3_reg_1111_reg[7]_i_1_n_5 ,\neg_ti3_reg_1111_reg[7]_i_1_n_6 ,\neg_ti3_reg_1111_reg[7]_i_1_n_7 }),
        .S({\neg_ti3_reg_1111[7]_i_2_n_0 ,\neg_ti3_reg_1111[7]_i_3_n_0 ,\neg_ti3_reg_1111[7]_i_4_n_0 ,\neg_ti3_reg_1111[7]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1111_reg[8] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[11]_i_1_n_7 ),
        .Q(neg_ti3_reg_1111[8]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1111_reg[9] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_11110),
        .D(\neg_ti3_reg_1111_reg[11]_i_1_n_6 ),
        .Q(neg_ti3_reg_1111[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[11]_i_2 
       (.I0(neg_mul_reg_1081[72]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[11]),
        .O(\neg_ti_reg_1121[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[11]_i_3 
       (.I0(neg_mul_reg_1081[71]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[10]),
        .O(\neg_ti_reg_1121[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[11]_i_4 
       (.I0(neg_mul_reg_1081[70]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[9]),
        .O(\neg_ti_reg_1121[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[11]_i_5 
       (.I0(neg_mul_reg_1081[69]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[8]),
        .O(\neg_ti_reg_1121[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[15]_i_2 
       (.I0(neg_mul_reg_1081[76]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[15]),
        .O(\neg_ti_reg_1121[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[15]_i_3 
       (.I0(neg_mul_reg_1081[75]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[14]),
        .O(\neg_ti_reg_1121[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[15]_i_4 
       (.I0(neg_mul_reg_1081[74]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[13]),
        .O(\neg_ti_reg_1121[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[15]_i_5 
       (.I0(neg_mul_reg_1081[73]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[12]),
        .O(\neg_ti_reg_1121[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[19]_i_2 
       (.I0(neg_mul_reg_1081[80]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[19]),
        .O(\neg_ti_reg_1121[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[19]_i_3 
       (.I0(neg_mul_reg_1081[79]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[18]),
        .O(\neg_ti_reg_1121[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[19]_i_4 
       (.I0(neg_mul_reg_1081[78]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[17]),
        .O(\neg_ti_reg_1121[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[19]_i_5 
       (.I0(neg_mul_reg_1081[77]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[16]),
        .O(\neg_ti_reg_1121[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[23]_i_2 
       (.I0(neg_mul_reg_1081[84]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[23]),
        .O(\neg_ti_reg_1121[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[23]_i_3 
       (.I0(neg_mul_reg_1081[83]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[22]),
        .O(\neg_ti_reg_1121[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[23]_i_4 
       (.I0(neg_mul_reg_1081[82]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[21]),
        .O(\neg_ti_reg_1121[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[23]_i_5 
       (.I0(neg_mul_reg_1081[81]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[20]),
        .O(\neg_ti_reg_1121[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[27]_i_2 
       (.I0(neg_mul_reg_1081[88]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[27]),
        .O(\neg_ti_reg_1121[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[27]_i_3 
       (.I0(neg_mul_reg_1081[87]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[26]),
        .O(\neg_ti_reg_1121[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[27]_i_4 
       (.I0(neg_mul_reg_1081[86]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[25]),
        .O(\neg_ti_reg_1121[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[27]_i_5 
       (.I0(neg_mul_reg_1081[85]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[24]),
        .O(\neg_ti_reg_1121[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[31]_i_2 
       (.I0(neg_mul_reg_1081[92]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[31]),
        .O(\neg_ti_reg_1121[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[31]_i_3 
       (.I0(neg_mul_reg_1081[91]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[30]),
        .O(\neg_ti_reg_1121[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[31]_i_4 
       (.I0(neg_mul_reg_1081[90]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[29]),
        .O(\neg_ti_reg_1121[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[31]_i_5 
       (.I0(neg_mul_reg_1081[89]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[28]),
        .O(\neg_ti_reg_1121[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[35]_i_2 
       (.I0(neg_mul_reg_1081[96]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[35]),
        .O(\neg_ti_reg_1121[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[35]_i_3 
       (.I0(neg_mul_reg_1081[95]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[34]),
        .O(\neg_ti_reg_1121[35]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[35]_i_4 
       (.I0(neg_mul_reg_1081[94]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[33]),
        .O(\neg_ti_reg_1121[35]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[35]_i_5 
       (.I0(neg_mul_reg_1081[93]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[32]),
        .O(\neg_ti_reg_1121[35]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[39]_i_2 
       (.I0(neg_mul_reg_1081[100]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[39]),
        .O(\neg_ti_reg_1121[39]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[39]_i_3 
       (.I0(neg_mul_reg_1081[99]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[38]),
        .O(\neg_ti_reg_1121[39]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[39]_i_4 
       (.I0(neg_mul_reg_1081[98]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[37]),
        .O(\neg_ti_reg_1121[39]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[39]_i_5 
       (.I0(neg_mul_reg_1081[97]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[36]),
        .O(\neg_ti_reg_1121[39]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[3]_i_2 
       (.I0(neg_mul_reg_1081[64]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[3]),
        .O(\neg_ti_reg_1121[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[3]_i_3 
       (.I0(neg_mul_reg_1081[63]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[2]),
        .O(\neg_ti_reg_1121[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[3]_i_4 
       (.I0(neg_mul_reg_1081[62]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[1]),
        .O(\neg_ti_reg_1121[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti_reg_1121[3]_i_5 
       (.I0(neg_mul_reg_1081[61]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[0]),
        .O(tmp_31_fu_644_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[43]_i_2 
       (.I0(neg_mul_reg_1081[104]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[43]),
        .O(\neg_ti_reg_1121[43]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[43]_i_3 
       (.I0(neg_mul_reg_1081[103]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[42]),
        .O(\neg_ti_reg_1121[43]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[43]_i_4 
       (.I0(neg_mul_reg_1081[102]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[41]),
        .O(\neg_ti_reg_1121[43]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[43]_i_5 
       (.I0(neg_mul_reg_1081[101]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[40]),
        .O(\neg_ti_reg_1121[43]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[47]_i_2 
       (.I0(neg_mul_reg_1081[108]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[47]),
        .O(\neg_ti_reg_1121[47]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[47]_i_3 
       (.I0(neg_mul_reg_1081[107]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[46]),
        .O(\neg_ti_reg_1121[47]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[47]_i_4 
       (.I0(neg_mul_reg_1081[106]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[45]),
        .O(\neg_ti_reg_1121[47]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[47]_i_5 
       (.I0(neg_mul_reg_1081[105]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[44]),
        .O(\neg_ti_reg_1121[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[51]_i_2 
       (.I0(neg_mul_reg_1081[112]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[51]),
        .O(\neg_ti_reg_1121[51]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[51]_i_3 
       (.I0(neg_mul_reg_1081[111]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[50]),
        .O(\neg_ti_reg_1121[51]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[51]_i_4 
       (.I0(neg_mul_reg_1081[110]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[49]),
        .O(\neg_ti_reg_1121[51]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[51]_i_5 
       (.I0(neg_mul_reg_1081[109]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[48]),
        .O(\neg_ti_reg_1121[51]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[55]_i_2 
       (.I0(neg_mul_reg_1081[116]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[55]),
        .O(\neg_ti_reg_1121[55]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[55]_i_3 
       (.I0(neg_mul_reg_1081[115]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[54]),
        .O(\neg_ti_reg_1121[55]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[55]_i_4 
       (.I0(neg_mul_reg_1081[114]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[53]),
        .O(\neg_ti_reg_1121[55]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[55]_i_5 
       (.I0(neg_mul_reg_1081[113]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[52]),
        .O(\neg_ti_reg_1121[55]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[58]_i_3 
       (.I0(neg_mul_reg_1081[118]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[57]),
        .O(\neg_ti_reg_1121[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[58]_i_4 
       (.I0(neg_mul_reg_1081[118]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[57]),
        .O(\neg_ti_reg_1121[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[58]_i_5 
       (.I0(neg_mul_reg_1081[117]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[56]),
        .O(\neg_ti_reg_1121[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[7]_i_2 
       (.I0(neg_mul_reg_1081[68]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[7]),
        .O(\neg_ti_reg_1121[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[7]_i_3 
       (.I0(neg_mul_reg_1081[67]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[6]),
        .O(\neg_ti_reg_1121[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[7]_i_4 
       (.I0(neg_mul_reg_1081[66]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[5]),
        .O(\neg_ti_reg_1121[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1121[7]_i_5 
       (.I0(neg_mul_reg_1081[65]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_40_reg_1051[4]),
        .O(\neg_ti_reg_1121[7]_i_5_n_0 ));
  FDRE \neg_ti_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[3]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[0]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[11]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[10]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[11]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[11]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[11]_i_1 
       (.CI(\neg_ti_reg_1121_reg[7]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[11]_i_1_n_0 ,\neg_ti_reg_1121_reg[11]_i_1_n_1 ,\neg_ti_reg_1121_reg[11]_i_1_n_2 ,\neg_ti_reg_1121_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[11]_i_1_n_4 ,\neg_ti_reg_1121_reg[11]_i_1_n_5 ,\neg_ti_reg_1121_reg[11]_i_1_n_6 ,\neg_ti_reg_1121_reg[11]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[11]_i_2_n_0 ,\neg_ti_reg_1121[11]_i_3_n_0 ,\neg_ti_reg_1121[11]_i_4_n_0 ,\neg_ti_reg_1121[11]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[15]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[12]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[15]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[13]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[15]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[14]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[15]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[15]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[15]_i_1 
       (.CI(\neg_ti_reg_1121_reg[11]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[15]_i_1_n_0 ,\neg_ti_reg_1121_reg[15]_i_1_n_1 ,\neg_ti_reg_1121_reg[15]_i_1_n_2 ,\neg_ti_reg_1121_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[15]_i_1_n_4 ,\neg_ti_reg_1121_reg[15]_i_1_n_5 ,\neg_ti_reg_1121_reg[15]_i_1_n_6 ,\neg_ti_reg_1121_reg[15]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[15]_i_2_n_0 ,\neg_ti_reg_1121[15]_i_3_n_0 ,\neg_ti_reg_1121[15]_i_4_n_0 ,\neg_ti_reg_1121[15]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[19]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[16]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[19]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[17]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[19]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[18]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[19]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[19]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[19]_i_1 
       (.CI(\neg_ti_reg_1121_reg[15]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[19]_i_1_n_0 ,\neg_ti_reg_1121_reg[19]_i_1_n_1 ,\neg_ti_reg_1121_reg[19]_i_1_n_2 ,\neg_ti_reg_1121_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[19]_i_1_n_4 ,\neg_ti_reg_1121_reg[19]_i_1_n_5 ,\neg_ti_reg_1121_reg[19]_i_1_n_6 ,\neg_ti_reg_1121_reg[19]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[19]_i_2_n_0 ,\neg_ti_reg_1121[19]_i_3_n_0 ,\neg_ti_reg_1121[19]_i_4_n_0 ,\neg_ti_reg_1121[19]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[3]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[1]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[23]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[20]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[23]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[21]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[23]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[22]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[23]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[23]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[23]_i_1 
       (.CI(\neg_ti_reg_1121_reg[19]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[23]_i_1_n_0 ,\neg_ti_reg_1121_reg[23]_i_1_n_1 ,\neg_ti_reg_1121_reg[23]_i_1_n_2 ,\neg_ti_reg_1121_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[23]_i_1_n_4 ,\neg_ti_reg_1121_reg[23]_i_1_n_5 ,\neg_ti_reg_1121_reg[23]_i_1_n_6 ,\neg_ti_reg_1121_reg[23]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[23]_i_2_n_0 ,\neg_ti_reg_1121[23]_i_3_n_0 ,\neg_ti_reg_1121[23]_i_4_n_0 ,\neg_ti_reg_1121[23]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[27]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[24]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[27]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[25]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[27]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[26]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[27]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[27]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[27]_i_1 
       (.CI(\neg_ti_reg_1121_reg[23]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[27]_i_1_n_0 ,\neg_ti_reg_1121_reg[27]_i_1_n_1 ,\neg_ti_reg_1121_reg[27]_i_1_n_2 ,\neg_ti_reg_1121_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[27]_i_1_n_4 ,\neg_ti_reg_1121_reg[27]_i_1_n_5 ,\neg_ti_reg_1121_reg[27]_i_1_n_6 ,\neg_ti_reg_1121_reg[27]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[27]_i_2_n_0 ,\neg_ti_reg_1121[27]_i_3_n_0 ,\neg_ti_reg_1121[27]_i_4_n_0 ,\neg_ti_reg_1121[27]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[31]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[28]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[31]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[29]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[3]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[2]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[31]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[30]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[31]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[31]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[31]_i_1 
       (.CI(\neg_ti_reg_1121_reg[27]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[31]_i_1_n_0 ,\neg_ti_reg_1121_reg[31]_i_1_n_1 ,\neg_ti_reg_1121_reg[31]_i_1_n_2 ,\neg_ti_reg_1121_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[31]_i_1_n_4 ,\neg_ti_reg_1121_reg[31]_i_1_n_5 ,\neg_ti_reg_1121_reg[31]_i_1_n_6 ,\neg_ti_reg_1121_reg[31]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[31]_i_2_n_0 ,\neg_ti_reg_1121[31]_i_3_n_0 ,\neg_ti_reg_1121[31]_i_4_n_0 ,\neg_ti_reg_1121[31]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[35]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[32]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[35]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[33]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[34] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[35]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[34]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[35] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[35]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[35]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[35]_i_1 
       (.CI(\neg_ti_reg_1121_reg[31]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[35]_i_1_n_0 ,\neg_ti_reg_1121_reg[35]_i_1_n_1 ,\neg_ti_reg_1121_reg[35]_i_1_n_2 ,\neg_ti_reg_1121_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[35]_i_1_n_4 ,\neg_ti_reg_1121_reg[35]_i_1_n_5 ,\neg_ti_reg_1121_reg[35]_i_1_n_6 ,\neg_ti_reg_1121_reg[35]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[35]_i_2_n_0 ,\neg_ti_reg_1121[35]_i_3_n_0 ,\neg_ti_reg_1121[35]_i_4_n_0 ,\neg_ti_reg_1121[35]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[36] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[39]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[36]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[37] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[39]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[37]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[38] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[39]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[38]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[39] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[39]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[39]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[39]_i_1 
       (.CI(\neg_ti_reg_1121_reg[35]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[39]_i_1_n_0 ,\neg_ti_reg_1121_reg[39]_i_1_n_1 ,\neg_ti_reg_1121_reg[39]_i_1_n_2 ,\neg_ti_reg_1121_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[39]_i_1_n_4 ,\neg_ti_reg_1121_reg[39]_i_1_n_5 ,\neg_ti_reg_1121_reg[39]_i_1_n_6 ,\neg_ti_reg_1121_reg[39]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[39]_i_2_n_0 ,\neg_ti_reg_1121[39]_i_3_n_0 ,\neg_ti_reg_1121[39]_i_4_n_0 ,\neg_ti_reg_1121[39]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[3]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[3]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\neg_ti_reg_1121_reg[3]_i_1_n_0 ,\neg_ti_reg_1121_reg[3]_i_1_n_1 ,\neg_ti_reg_1121_reg[3]_i_1_n_2 ,\neg_ti_reg_1121_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\neg_ti_reg_1121_reg[3]_i_1_n_4 ,\neg_ti_reg_1121_reg[3]_i_1_n_5 ,\neg_ti_reg_1121_reg[3]_i_1_n_6 ,\neg_ti_reg_1121_reg[3]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[3]_i_2_n_0 ,\neg_ti_reg_1121[3]_i_3_n_0 ,\neg_ti_reg_1121[3]_i_4_n_0 ,tmp_31_fu_644_p3}));
  FDRE \neg_ti_reg_1121_reg[40] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[43]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[40]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[41] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[43]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[41]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[42] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[43]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[42]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[43] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[43]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[43]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[43]_i_1 
       (.CI(\neg_ti_reg_1121_reg[39]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[43]_i_1_n_0 ,\neg_ti_reg_1121_reg[43]_i_1_n_1 ,\neg_ti_reg_1121_reg[43]_i_1_n_2 ,\neg_ti_reg_1121_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[43]_i_1_n_4 ,\neg_ti_reg_1121_reg[43]_i_1_n_5 ,\neg_ti_reg_1121_reg[43]_i_1_n_6 ,\neg_ti_reg_1121_reg[43]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[43]_i_2_n_0 ,\neg_ti_reg_1121[43]_i_3_n_0 ,\neg_ti_reg_1121[43]_i_4_n_0 ,\neg_ti_reg_1121[43]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[44] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[47]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[44]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[45] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[47]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[45]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[46] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[47]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[46]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[47] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[47]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[47]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[47]_i_1 
       (.CI(\neg_ti_reg_1121_reg[43]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[47]_i_1_n_0 ,\neg_ti_reg_1121_reg[47]_i_1_n_1 ,\neg_ti_reg_1121_reg[47]_i_1_n_2 ,\neg_ti_reg_1121_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[47]_i_1_n_4 ,\neg_ti_reg_1121_reg[47]_i_1_n_5 ,\neg_ti_reg_1121_reg[47]_i_1_n_6 ,\neg_ti_reg_1121_reg[47]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[47]_i_2_n_0 ,\neg_ti_reg_1121[47]_i_3_n_0 ,\neg_ti_reg_1121[47]_i_4_n_0 ,\neg_ti_reg_1121[47]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[48] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[51]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[48]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[49] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[51]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[49]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[7]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[4]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[50] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[51]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[50]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[51] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[51]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[51]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[51]_i_1 
       (.CI(\neg_ti_reg_1121_reg[47]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[51]_i_1_n_0 ,\neg_ti_reg_1121_reg[51]_i_1_n_1 ,\neg_ti_reg_1121_reg[51]_i_1_n_2 ,\neg_ti_reg_1121_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[51]_i_1_n_4 ,\neg_ti_reg_1121_reg[51]_i_1_n_5 ,\neg_ti_reg_1121_reg[51]_i_1_n_6 ,\neg_ti_reg_1121_reg[51]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[51]_i_2_n_0 ,\neg_ti_reg_1121[51]_i_3_n_0 ,\neg_ti_reg_1121[51]_i_4_n_0 ,\neg_ti_reg_1121[51]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[52] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[55]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[52]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[53] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[55]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[53]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[54] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[55]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[54]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[55] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[55]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[55]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[55]_i_1 
       (.CI(\neg_ti_reg_1121_reg[51]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[55]_i_1_n_0 ,\neg_ti_reg_1121_reg[55]_i_1_n_1 ,\neg_ti_reg_1121_reg[55]_i_1_n_2 ,\neg_ti_reg_1121_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[55]_i_1_n_4 ,\neg_ti_reg_1121_reg[55]_i_1_n_5 ,\neg_ti_reg_1121_reg[55]_i_1_n_6 ,\neg_ti_reg_1121_reg[55]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[55]_i_2_n_0 ,\neg_ti_reg_1121[55]_i_3_n_0 ,\neg_ti_reg_1121[55]_i_4_n_0 ,\neg_ti_reg_1121[55]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[56] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[58]_i_2_n_7 ),
        .Q(neg_ti_reg_1121[56]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[57] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[58]_i_2_n_6 ),
        .Q(neg_ti_reg_1121[57]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[58] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[58]_i_2_n_5 ),
        .Q(neg_ti_reg_1121[58]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[58]_i_2 
       (.CI(\neg_ti_reg_1121_reg[55]_i_1_n_0 ),
        .CO({\NLW_neg_ti_reg_1121_reg[58]_i_2_CO_UNCONNECTED [3:2],\neg_ti_reg_1121_reg[58]_i_2_n_2 ,\neg_ti_reg_1121_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti_reg_1121_reg[58]_i_2_O_UNCONNECTED [3],\neg_ti_reg_1121_reg[58]_i_2_n_5 ,\neg_ti_reg_1121_reg[58]_i_2_n_6 ,\neg_ti_reg_1121_reg[58]_i_2_n_7 }),
        .S({1'b0,\neg_ti_reg_1121[58]_i_3_n_0 ,\neg_ti_reg_1121[58]_i_4_n_0 ,\neg_ti_reg_1121[58]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[7]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[5]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[7]_i_1_n_5 ),
        .Q(neg_ti_reg_1121[6]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[7]_i_1_n_4 ),
        .Q(neg_ti_reg_1121[7]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1121_reg[7]_i_1 
       (.CI(\neg_ti_reg_1121_reg[3]_i_1_n_0 ),
        .CO({\neg_ti_reg_1121_reg[7]_i_1_n_0 ,\neg_ti_reg_1121_reg[7]_i_1_n_1 ,\neg_ti_reg_1121_reg[7]_i_1_n_2 ,\neg_ti_reg_1121_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1121_reg[7]_i_1_n_4 ,\neg_ti_reg_1121_reg[7]_i_1_n_5 ,\neg_ti_reg_1121_reg[7]_i_1_n_6 ,\neg_ti_reg_1121_reg[7]_i_1_n_7 }),
        .S({\neg_ti_reg_1121[7]_i_2_n_0 ,\neg_ti_reg_1121[7]_i_3_n_0 ,\neg_ti_reg_1121[7]_i_4_n_0 ,\neg_ti_reg_1121[7]_i_5_n_0 }));
  FDRE \neg_ti_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[11]_i_1_n_7 ),
        .Q(neg_ti_reg_1121[8]),
        .R(1'b0));
  FDRE \neg_ti_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(neg_ti_reg_11210),
        .D(\neg_ti_reg_1121_reg[11]_i_1_n_6 ),
        .Q(neg_ti_reg_1121[9]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[0]),
        .Q(p_Val2_6_2_reg_927[0]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[10]),
        .Q(p_Val2_6_2_reg_927[10]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[11]),
        .Q(p_Val2_6_2_reg_927[11]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[12]),
        .Q(p_Val2_6_2_reg_927[12]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[13]),
        .Q(p_Val2_6_2_reg_927[13]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[14]),
        .Q(p_Val2_6_2_reg_927[14]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[15]),
        .Q(p_Val2_6_2_reg_927[15]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[16]),
        .Q(p_Val2_6_2_reg_927[16]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[17]),
        .Q(p_Val2_6_2_reg_927[17]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[18]),
        .Q(p_Val2_6_2_reg_927[18]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[19]),
        .Q(p_Val2_6_2_reg_927[19]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[1]),
        .Q(p_Val2_6_2_reg_927[1]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[20]),
        .Q(p_Val2_6_2_reg_927[20]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[21]),
        .Q(p_Val2_6_2_reg_927[21]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[22]),
        .Q(p_Val2_6_2_reg_927[22]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[23]),
        .Q(p_Val2_6_2_reg_927[23]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[24]),
        .Q(p_Val2_6_2_reg_927[24]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[25]),
        .Q(p_Val2_6_2_reg_927[25]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[26]),
        .Q(p_Val2_6_2_reg_927[26]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[27]),
        .Q(p_Val2_6_2_reg_927[27]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[28]),
        .Q(p_Val2_6_2_reg_927[28]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[29]),
        .Q(p_Val2_6_2_reg_927[29]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[2]),
        .Q(p_Val2_6_2_reg_927[2]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[30]),
        .Q(p_Val2_6_2_reg_927[30]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[31]),
        .Q(p_Val2_6_2_reg_927[31]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[32]),
        .Q(p_Val2_6_2_reg_927[32]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[33] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[33]),
        .Q(p_Val2_6_2_reg_927[33]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[34] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[34]),
        .Q(p_Val2_6_2_reg_927[34]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[35] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[35]),
        .Q(p_Val2_6_2_reg_927[35]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[36] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[36]),
        .Q(p_Val2_6_2_reg_927[36]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[37] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[37]),
        .Q(p_Val2_6_2_reg_927[37]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[38] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[38]),
        .Q(p_Val2_6_2_reg_927[38]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[39] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[39]),
        .Q(p_Val2_6_2_reg_927[39]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[3]),
        .Q(p_Val2_6_2_reg_927[3]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[40] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[40]),
        .Q(p_Val2_6_2_reg_927[40]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[41] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[41]),
        .Q(p_Val2_6_2_reg_927[41]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[42] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[42]),
        .Q(p_Val2_6_2_reg_927[42]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[43] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[43]),
        .Q(p_Val2_6_2_reg_927[43]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[44] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[44]),
        .Q(p_Val2_6_2_reg_927[44]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[45] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[45]),
        .Q(p_Val2_6_2_reg_927[45]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[46] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[46]),
        .Q(p_Val2_6_2_reg_927[46]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[47] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[47]),
        .Q(p_Val2_6_2_reg_927[47]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[48] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[48]),
        .Q(p_Val2_6_2_reg_927[48]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[49] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[49]),
        .Q(p_Val2_6_2_reg_927[49]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[4]),
        .Q(p_Val2_6_2_reg_927[4]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[50] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[50]),
        .Q(p_Val2_6_2_reg_927[50]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[51] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[51]),
        .Q(p_Val2_6_2_reg_927[51]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[52] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[52]),
        .Q(p_Val2_6_2_reg_927[52]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[53] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[53]),
        .Q(p_Val2_6_2_reg_927[53]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[54] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[54]),
        .Q(p_Val2_6_2_reg_927[54]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[55] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[55]),
        .Q(p_Val2_6_2_reg_927[55]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[56] 
       (.C(ap_clk),
        .CE(ce2),
        .D(grp_fu_246_p2[56]),
        .Q(p_Val2_6_2_reg_927[56]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[5]),
        .Q(p_Val2_6_2_reg_927[5]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[6]),
        .Q(p_Val2_6_2_reg_927[6]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[7]),
        .Q(p_Val2_6_2_reg_927[7]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[8]),
        .Q(p_Val2_6_2_reg_927[8]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_927_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(buff4_reg[9]),
        .Q(p_Val2_6_2_reg_927[9]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [0]),
        .Q(p_Val2_6_reg_921[0]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [10]),
        .Q(p_Val2_6_reg_921[10]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [11]),
        .Q(p_Val2_6_reg_921[11]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [12]),
        .Q(p_Val2_6_reg_921[12]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [13]),
        .Q(p_Val2_6_reg_921[13]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [14]),
        .Q(p_Val2_6_reg_921[14]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [15]),
        .Q(p_Val2_6_reg_921[15]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [16]),
        .Q(p_Val2_6_reg_921[16]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [17]),
        .Q(p_Val2_6_reg_921[17]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [18]),
        .Q(p_Val2_6_reg_921[18]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [19]),
        .Q(p_Val2_6_reg_921[19]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [1]),
        .Q(p_Val2_6_reg_921[1]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [20]),
        .Q(p_Val2_6_reg_921[20]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [21]),
        .Q(p_Val2_6_reg_921[21]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [22]),
        .Q(p_Val2_6_reg_921[22]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [23]),
        .Q(p_Val2_6_reg_921[23]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [24]),
        .Q(p_Val2_6_reg_921[24]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [25]),
        .Q(p_Val2_6_reg_921[25]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [26]),
        .Q(p_Val2_6_reg_921[26]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [27]),
        .Q(p_Val2_6_reg_921[27]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [28]),
        .Q(p_Val2_6_reg_921[28]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [29]),
        .Q(p_Val2_6_reg_921[29]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [2]),
        .Q(p_Val2_6_reg_921[2]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [30]),
        .Q(p_Val2_6_reg_921[30]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [31]),
        .Q(p_Val2_6_reg_921[31]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [32]),
        .Q(p_Val2_6_reg_921[32]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[33] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [33]),
        .Q(p_Val2_6_reg_921[33]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[34] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [34]),
        .Q(p_Val2_6_reg_921[34]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[35] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [35]),
        .Q(p_Val2_6_reg_921[35]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[36] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [36]),
        .Q(p_Val2_6_reg_921[36]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[37] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [37]),
        .Q(p_Val2_6_reg_921[37]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[38] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [38]),
        .Q(p_Val2_6_reg_921[38]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[39] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [39]),
        .Q(p_Val2_6_reg_921[39]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [3]),
        .Q(p_Val2_6_reg_921[3]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[40] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [40]),
        .Q(p_Val2_6_reg_921[40]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[41] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [41]),
        .Q(p_Val2_6_reg_921[41]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[42] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [42]),
        .Q(p_Val2_6_reg_921[42]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[43] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [43]),
        .Q(p_Val2_6_reg_921[43]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[44] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [44]),
        .Q(p_Val2_6_reg_921[44]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[45] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [45]),
        .Q(p_Val2_6_reg_921[45]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[46] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [46]),
        .Q(p_Val2_6_reg_921[46]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[47] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [47]),
        .Q(p_Val2_6_reg_921[47]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[48] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [48]),
        .Q(p_Val2_6_reg_921[48]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[49] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [49]),
        .Q(p_Val2_6_reg_921[49]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [4]),
        .Q(p_Val2_6_reg_921[4]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[50] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [50]),
        .Q(p_Val2_6_reg_921[50]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[51] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [51]),
        .Q(p_Val2_6_reg_921[51]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[52] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [52]),
        .Q(p_Val2_6_reg_921[52]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[53] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [53]),
        .Q(p_Val2_6_reg_921[53]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[54] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [54]),
        .Q(p_Val2_6_reg_921[54]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[55] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [55]),
        .Q(p_Val2_6_reg_921[55]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[56] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [56]),
        .Q(p_Val2_6_reg_921[56]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[57] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [57]),
        .Q(p_Val2_6_reg_921[57]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [5]),
        .Q(p_Val2_6_reg_921[5]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [6]),
        .Q(p_Val2_6_reg_921[6]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [7]),
        .Q(p_Val2_6_reg_921[7]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [8]),
        .Q(p_Val2_6_reg_921[8]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_921_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg [9]),
        .Q(p_Val2_6_reg_921[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[29]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[29]),
        .I1(p_Val2_6_2_reg_927[29]),
        .O(\p_Val2_7_2_reg_937[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[29]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[28]),
        .I1(p_Val2_6_2_reg_927[28]),
        .O(\p_Val2_7_2_reg_937[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[29]_i_4 
       (.I0(p_Val2_6_2_reg_927[27]),
        .I1(p_Val2_5_cast3_fu_327_p1[27]),
        .O(\p_Val2_7_2_reg_937[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[33]_i_2 
       (.I0(p_Val2_6_2_reg_927[33]),
        .I1(p_Val2_5_cast3_fu_327_p1[33]),
        .O(\p_Val2_7_2_reg_937[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[33]_i_3 
       (.I0(p_Val2_6_2_reg_927[32]),
        .I1(p_Val2_5_cast3_fu_327_p1[32]),
        .O(\p_Val2_7_2_reg_937[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[33]_i_4 
       (.I0(p_Val2_6_2_reg_927[31]),
        .I1(p_Val2_5_cast3_fu_327_p1[31]),
        .O(\p_Val2_7_2_reg_937[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[33]_i_5 
       (.I0(p_Val2_6_2_reg_927[30]),
        .I1(p_Val2_5_cast3_fu_327_p1[30]),
        .O(\p_Val2_7_2_reg_937[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[37]_i_2 
       (.I0(p_Val2_6_2_reg_927[37]),
        .I1(p_Val2_5_cast3_fu_327_p1[37]),
        .O(\p_Val2_7_2_reg_937[37]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[37]_i_3 
       (.I0(p_Val2_6_2_reg_927[36]),
        .I1(p_Val2_5_cast3_fu_327_p1[36]),
        .O(\p_Val2_7_2_reg_937[37]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[37]_i_4 
       (.I0(p_Val2_6_2_reg_927[35]),
        .I1(p_Val2_5_cast3_fu_327_p1[35]),
        .O(\p_Val2_7_2_reg_937[37]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[37]_i_5 
       (.I0(p_Val2_6_2_reg_927[34]),
        .I1(p_Val2_5_cast3_fu_327_p1[34]),
        .O(\p_Val2_7_2_reg_937[37]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[41]_i_2 
       (.I0(p_Val2_6_2_reg_927[41]),
        .I1(p_Val2_5_cast3_fu_327_p1[41]),
        .O(\p_Val2_7_2_reg_937[41]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[41]_i_3 
       (.I0(p_Val2_6_2_reg_927[40]),
        .I1(p_Val2_5_cast3_fu_327_p1[40]),
        .O(\p_Val2_7_2_reg_937[41]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[41]_i_4 
       (.I0(p_Val2_6_2_reg_927[39]),
        .I1(p_Val2_5_cast3_fu_327_p1[39]),
        .O(\p_Val2_7_2_reg_937[41]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[41]_i_5 
       (.I0(p_Val2_6_2_reg_927[38]),
        .I1(p_Val2_5_cast3_fu_327_p1[38]),
        .O(\p_Val2_7_2_reg_937[41]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[45]_i_2 
       (.I0(p_Val2_6_2_reg_927[45]),
        .I1(p_Val2_5_cast3_fu_327_p1[45]),
        .O(\p_Val2_7_2_reg_937[45]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[45]_i_3 
       (.I0(p_Val2_6_2_reg_927[44]),
        .I1(p_Val2_5_cast3_fu_327_p1[44]),
        .O(\p_Val2_7_2_reg_937[45]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[45]_i_4 
       (.I0(p_Val2_6_2_reg_927[43]),
        .I1(p_Val2_5_cast3_fu_327_p1[43]),
        .O(\p_Val2_7_2_reg_937[45]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[45]_i_5 
       (.I0(p_Val2_6_2_reg_927[42]),
        .I1(p_Val2_5_cast3_fu_327_p1[42]),
        .O(\p_Val2_7_2_reg_937[45]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[49]_i_2 
       (.I0(p_Val2_6_2_reg_927[49]),
        .I1(p_Val2_5_cast3_fu_327_p1[49]),
        .O(\p_Val2_7_2_reg_937[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[49]_i_3 
       (.I0(p_Val2_6_2_reg_927[48]),
        .I1(p_Val2_5_cast3_fu_327_p1[48]),
        .O(\p_Val2_7_2_reg_937[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[49]_i_4 
       (.I0(p_Val2_6_2_reg_927[47]),
        .I1(p_Val2_5_cast3_fu_327_p1[47]),
        .O(\p_Val2_7_2_reg_937[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[49]_i_5 
       (.I0(p_Val2_6_2_reg_927[46]),
        .I1(p_Val2_5_cast3_fu_327_p1[46]),
        .O(\p_Val2_7_2_reg_937[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[53]_i_2 
       (.I0(p_Val2_6_2_reg_927[53]),
        .I1(p_Val2_5_cast3_fu_327_p1[53]),
        .O(\p_Val2_7_2_reg_937[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[53]_i_3 
       (.I0(p_Val2_6_2_reg_927[52]),
        .I1(p_Val2_5_cast3_fu_327_p1[52]),
        .O(\p_Val2_7_2_reg_937[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[53]_i_4 
       (.I0(p_Val2_6_2_reg_927[51]),
        .I1(p_Val2_5_cast3_fu_327_p1[51]),
        .O(\p_Val2_7_2_reg_937[53]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[53]_i_5 
       (.I0(p_Val2_6_2_reg_927[50]),
        .I1(p_Val2_5_cast3_fu_327_p1[50]),
        .O(\p_Val2_7_2_reg_937[53]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[57]_i_2 
       (.I0(p_Val2_6_2_reg_927[55]),
        .I1(p_Val2_5_cast3_fu_327_p1[55]),
        .O(\p_Val2_7_2_reg_937[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_937[57]_i_3 
       (.I0(p_Val2_6_2_reg_927[54]),
        .I1(p_Val2_5_cast3_fu_327_p1[54]),
        .O(\p_Val2_7_2_reg_937[57]_i_3_n_0 ));
  FDRE \p_Val2_7_2_reg_937_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[26]),
        .Q(p_Val2_7_2_reg_937[26]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[27]),
        .Q(p_Val2_7_2_reg_937[27]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[28]),
        .Q(p_Val2_7_2_reg_937[28]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[29]),
        .Q(p_Val2_7_2_reg_937[29]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[29]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_2_reg_937_reg[29]_i_1_n_0 ,\p_Val2_7_2_reg_937_reg[29]_i_1_n_1 ,\p_Val2_7_2_reg_937_reg[29]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_6_2_reg_927[29:27],1'b0}),
        .O(p_Val2_7_2_fu_346_p2[29:26]),
        .S({\p_Val2_7_2_reg_937[29]_i_2_n_0 ,\p_Val2_7_2_reg_937[29]_i_3_n_0 ,\p_Val2_7_2_reg_937[29]_i_4_n_0 ,p_Val2_6_2_reg_927[26]}));
  FDRE \p_Val2_7_2_reg_937_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[30]),
        .Q(p_Val2_7_2_reg_937[30]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[31]),
        .Q(p_Val2_7_2_reg_937[31]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[32]),
        .Q(p_Val2_7_2_reg_937[32]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[33]),
        .Q(p_Val2_7_2_reg_937[33]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[33]_i_1 
       (.CI(\p_Val2_7_2_reg_937_reg[29]_i_1_n_0 ),
        .CO({\p_Val2_7_2_reg_937_reg[33]_i_1_n_0 ,\p_Val2_7_2_reg_937_reg[33]_i_1_n_1 ,\p_Val2_7_2_reg_937_reg[33]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_927[33:30]),
        .O(p_Val2_7_2_fu_346_p2[33:30]),
        .S({\p_Val2_7_2_reg_937[33]_i_2_n_0 ,\p_Val2_7_2_reg_937[33]_i_3_n_0 ,\p_Val2_7_2_reg_937[33]_i_4_n_0 ,\p_Val2_7_2_reg_937[33]_i_5_n_0 }));
  FDRE \p_Val2_7_2_reg_937_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[34]),
        .Q(p_Val2_7_2_reg_937[34]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[35]),
        .Q(p_Val2_7_2_reg_937[35]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[36]),
        .Q(p_Val2_7_2_reg_937[36]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[37]),
        .Q(p_Val2_7_2_reg_937[37]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[37]_i_1 
       (.CI(\p_Val2_7_2_reg_937_reg[33]_i_1_n_0 ),
        .CO({\p_Val2_7_2_reg_937_reg[37]_i_1_n_0 ,\p_Val2_7_2_reg_937_reg[37]_i_1_n_1 ,\p_Val2_7_2_reg_937_reg[37]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_927[37:34]),
        .O(p_Val2_7_2_fu_346_p2[37:34]),
        .S({\p_Val2_7_2_reg_937[37]_i_2_n_0 ,\p_Val2_7_2_reg_937[37]_i_3_n_0 ,\p_Val2_7_2_reg_937[37]_i_4_n_0 ,\p_Val2_7_2_reg_937[37]_i_5_n_0 }));
  FDRE \p_Val2_7_2_reg_937_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[38]),
        .Q(p_Val2_7_2_reg_937[38]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[39]),
        .Q(p_Val2_7_2_reg_937[39]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[40]),
        .Q(p_Val2_7_2_reg_937[40]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[41]),
        .Q(p_Val2_7_2_reg_937[41]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[41]_i_1 
       (.CI(\p_Val2_7_2_reg_937_reg[37]_i_1_n_0 ),
        .CO({\p_Val2_7_2_reg_937_reg[41]_i_1_n_0 ,\p_Val2_7_2_reg_937_reg[41]_i_1_n_1 ,\p_Val2_7_2_reg_937_reg[41]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_927[41:38]),
        .O(p_Val2_7_2_fu_346_p2[41:38]),
        .S({\p_Val2_7_2_reg_937[41]_i_2_n_0 ,\p_Val2_7_2_reg_937[41]_i_3_n_0 ,\p_Val2_7_2_reg_937[41]_i_4_n_0 ,\p_Val2_7_2_reg_937[41]_i_5_n_0 }));
  FDRE \p_Val2_7_2_reg_937_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[42]),
        .Q(p_Val2_7_2_reg_937[42]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[43]),
        .Q(p_Val2_7_2_reg_937[43]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[44]),
        .Q(p_Val2_7_2_reg_937[44]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[45]),
        .Q(p_Val2_7_2_reg_937[45]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[45]_i_1 
       (.CI(\p_Val2_7_2_reg_937_reg[41]_i_1_n_0 ),
        .CO({\p_Val2_7_2_reg_937_reg[45]_i_1_n_0 ,\p_Val2_7_2_reg_937_reg[45]_i_1_n_1 ,\p_Val2_7_2_reg_937_reg[45]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_927[45:42]),
        .O(p_Val2_7_2_fu_346_p2[45:42]),
        .S({\p_Val2_7_2_reg_937[45]_i_2_n_0 ,\p_Val2_7_2_reg_937[45]_i_3_n_0 ,\p_Val2_7_2_reg_937[45]_i_4_n_0 ,\p_Val2_7_2_reg_937[45]_i_5_n_0 }));
  FDRE \p_Val2_7_2_reg_937_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[46]),
        .Q(p_Val2_7_2_reg_937[46]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[47]),
        .Q(p_Val2_7_2_reg_937[47]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[48]),
        .Q(p_Val2_7_2_reg_937[48]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[49]),
        .Q(p_Val2_7_2_reg_937[49]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[49]_i_1 
       (.CI(\p_Val2_7_2_reg_937_reg[45]_i_1_n_0 ),
        .CO({\p_Val2_7_2_reg_937_reg[49]_i_1_n_0 ,\p_Val2_7_2_reg_937_reg[49]_i_1_n_1 ,\p_Val2_7_2_reg_937_reg[49]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_927[49:46]),
        .O(p_Val2_7_2_fu_346_p2[49:46]),
        .S({\p_Val2_7_2_reg_937[49]_i_2_n_0 ,\p_Val2_7_2_reg_937[49]_i_3_n_0 ,\p_Val2_7_2_reg_937[49]_i_4_n_0 ,\p_Val2_7_2_reg_937[49]_i_5_n_0 }));
  FDRE \p_Val2_7_2_reg_937_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[50]),
        .Q(p_Val2_7_2_reg_937[50]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[51]),
        .Q(p_Val2_7_2_reg_937[51]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[52]),
        .Q(p_Val2_7_2_reg_937[52]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[53]),
        .Q(p_Val2_7_2_reg_937[53]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[53]_i_1 
       (.CI(\p_Val2_7_2_reg_937_reg[49]_i_1_n_0 ),
        .CO({\p_Val2_7_2_reg_937_reg[53]_i_1_n_0 ,\p_Val2_7_2_reg_937_reg[53]_i_1_n_1 ,\p_Val2_7_2_reg_937_reg[53]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_927[53:50]),
        .O(p_Val2_7_2_fu_346_p2[53:50]),
        .S({\p_Val2_7_2_reg_937[53]_i_2_n_0 ,\p_Val2_7_2_reg_937[53]_i_3_n_0 ,\p_Val2_7_2_reg_937[53]_i_4_n_0 ,\p_Val2_7_2_reg_937[53]_i_5_n_0 }));
  FDRE \p_Val2_7_2_reg_937_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[54]),
        .Q(p_Val2_7_2_reg_937[54]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[55]),
        .Q(p_Val2_7_2_reg_937[55]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[56]),
        .Q(p_Val2_7_2_reg_937[56]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_937_reg[57] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_2_fu_346_p2[57]),
        .Q(p_Val2_7_2_reg_937[57]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_937_reg[57]_i_1 
       (.CI(\p_Val2_7_2_reg_937_reg[53]_i_1_n_0 ),
        .CO({p_Val2_7_2_fu_346_p2[57],\NLW_p_Val2_7_2_reg_937_reg[57]_i_1_CO_UNCONNECTED [2],\p_Val2_7_2_reg_937_reg[57]_i_1_n_2 ,\p_Val2_7_2_reg_937_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_6_2_reg_927[55:54]}),
        .O({\NLW_p_Val2_7_2_reg_937_reg[57]_i_1_O_UNCONNECTED [3],p_Val2_7_2_fu_346_p2[56:54]}),
        .S({1'b1,p_Val2_6_2_reg_927[56],\p_Val2_7_2_reg_937[57]_i_2_n_0 ,\p_Val2_7_2_reg_937[57]_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[30]_i_2 
       (.I0(p_Val2_6_reg_921[29]),
        .I1(p_Val2_5_cast3_fu_327_p1[29]),
        .O(\p_Val2_7_3_reg_942[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[30]_i_3 
       (.I0(p_Val2_6_reg_921[28]),
        .I1(p_Val2_5_cast3_fu_327_p1[28]),
        .O(\p_Val2_7_3_reg_942[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p_Val2_7_3_reg_942[30]_i_4 
       (.I0(p_Val2_6_reg_921[27]),
        .I1(p_Val2_5_cast3_fu_327_p1[27]),
        .O(\p_Val2_7_3_reg_942[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[30]_i_5 
       (.I0(p_Val2_5_cast3_fu_327_p1[29]),
        .I1(p_Val2_6_reg_921[29]),
        .I2(p_Val2_5_cast3_fu_327_p1[30]),
        .I3(p_Val2_6_reg_921[30]),
        .O(\p_Val2_7_3_reg_942[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[30]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[28]),
        .I1(p_Val2_6_reg_921[28]),
        .I2(p_Val2_5_cast3_fu_327_p1[29]),
        .I3(p_Val2_6_reg_921[29]),
        .O(\p_Val2_7_3_reg_942[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \p_Val2_7_3_reg_942[30]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[27]),
        .I1(p_Val2_6_reg_921[27]),
        .I2(p_Val2_5_cast3_fu_327_p1[28]),
        .I3(p_Val2_6_reg_921[28]),
        .O(\p_Val2_7_3_reg_942[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_942[30]_i_8 
       (.I0(p_Val2_6_reg_921[27]),
        .I1(p_Val2_5_cast3_fu_327_p1[27]),
        .O(\p_Val2_7_3_reg_942[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[34]_i_2 
       (.I0(p_Val2_6_reg_921[33]),
        .I1(p_Val2_5_cast3_fu_327_p1[33]),
        .O(\p_Val2_7_3_reg_942[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[34]_i_3 
       (.I0(p_Val2_6_reg_921[32]),
        .I1(p_Val2_5_cast3_fu_327_p1[32]),
        .O(\p_Val2_7_3_reg_942[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[34]_i_4 
       (.I0(p_Val2_6_reg_921[31]),
        .I1(p_Val2_5_cast3_fu_327_p1[31]),
        .O(\p_Val2_7_3_reg_942[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[34]_i_5 
       (.I0(p_Val2_6_reg_921[30]),
        .I1(p_Val2_5_cast3_fu_327_p1[30]),
        .O(\p_Val2_7_3_reg_942[34]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[34]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[33]),
        .I1(p_Val2_6_reg_921[33]),
        .I2(p_Val2_6_reg_921[34]),
        .I3(p_Val2_5_cast3_fu_327_p1[34]),
        .O(\p_Val2_7_3_reg_942[34]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[34]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[32]),
        .I1(p_Val2_6_reg_921[32]),
        .I2(p_Val2_5_cast3_fu_327_p1[33]),
        .I3(p_Val2_6_reg_921[33]),
        .O(\p_Val2_7_3_reg_942[34]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[34]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[31]),
        .I1(p_Val2_6_reg_921[31]),
        .I2(p_Val2_5_cast3_fu_327_p1[32]),
        .I3(p_Val2_6_reg_921[32]),
        .O(\p_Val2_7_3_reg_942[34]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[34]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[30]),
        .I1(p_Val2_6_reg_921[30]),
        .I2(p_Val2_5_cast3_fu_327_p1[31]),
        .I3(p_Val2_6_reg_921[31]),
        .O(\p_Val2_7_3_reg_942[34]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[38]_i_2 
       (.I0(p_Val2_6_reg_921[37]),
        .I1(p_Val2_5_cast3_fu_327_p1[37]),
        .O(\p_Val2_7_3_reg_942[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[38]_i_3 
       (.I0(p_Val2_6_reg_921[36]),
        .I1(p_Val2_5_cast3_fu_327_p1[36]),
        .O(\p_Val2_7_3_reg_942[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[38]_i_4 
       (.I0(p_Val2_6_reg_921[35]),
        .I1(p_Val2_5_cast3_fu_327_p1[35]),
        .O(\p_Val2_7_3_reg_942[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[38]_i_5 
       (.I0(p_Val2_6_reg_921[34]),
        .I1(p_Val2_5_cast3_fu_327_p1[34]),
        .O(\p_Val2_7_3_reg_942[38]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[38]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[37]),
        .I1(p_Val2_6_reg_921[37]),
        .I2(p_Val2_6_reg_921[38]),
        .I3(p_Val2_5_cast3_fu_327_p1[38]),
        .O(\p_Val2_7_3_reg_942[38]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[38]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[36]),
        .I1(p_Val2_6_reg_921[36]),
        .I2(p_Val2_5_cast3_fu_327_p1[37]),
        .I3(p_Val2_6_reg_921[37]),
        .O(\p_Val2_7_3_reg_942[38]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[38]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[35]),
        .I1(p_Val2_6_reg_921[35]),
        .I2(p_Val2_5_cast3_fu_327_p1[36]),
        .I3(p_Val2_6_reg_921[36]),
        .O(\p_Val2_7_3_reg_942[38]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[38]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[34]),
        .I1(p_Val2_6_reg_921[34]),
        .I2(p_Val2_5_cast3_fu_327_p1[35]),
        .I3(p_Val2_6_reg_921[35]),
        .O(\p_Val2_7_3_reg_942[38]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[42]_i_2 
       (.I0(p_Val2_6_reg_921[41]),
        .I1(p_Val2_5_cast3_fu_327_p1[41]),
        .O(\p_Val2_7_3_reg_942[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[42]_i_3 
       (.I0(p_Val2_6_reg_921[40]),
        .I1(p_Val2_5_cast3_fu_327_p1[40]),
        .O(\p_Val2_7_3_reg_942[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[42]_i_4 
       (.I0(p_Val2_6_reg_921[39]),
        .I1(p_Val2_5_cast3_fu_327_p1[39]),
        .O(\p_Val2_7_3_reg_942[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[42]_i_5 
       (.I0(p_Val2_6_reg_921[38]),
        .I1(p_Val2_5_cast3_fu_327_p1[38]),
        .O(\p_Val2_7_3_reg_942[42]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[42]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[41]),
        .I1(p_Val2_6_reg_921[41]),
        .I2(p_Val2_6_reg_921[42]),
        .I3(p_Val2_5_cast3_fu_327_p1[42]),
        .O(\p_Val2_7_3_reg_942[42]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[42]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[40]),
        .I1(p_Val2_6_reg_921[40]),
        .I2(p_Val2_5_cast3_fu_327_p1[41]),
        .I3(p_Val2_6_reg_921[41]),
        .O(\p_Val2_7_3_reg_942[42]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[42]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[39]),
        .I1(p_Val2_6_reg_921[39]),
        .I2(p_Val2_5_cast3_fu_327_p1[40]),
        .I3(p_Val2_6_reg_921[40]),
        .O(\p_Val2_7_3_reg_942[42]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[42]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[38]),
        .I1(p_Val2_6_reg_921[38]),
        .I2(p_Val2_5_cast3_fu_327_p1[39]),
        .I3(p_Val2_6_reg_921[39]),
        .O(\p_Val2_7_3_reg_942[42]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[46]_i_2 
       (.I0(p_Val2_6_reg_921[45]),
        .I1(p_Val2_5_cast3_fu_327_p1[45]),
        .O(\p_Val2_7_3_reg_942[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[46]_i_3 
       (.I0(p_Val2_6_reg_921[44]),
        .I1(p_Val2_5_cast3_fu_327_p1[44]),
        .O(\p_Val2_7_3_reg_942[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[46]_i_4 
       (.I0(p_Val2_6_reg_921[43]),
        .I1(p_Val2_5_cast3_fu_327_p1[43]),
        .O(\p_Val2_7_3_reg_942[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[46]_i_5 
       (.I0(p_Val2_6_reg_921[42]),
        .I1(p_Val2_5_cast3_fu_327_p1[42]),
        .O(\p_Val2_7_3_reg_942[46]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[46]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[45]),
        .I1(p_Val2_6_reg_921[45]),
        .I2(p_Val2_6_reg_921[46]),
        .I3(p_Val2_5_cast3_fu_327_p1[46]),
        .O(\p_Val2_7_3_reg_942[46]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[46]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[44]),
        .I1(p_Val2_6_reg_921[44]),
        .I2(p_Val2_5_cast3_fu_327_p1[45]),
        .I3(p_Val2_6_reg_921[45]),
        .O(\p_Val2_7_3_reg_942[46]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[46]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[43]),
        .I1(p_Val2_6_reg_921[43]),
        .I2(p_Val2_5_cast3_fu_327_p1[44]),
        .I3(p_Val2_6_reg_921[44]),
        .O(\p_Val2_7_3_reg_942[46]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[46]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[42]),
        .I1(p_Val2_6_reg_921[42]),
        .I2(p_Val2_5_cast3_fu_327_p1[43]),
        .I3(p_Val2_6_reg_921[43]),
        .O(\p_Val2_7_3_reg_942[46]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[50]_i_2 
       (.I0(p_Val2_6_reg_921[49]),
        .I1(p_Val2_5_cast3_fu_327_p1[49]),
        .O(\p_Val2_7_3_reg_942[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[50]_i_3 
       (.I0(p_Val2_6_reg_921[48]),
        .I1(p_Val2_5_cast3_fu_327_p1[48]),
        .O(\p_Val2_7_3_reg_942[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[50]_i_4 
       (.I0(p_Val2_6_reg_921[47]),
        .I1(p_Val2_5_cast3_fu_327_p1[47]),
        .O(\p_Val2_7_3_reg_942[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[50]_i_5 
       (.I0(p_Val2_6_reg_921[46]),
        .I1(p_Val2_5_cast3_fu_327_p1[46]),
        .O(\p_Val2_7_3_reg_942[50]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[50]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[49]),
        .I1(p_Val2_6_reg_921[49]),
        .I2(p_Val2_6_reg_921[50]),
        .I3(p_Val2_5_cast3_fu_327_p1[50]),
        .O(\p_Val2_7_3_reg_942[50]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[50]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[48]),
        .I1(p_Val2_6_reg_921[48]),
        .I2(p_Val2_5_cast3_fu_327_p1[49]),
        .I3(p_Val2_6_reg_921[49]),
        .O(\p_Val2_7_3_reg_942[50]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[50]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[47]),
        .I1(p_Val2_6_reg_921[47]),
        .I2(p_Val2_5_cast3_fu_327_p1[48]),
        .I3(p_Val2_6_reg_921[48]),
        .O(\p_Val2_7_3_reg_942[50]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[50]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[46]),
        .I1(p_Val2_6_reg_921[46]),
        .I2(p_Val2_5_cast3_fu_327_p1[47]),
        .I3(p_Val2_6_reg_921[47]),
        .O(\p_Val2_7_3_reg_942[50]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[54]_i_2 
       (.I0(p_Val2_6_reg_921[53]),
        .I1(p_Val2_5_cast3_fu_327_p1[53]),
        .O(\p_Val2_7_3_reg_942[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[54]_i_3 
       (.I0(p_Val2_6_reg_921[52]),
        .I1(p_Val2_5_cast3_fu_327_p1[52]),
        .O(\p_Val2_7_3_reg_942[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[54]_i_4 
       (.I0(p_Val2_6_reg_921[51]),
        .I1(p_Val2_5_cast3_fu_327_p1[51]),
        .O(\p_Val2_7_3_reg_942[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[54]_i_5 
       (.I0(p_Val2_6_reg_921[50]),
        .I1(p_Val2_5_cast3_fu_327_p1[50]),
        .O(\p_Val2_7_3_reg_942[54]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[54]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[53]),
        .I1(p_Val2_6_reg_921[53]),
        .I2(p_Val2_6_reg_921[54]),
        .I3(p_Val2_5_cast3_fu_327_p1[54]),
        .O(\p_Val2_7_3_reg_942[54]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[54]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[52]),
        .I1(p_Val2_6_reg_921[52]),
        .I2(p_Val2_5_cast3_fu_327_p1[53]),
        .I3(p_Val2_6_reg_921[53]),
        .O(\p_Val2_7_3_reg_942[54]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[54]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[51]),
        .I1(p_Val2_6_reg_921[51]),
        .I2(p_Val2_5_cast3_fu_327_p1[52]),
        .I3(p_Val2_6_reg_921[52]),
        .O(\p_Val2_7_3_reg_942[54]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[54]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[50]),
        .I1(p_Val2_6_reg_921[50]),
        .I2(p_Val2_5_cast3_fu_327_p1[51]),
        .I3(p_Val2_6_reg_921[51]),
        .O(\p_Val2_7_3_reg_942[54]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[58]_i_2 
       (.I0(p_Val2_6_reg_921[55]),
        .I1(p_Val2_5_cast3_fu_327_p1[55]),
        .O(\p_Val2_7_3_reg_942[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_3_reg_942[58]_i_3 
       (.I0(p_Val2_6_reg_921[54]),
        .I1(p_Val2_5_cast3_fu_327_p1[54]),
        .O(\p_Val2_7_3_reg_942[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_7_3_reg_942[58]_i_4 
       (.I0(p_Val2_6_reg_921[56]),
        .I1(p_Val2_6_reg_921[57]),
        .O(\p_Val2_7_3_reg_942[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \p_Val2_7_3_reg_942[58]_i_5 
       (.I0(p_Val2_5_cast3_fu_327_p1[55]),
        .I1(p_Val2_6_reg_921[55]),
        .I2(p_Val2_6_reg_921[56]),
        .O(\p_Val2_7_3_reg_942[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_3_reg_942[58]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[54]),
        .I1(p_Val2_6_reg_921[54]),
        .I2(p_Val2_5_cast3_fu_327_p1[55]),
        .I3(p_Val2_6_reg_921[55]),
        .O(\p_Val2_7_3_reg_942[58]_i_6_n_0 ));
  FDRE \p_Val2_7_3_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[0]),
        .Q(p_Val2_7_3_reg_942[0]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[10]),
        .Q(p_Val2_7_3_reg_942[10]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[11]),
        .Q(p_Val2_7_3_reg_942[11]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[12]),
        .Q(p_Val2_7_3_reg_942[12]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[13]),
        .Q(p_Val2_7_3_reg_942[13]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[14]),
        .Q(p_Val2_7_3_reg_942[14]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[15]),
        .Q(p_Val2_7_3_reg_942[15]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[16]),
        .Q(p_Val2_7_3_reg_942[16]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[17]),
        .Q(p_Val2_7_3_reg_942[17]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[18]),
        .Q(p_Val2_7_3_reg_942[18]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[19]),
        .Q(p_Val2_7_3_reg_942[19]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[1]),
        .Q(p_Val2_7_3_reg_942[1]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[20]),
        .Q(p_Val2_7_3_reg_942[20]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[21]),
        .Q(p_Val2_7_3_reg_942[21]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[22]),
        .Q(p_Val2_7_3_reg_942[22]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[23]),
        .Q(p_Val2_7_3_reg_942[23]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[24]),
        .Q(p_Val2_7_3_reg_942[24]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[25]),
        .Q(p_Val2_7_3_reg_942[25]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[26]),
        .Q(p_Val2_7_3_reg_942[26]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[27]),
        .Q(p_Val2_7_3_reg_942[27]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[28]),
        .Q(p_Val2_7_3_reg_942[28]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[29]),
        .Q(p_Val2_7_3_reg_942[29]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[2]),
        .Q(p_Val2_7_3_reg_942[2]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[30]),
        .Q(p_Val2_7_3_reg_942[30]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[30]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_3_reg_942_reg[30]_i_1_n_0 ,\p_Val2_7_3_reg_942_reg[30]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[30]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_3_reg_942[30]_i_2_n_0 ,\p_Val2_7_3_reg_942[30]_i_3_n_0 ,\p_Val2_7_3_reg_942[30]_i_4_n_0 ,1'b0}),
        .O(p_Val2_7_3_fu_352_p2[30:27]),
        .S({\p_Val2_7_3_reg_942[30]_i_5_n_0 ,\p_Val2_7_3_reg_942[30]_i_6_n_0 ,\p_Val2_7_3_reg_942[30]_i_7_n_0 ,\p_Val2_7_3_reg_942[30]_i_8_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[31]),
        .Q(p_Val2_7_3_reg_942[31]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[32]),
        .Q(p_Val2_7_3_reg_942[32]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[33]),
        .Q(p_Val2_7_3_reg_942[33]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[34]),
        .Q(p_Val2_7_3_reg_942[34]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[34]_i_1 
       (.CI(\p_Val2_7_3_reg_942_reg[30]_i_1_n_0 ),
        .CO({\p_Val2_7_3_reg_942_reg[34]_i_1_n_0 ,\p_Val2_7_3_reg_942_reg[34]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[34]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_3_reg_942[34]_i_2_n_0 ,\p_Val2_7_3_reg_942[34]_i_3_n_0 ,\p_Val2_7_3_reg_942[34]_i_4_n_0 ,\p_Val2_7_3_reg_942[34]_i_5_n_0 }),
        .O(p_Val2_7_3_fu_352_p2[34:31]),
        .S({\p_Val2_7_3_reg_942[34]_i_6_n_0 ,\p_Val2_7_3_reg_942[34]_i_7_n_0 ,\p_Val2_7_3_reg_942[34]_i_8_n_0 ,\p_Val2_7_3_reg_942[34]_i_9_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[35]),
        .Q(p_Val2_7_3_reg_942[35]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[36]),
        .Q(p_Val2_7_3_reg_942[36]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[37]),
        .Q(p_Val2_7_3_reg_942[37]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[38]),
        .Q(p_Val2_7_3_reg_942[38]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[38]_i_1 
       (.CI(\p_Val2_7_3_reg_942_reg[34]_i_1_n_0 ),
        .CO({\p_Val2_7_3_reg_942_reg[38]_i_1_n_0 ,\p_Val2_7_3_reg_942_reg[38]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[38]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_3_reg_942[38]_i_2_n_0 ,\p_Val2_7_3_reg_942[38]_i_3_n_0 ,\p_Val2_7_3_reg_942[38]_i_4_n_0 ,\p_Val2_7_3_reg_942[38]_i_5_n_0 }),
        .O(p_Val2_7_3_fu_352_p2[38:35]),
        .S({\p_Val2_7_3_reg_942[38]_i_6_n_0 ,\p_Val2_7_3_reg_942[38]_i_7_n_0 ,\p_Val2_7_3_reg_942[38]_i_8_n_0 ,\p_Val2_7_3_reg_942[38]_i_9_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[39]),
        .Q(p_Val2_7_3_reg_942[39]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[3]),
        .Q(p_Val2_7_3_reg_942[3]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[40]),
        .Q(p_Val2_7_3_reg_942[40]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[41]),
        .Q(p_Val2_7_3_reg_942[41]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[42]),
        .Q(p_Val2_7_3_reg_942[42]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[42]_i_1 
       (.CI(\p_Val2_7_3_reg_942_reg[38]_i_1_n_0 ),
        .CO({\p_Val2_7_3_reg_942_reg[42]_i_1_n_0 ,\p_Val2_7_3_reg_942_reg[42]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[42]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_3_reg_942[42]_i_2_n_0 ,\p_Val2_7_3_reg_942[42]_i_3_n_0 ,\p_Val2_7_3_reg_942[42]_i_4_n_0 ,\p_Val2_7_3_reg_942[42]_i_5_n_0 }),
        .O(p_Val2_7_3_fu_352_p2[42:39]),
        .S({\p_Val2_7_3_reg_942[42]_i_6_n_0 ,\p_Val2_7_3_reg_942[42]_i_7_n_0 ,\p_Val2_7_3_reg_942[42]_i_8_n_0 ,\p_Val2_7_3_reg_942[42]_i_9_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[43]),
        .Q(p_Val2_7_3_reg_942[43]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[44]),
        .Q(p_Val2_7_3_reg_942[44]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[45]),
        .Q(p_Val2_7_3_reg_942[45]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[46]),
        .Q(p_Val2_7_3_reg_942[46]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[46]_i_1 
       (.CI(\p_Val2_7_3_reg_942_reg[42]_i_1_n_0 ),
        .CO({\p_Val2_7_3_reg_942_reg[46]_i_1_n_0 ,\p_Val2_7_3_reg_942_reg[46]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[46]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_3_reg_942[46]_i_2_n_0 ,\p_Val2_7_3_reg_942[46]_i_3_n_0 ,\p_Val2_7_3_reg_942[46]_i_4_n_0 ,\p_Val2_7_3_reg_942[46]_i_5_n_0 }),
        .O(p_Val2_7_3_fu_352_p2[46:43]),
        .S({\p_Val2_7_3_reg_942[46]_i_6_n_0 ,\p_Val2_7_3_reg_942[46]_i_7_n_0 ,\p_Val2_7_3_reg_942[46]_i_8_n_0 ,\p_Val2_7_3_reg_942[46]_i_9_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[47]),
        .Q(p_Val2_7_3_reg_942[47]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[48]),
        .Q(p_Val2_7_3_reg_942[48]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[49]),
        .Q(p_Val2_7_3_reg_942[49]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[4]),
        .Q(p_Val2_7_3_reg_942[4]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[50]),
        .Q(p_Val2_7_3_reg_942[50]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[50]_i_1 
       (.CI(\p_Val2_7_3_reg_942_reg[46]_i_1_n_0 ),
        .CO({\p_Val2_7_3_reg_942_reg[50]_i_1_n_0 ,\p_Val2_7_3_reg_942_reg[50]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[50]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_3_reg_942[50]_i_2_n_0 ,\p_Val2_7_3_reg_942[50]_i_3_n_0 ,\p_Val2_7_3_reg_942[50]_i_4_n_0 ,\p_Val2_7_3_reg_942[50]_i_5_n_0 }),
        .O(p_Val2_7_3_fu_352_p2[50:47]),
        .S({\p_Val2_7_3_reg_942[50]_i_6_n_0 ,\p_Val2_7_3_reg_942[50]_i_7_n_0 ,\p_Val2_7_3_reg_942[50]_i_8_n_0 ,\p_Val2_7_3_reg_942[50]_i_9_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[51]),
        .Q(p_Val2_7_3_reg_942[51]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[52]),
        .Q(p_Val2_7_3_reg_942[52]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[53]),
        .Q(p_Val2_7_3_reg_942[53]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[54]),
        .Q(p_Val2_7_3_reg_942[54]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[54]_i_1 
       (.CI(\p_Val2_7_3_reg_942_reg[50]_i_1_n_0 ),
        .CO({\p_Val2_7_3_reg_942_reg[54]_i_1_n_0 ,\p_Val2_7_3_reg_942_reg[54]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[54]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_3_reg_942[54]_i_2_n_0 ,\p_Val2_7_3_reg_942[54]_i_3_n_0 ,\p_Val2_7_3_reg_942[54]_i_4_n_0 ,\p_Val2_7_3_reg_942[54]_i_5_n_0 }),
        .O(p_Val2_7_3_fu_352_p2[54:51]),
        .S({\p_Val2_7_3_reg_942[54]_i_6_n_0 ,\p_Val2_7_3_reg_942[54]_i_7_n_0 ,\p_Val2_7_3_reg_942[54]_i_8_n_0 ,\p_Val2_7_3_reg_942[54]_i_9_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[55]),
        .Q(p_Val2_7_3_reg_942[55]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[56]),
        .Q(p_Val2_7_3_reg_942[56]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[57] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[57]),
        .Q(p_Val2_7_3_reg_942[57]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[58] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_3_fu_352_p2[58]),
        .Q(p_Val2_7_3_reg_942[58]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_942_reg[58]_i_1 
       (.CI(\p_Val2_7_3_reg_942_reg[54]_i_1_n_0 ),
        .CO({\NLW_p_Val2_7_3_reg_942_reg[58]_i_1_CO_UNCONNECTED [3],\p_Val2_7_3_reg_942_reg[58]_i_1_n_1 ,\p_Val2_7_3_reg_942_reg[58]_i_1_n_2 ,\p_Val2_7_3_reg_942_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_6_reg_921[56],\p_Val2_7_3_reg_942[58]_i_2_n_0 ,\p_Val2_7_3_reg_942[58]_i_3_n_0 }),
        .O(p_Val2_7_3_fu_352_p2[58:55]),
        .S({1'b1,\p_Val2_7_3_reg_942[58]_i_4_n_0 ,\p_Val2_7_3_reg_942[58]_i_5_n_0 ,\p_Val2_7_3_reg_942[58]_i_6_n_0 }));
  FDRE \p_Val2_7_3_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[5]),
        .Q(p_Val2_7_3_reg_942[5]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[6]),
        .Q(p_Val2_7_3_reg_942[6]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[7]),
        .Q(p_Val2_7_3_reg_942[7]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[8]),
        .Q(p_Val2_7_3_reg_942[8]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_942_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_reg_921[9]),
        .Q(p_Val2_7_3_reg_942[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[30]_i_2 
       (.I0(p_Val2_6_2_reg_927[29]),
        .I1(p_Val2_5_cast3_fu_327_p1[29]),
        .O(\p_Val2_7_5_reg_947[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[30]_i_3 
       (.I0(p_Val2_6_2_reg_927[28]),
        .I1(p_Val2_5_cast3_fu_327_p1[28]),
        .O(\p_Val2_7_5_reg_947[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p_Val2_7_5_reg_947[30]_i_4 
       (.I0(p_Val2_6_2_reg_927[27]),
        .I1(p_Val2_5_cast3_fu_327_p1[27]),
        .O(\p_Val2_7_5_reg_947[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[30]_i_5 
       (.I0(p_Val2_5_cast3_fu_327_p1[29]),
        .I1(p_Val2_6_2_reg_927[29]),
        .I2(p_Val2_6_2_reg_927[30]),
        .I3(p_Val2_5_cast3_fu_327_p1[30]),
        .O(\p_Val2_7_5_reg_947[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[30]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[28]),
        .I1(p_Val2_6_2_reg_927[28]),
        .I2(p_Val2_5_cast3_fu_327_p1[29]),
        .I3(p_Val2_6_2_reg_927[29]),
        .O(\p_Val2_7_5_reg_947[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \p_Val2_7_5_reg_947[30]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[27]),
        .I1(p_Val2_6_2_reg_927[27]),
        .I2(p_Val2_5_cast3_fu_327_p1[28]),
        .I3(p_Val2_6_2_reg_927[28]),
        .O(\p_Val2_7_5_reg_947[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_5_reg_947[30]_i_8 
       (.I0(p_Val2_6_2_reg_927[27]),
        .I1(p_Val2_5_cast3_fu_327_p1[27]),
        .O(\p_Val2_7_5_reg_947[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[34]_i_2 
       (.I0(p_Val2_6_2_reg_927[33]),
        .I1(p_Val2_5_cast3_fu_327_p1[33]),
        .O(\p_Val2_7_5_reg_947[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[34]_i_3 
       (.I0(p_Val2_6_2_reg_927[32]),
        .I1(p_Val2_5_cast3_fu_327_p1[32]),
        .O(\p_Val2_7_5_reg_947[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[34]_i_4 
       (.I0(p_Val2_6_2_reg_927[31]),
        .I1(p_Val2_5_cast3_fu_327_p1[31]),
        .O(\p_Val2_7_5_reg_947[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[34]_i_5 
       (.I0(p_Val2_6_2_reg_927[30]),
        .I1(p_Val2_5_cast3_fu_327_p1[30]),
        .O(\p_Val2_7_5_reg_947[34]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[34]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[33]),
        .I1(p_Val2_6_2_reg_927[33]),
        .I2(p_Val2_6_2_reg_927[34]),
        .I3(p_Val2_5_cast3_fu_327_p1[34]),
        .O(\p_Val2_7_5_reg_947[34]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[34]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[32]),
        .I1(p_Val2_6_2_reg_927[32]),
        .I2(p_Val2_6_2_reg_927[33]),
        .I3(p_Val2_5_cast3_fu_327_p1[33]),
        .O(\p_Val2_7_5_reg_947[34]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[34]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[31]),
        .I1(p_Val2_6_2_reg_927[31]),
        .I2(p_Val2_6_2_reg_927[32]),
        .I3(p_Val2_5_cast3_fu_327_p1[32]),
        .O(\p_Val2_7_5_reg_947[34]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[34]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[30]),
        .I1(p_Val2_6_2_reg_927[30]),
        .I2(p_Val2_6_2_reg_927[31]),
        .I3(p_Val2_5_cast3_fu_327_p1[31]),
        .O(\p_Val2_7_5_reg_947[34]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[38]_i_2 
       (.I0(p_Val2_6_2_reg_927[37]),
        .I1(p_Val2_5_cast3_fu_327_p1[37]),
        .O(\p_Val2_7_5_reg_947[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[38]_i_3 
       (.I0(p_Val2_6_2_reg_927[36]),
        .I1(p_Val2_5_cast3_fu_327_p1[36]),
        .O(\p_Val2_7_5_reg_947[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[38]_i_4 
       (.I0(p_Val2_6_2_reg_927[35]),
        .I1(p_Val2_5_cast3_fu_327_p1[35]),
        .O(\p_Val2_7_5_reg_947[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[38]_i_5 
       (.I0(p_Val2_6_2_reg_927[34]),
        .I1(p_Val2_5_cast3_fu_327_p1[34]),
        .O(\p_Val2_7_5_reg_947[38]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[38]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[37]),
        .I1(p_Val2_6_2_reg_927[37]),
        .I2(p_Val2_6_2_reg_927[38]),
        .I3(p_Val2_5_cast3_fu_327_p1[38]),
        .O(\p_Val2_7_5_reg_947[38]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[38]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[36]),
        .I1(p_Val2_6_2_reg_927[36]),
        .I2(p_Val2_6_2_reg_927[37]),
        .I3(p_Val2_5_cast3_fu_327_p1[37]),
        .O(\p_Val2_7_5_reg_947[38]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[38]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[35]),
        .I1(p_Val2_6_2_reg_927[35]),
        .I2(p_Val2_6_2_reg_927[36]),
        .I3(p_Val2_5_cast3_fu_327_p1[36]),
        .O(\p_Val2_7_5_reg_947[38]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[38]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[34]),
        .I1(p_Val2_6_2_reg_927[34]),
        .I2(p_Val2_6_2_reg_927[35]),
        .I3(p_Val2_5_cast3_fu_327_p1[35]),
        .O(\p_Val2_7_5_reg_947[38]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[42]_i_2 
       (.I0(p_Val2_6_2_reg_927[41]),
        .I1(p_Val2_5_cast3_fu_327_p1[41]),
        .O(\p_Val2_7_5_reg_947[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[42]_i_3 
       (.I0(p_Val2_6_2_reg_927[40]),
        .I1(p_Val2_5_cast3_fu_327_p1[40]),
        .O(\p_Val2_7_5_reg_947[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[42]_i_4 
       (.I0(p_Val2_6_2_reg_927[39]),
        .I1(p_Val2_5_cast3_fu_327_p1[39]),
        .O(\p_Val2_7_5_reg_947[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[42]_i_5 
       (.I0(p_Val2_6_2_reg_927[38]),
        .I1(p_Val2_5_cast3_fu_327_p1[38]),
        .O(\p_Val2_7_5_reg_947[42]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[42]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[41]),
        .I1(p_Val2_6_2_reg_927[41]),
        .I2(p_Val2_6_2_reg_927[42]),
        .I3(p_Val2_5_cast3_fu_327_p1[42]),
        .O(\p_Val2_7_5_reg_947[42]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[42]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[40]),
        .I1(p_Val2_6_2_reg_927[40]),
        .I2(p_Val2_6_2_reg_927[41]),
        .I3(p_Val2_5_cast3_fu_327_p1[41]),
        .O(\p_Val2_7_5_reg_947[42]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[42]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[39]),
        .I1(p_Val2_6_2_reg_927[39]),
        .I2(p_Val2_6_2_reg_927[40]),
        .I3(p_Val2_5_cast3_fu_327_p1[40]),
        .O(\p_Val2_7_5_reg_947[42]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[42]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[38]),
        .I1(p_Val2_6_2_reg_927[38]),
        .I2(p_Val2_6_2_reg_927[39]),
        .I3(p_Val2_5_cast3_fu_327_p1[39]),
        .O(\p_Val2_7_5_reg_947[42]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[46]_i_2 
       (.I0(p_Val2_6_2_reg_927[45]),
        .I1(p_Val2_5_cast3_fu_327_p1[45]),
        .O(\p_Val2_7_5_reg_947[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[46]_i_3 
       (.I0(p_Val2_6_2_reg_927[44]),
        .I1(p_Val2_5_cast3_fu_327_p1[44]),
        .O(\p_Val2_7_5_reg_947[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[46]_i_4 
       (.I0(p_Val2_6_2_reg_927[43]),
        .I1(p_Val2_5_cast3_fu_327_p1[43]),
        .O(\p_Val2_7_5_reg_947[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[46]_i_5 
       (.I0(p_Val2_6_2_reg_927[42]),
        .I1(p_Val2_5_cast3_fu_327_p1[42]),
        .O(\p_Val2_7_5_reg_947[46]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[46]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[45]),
        .I1(p_Val2_6_2_reg_927[45]),
        .I2(p_Val2_6_2_reg_927[46]),
        .I3(p_Val2_5_cast3_fu_327_p1[46]),
        .O(\p_Val2_7_5_reg_947[46]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[46]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[44]),
        .I1(p_Val2_6_2_reg_927[44]),
        .I2(p_Val2_6_2_reg_927[45]),
        .I3(p_Val2_5_cast3_fu_327_p1[45]),
        .O(\p_Val2_7_5_reg_947[46]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[46]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[43]),
        .I1(p_Val2_6_2_reg_927[43]),
        .I2(p_Val2_6_2_reg_927[44]),
        .I3(p_Val2_5_cast3_fu_327_p1[44]),
        .O(\p_Val2_7_5_reg_947[46]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[46]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[42]),
        .I1(p_Val2_6_2_reg_927[42]),
        .I2(p_Val2_6_2_reg_927[43]),
        .I3(p_Val2_5_cast3_fu_327_p1[43]),
        .O(\p_Val2_7_5_reg_947[46]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[50]_i_2 
       (.I0(p_Val2_6_2_reg_927[49]),
        .I1(p_Val2_5_cast3_fu_327_p1[49]),
        .O(\p_Val2_7_5_reg_947[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[50]_i_3 
       (.I0(p_Val2_6_2_reg_927[48]),
        .I1(p_Val2_5_cast3_fu_327_p1[48]),
        .O(\p_Val2_7_5_reg_947[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[50]_i_4 
       (.I0(p_Val2_6_2_reg_927[47]),
        .I1(p_Val2_5_cast3_fu_327_p1[47]),
        .O(\p_Val2_7_5_reg_947[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[50]_i_5 
       (.I0(p_Val2_6_2_reg_927[46]),
        .I1(p_Val2_5_cast3_fu_327_p1[46]),
        .O(\p_Val2_7_5_reg_947[50]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[50]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[49]),
        .I1(p_Val2_6_2_reg_927[49]),
        .I2(p_Val2_6_2_reg_927[50]),
        .I3(p_Val2_5_cast3_fu_327_p1[50]),
        .O(\p_Val2_7_5_reg_947[50]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[50]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[48]),
        .I1(p_Val2_6_2_reg_927[48]),
        .I2(p_Val2_6_2_reg_927[49]),
        .I3(p_Val2_5_cast3_fu_327_p1[49]),
        .O(\p_Val2_7_5_reg_947[50]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[50]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[47]),
        .I1(p_Val2_6_2_reg_927[47]),
        .I2(p_Val2_6_2_reg_927[48]),
        .I3(p_Val2_5_cast3_fu_327_p1[48]),
        .O(\p_Val2_7_5_reg_947[50]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[50]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[46]),
        .I1(p_Val2_6_2_reg_927[46]),
        .I2(p_Val2_6_2_reg_927[47]),
        .I3(p_Val2_5_cast3_fu_327_p1[47]),
        .O(\p_Val2_7_5_reg_947[50]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[54]_i_2 
       (.I0(p_Val2_6_2_reg_927[53]),
        .I1(p_Val2_5_cast3_fu_327_p1[53]),
        .O(\p_Val2_7_5_reg_947[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[54]_i_3 
       (.I0(p_Val2_6_2_reg_927[52]),
        .I1(p_Val2_5_cast3_fu_327_p1[52]),
        .O(\p_Val2_7_5_reg_947[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[54]_i_4 
       (.I0(p_Val2_6_2_reg_927[51]),
        .I1(p_Val2_5_cast3_fu_327_p1[51]),
        .O(\p_Val2_7_5_reg_947[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[54]_i_5 
       (.I0(p_Val2_6_2_reg_927[50]),
        .I1(p_Val2_5_cast3_fu_327_p1[50]),
        .O(\p_Val2_7_5_reg_947[54]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[54]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[53]),
        .I1(p_Val2_6_2_reg_927[53]),
        .I2(p_Val2_6_2_reg_927[54]),
        .I3(p_Val2_5_cast3_fu_327_p1[54]),
        .O(\p_Val2_7_5_reg_947[54]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[54]_i_7 
       (.I0(p_Val2_5_cast3_fu_327_p1[52]),
        .I1(p_Val2_6_2_reg_927[52]),
        .I2(p_Val2_6_2_reg_927[53]),
        .I3(p_Val2_5_cast3_fu_327_p1[53]),
        .O(\p_Val2_7_5_reg_947[54]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[54]_i_8 
       (.I0(p_Val2_5_cast3_fu_327_p1[51]),
        .I1(p_Val2_6_2_reg_927[51]),
        .I2(p_Val2_6_2_reg_927[52]),
        .I3(p_Val2_5_cast3_fu_327_p1[52]),
        .O(\p_Val2_7_5_reg_947[54]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[54]_i_9 
       (.I0(p_Val2_5_cast3_fu_327_p1[50]),
        .I1(p_Val2_6_2_reg_927[50]),
        .I2(p_Val2_6_2_reg_927[51]),
        .I3(p_Val2_5_cast3_fu_327_p1[51]),
        .O(\p_Val2_7_5_reg_947[54]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[57]_i_2 
       (.I0(p_Val2_6_2_reg_927[55]),
        .I1(p_Val2_5_cast3_fu_327_p1[55]),
        .O(\p_Val2_7_5_reg_947[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_5_reg_947[57]_i_3 
       (.I0(p_Val2_6_2_reg_927[54]),
        .I1(p_Val2_5_cast3_fu_327_p1[54]),
        .O(\p_Val2_7_5_reg_947[57]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_7_5_reg_947[57]_i_4 
       (.I0(p_Val2_6_2_reg_927[56]),
        .O(\p_Val2_7_5_reg_947[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \p_Val2_7_5_reg_947[57]_i_5 
       (.I0(p_Val2_5_cast3_fu_327_p1[55]),
        .I1(p_Val2_6_2_reg_927[55]),
        .I2(p_Val2_6_2_reg_927[56]),
        .O(\p_Val2_7_5_reg_947[57]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \p_Val2_7_5_reg_947[57]_i_6 
       (.I0(p_Val2_5_cast3_fu_327_p1[54]),
        .I1(p_Val2_6_2_reg_927[54]),
        .I2(p_Val2_6_2_reg_927[55]),
        .I3(p_Val2_5_cast3_fu_327_p1[55]),
        .O(\p_Val2_7_5_reg_947[57]_i_6_n_0 ));
  FDRE \p_Val2_7_5_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[0]),
        .Q(p_Val2_7_5_reg_947[0]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[10]),
        .Q(p_Val2_7_5_reg_947[10]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[11]),
        .Q(p_Val2_7_5_reg_947[11]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[12]),
        .Q(p_Val2_7_5_reg_947[12]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[13]),
        .Q(p_Val2_7_5_reg_947[13]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[14]),
        .Q(p_Val2_7_5_reg_947[14]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[15]),
        .Q(p_Val2_7_5_reg_947[15]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[16]),
        .Q(p_Val2_7_5_reg_947[16]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[17]),
        .Q(p_Val2_7_5_reg_947[17]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[18]),
        .Q(p_Val2_7_5_reg_947[18]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[19]),
        .Q(p_Val2_7_5_reg_947[19]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[1]),
        .Q(p_Val2_7_5_reg_947[1]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[20]),
        .Q(p_Val2_7_5_reg_947[20]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[21]),
        .Q(p_Val2_7_5_reg_947[21]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[22]),
        .Q(p_Val2_7_5_reg_947[22]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[23]),
        .Q(p_Val2_7_5_reg_947[23]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[24]),
        .Q(p_Val2_7_5_reg_947[24]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[25]),
        .Q(p_Val2_7_5_reg_947[25]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[26]),
        .Q(p_Val2_7_5_reg_947[26]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[27]),
        .Q(p_Val2_7_5_reg_947[27]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[28]),
        .Q(p_Val2_7_5_reg_947[28]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[29]),
        .Q(p_Val2_7_5_reg_947[29]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[2]),
        .Q(p_Val2_7_5_reg_947[2]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[30]),
        .Q(p_Val2_7_5_reg_947[30]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[30]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_5_reg_947_reg[30]_i_1_n_0 ,\p_Val2_7_5_reg_947_reg[30]_i_1_n_1 ,\p_Val2_7_5_reg_947_reg[30]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_5_reg_947[30]_i_2_n_0 ,\p_Val2_7_5_reg_947[30]_i_3_n_0 ,\p_Val2_7_5_reg_947[30]_i_4_n_0 ,1'b0}),
        .O(p_Val2_7_5_fu_358_p2[30:27]),
        .S({\p_Val2_7_5_reg_947[30]_i_5_n_0 ,\p_Val2_7_5_reg_947[30]_i_6_n_0 ,\p_Val2_7_5_reg_947[30]_i_7_n_0 ,\p_Val2_7_5_reg_947[30]_i_8_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[31]),
        .Q(p_Val2_7_5_reg_947[31]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[32]),
        .Q(p_Val2_7_5_reg_947[32]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[33]),
        .Q(p_Val2_7_5_reg_947[33]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[34]),
        .Q(p_Val2_7_5_reg_947[34]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[34]_i_1 
       (.CI(\p_Val2_7_5_reg_947_reg[30]_i_1_n_0 ),
        .CO({\p_Val2_7_5_reg_947_reg[34]_i_1_n_0 ,\p_Val2_7_5_reg_947_reg[34]_i_1_n_1 ,\p_Val2_7_5_reg_947_reg[34]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_5_reg_947[34]_i_2_n_0 ,\p_Val2_7_5_reg_947[34]_i_3_n_0 ,\p_Val2_7_5_reg_947[34]_i_4_n_0 ,\p_Val2_7_5_reg_947[34]_i_5_n_0 }),
        .O(p_Val2_7_5_fu_358_p2[34:31]),
        .S({\p_Val2_7_5_reg_947[34]_i_6_n_0 ,\p_Val2_7_5_reg_947[34]_i_7_n_0 ,\p_Val2_7_5_reg_947[34]_i_8_n_0 ,\p_Val2_7_5_reg_947[34]_i_9_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[35]),
        .Q(p_Val2_7_5_reg_947[35]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[36]),
        .Q(p_Val2_7_5_reg_947[36]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[37]),
        .Q(p_Val2_7_5_reg_947[37]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[38]),
        .Q(p_Val2_7_5_reg_947[38]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[38]_i_1 
       (.CI(\p_Val2_7_5_reg_947_reg[34]_i_1_n_0 ),
        .CO({\p_Val2_7_5_reg_947_reg[38]_i_1_n_0 ,\p_Val2_7_5_reg_947_reg[38]_i_1_n_1 ,\p_Val2_7_5_reg_947_reg[38]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_5_reg_947[38]_i_2_n_0 ,\p_Val2_7_5_reg_947[38]_i_3_n_0 ,\p_Val2_7_5_reg_947[38]_i_4_n_0 ,\p_Val2_7_5_reg_947[38]_i_5_n_0 }),
        .O(p_Val2_7_5_fu_358_p2[38:35]),
        .S({\p_Val2_7_5_reg_947[38]_i_6_n_0 ,\p_Val2_7_5_reg_947[38]_i_7_n_0 ,\p_Val2_7_5_reg_947[38]_i_8_n_0 ,\p_Val2_7_5_reg_947[38]_i_9_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[39]),
        .Q(p_Val2_7_5_reg_947[39]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[3]),
        .Q(p_Val2_7_5_reg_947[3]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[40]),
        .Q(p_Val2_7_5_reg_947[40]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[41]),
        .Q(p_Val2_7_5_reg_947[41]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[42]),
        .Q(p_Val2_7_5_reg_947[42]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[42]_i_1 
       (.CI(\p_Val2_7_5_reg_947_reg[38]_i_1_n_0 ),
        .CO({\p_Val2_7_5_reg_947_reg[42]_i_1_n_0 ,\p_Val2_7_5_reg_947_reg[42]_i_1_n_1 ,\p_Val2_7_5_reg_947_reg[42]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_5_reg_947[42]_i_2_n_0 ,\p_Val2_7_5_reg_947[42]_i_3_n_0 ,\p_Val2_7_5_reg_947[42]_i_4_n_0 ,\p_Val2_7_5_reg_947[42]_i_5_n_0 }),
        .O(p_Val2_7_5_fu_358_p2[42:39]),
        .S({\p_Val2_7_5_reg_947[42]_i_6_n_0 ,\p_Val2_7_5_reg_947[42]_i_7_n_0 ,\p_Val2_7_5_reg_947[42]_i_8_n_0 ,\p_Val2_7_5_reg_947[42]_i_9_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[43]),
        .Q(p_Val2_7_5_reg_947[43]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[44]),
        .Q(p_Val2_7_5_reg_947[44]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[45]),
        .Q(p_Val2_7_5_reg_947[45]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[46]),
        .Q(p_Val2_7_5_reg_947[46]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[46]_i_1 
       (.CI(\p_Val2_7_5_reg_947_reg[42]_i_1_n_0 ),
        .CO({\p_Val2_7_5_reg_947_reg[46]_i_1_n_0 ,\p_Val2_7_5_reg_947_reg[46]_i_1_n_1 ,\p_Val2_7_5_reg_947_reg[46]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_5_reg_947[46]_i_2_n_0 ,\p_Val2_7_5_reg_947[46]_i_3_n_0 ,\p_Val2_7_5_reg_947[46]_i_4_n_0 ,\p_Val2_7_5_reg_947[46]_i_5_n_0 }),
        .O(p_Val2_7_5_fu_358_p2[46:43]),
        .S({\p_Val2_7_5_reg_947[46]_i_6_n_0 ,\p_Val2_7_5_reg_947[46]_i_7_n_0 ,\p_Val2_7_5_reg_947[46]_i_8_n_0 ,\p_Val2_7_5_reg_947[46]_i_9_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[47]),
        .Q(p_Val2_7_5_reg_947[47]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[48]),
        .Q(p_Val2_7_5_reg_947[48]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[49]),
        .Q(p_Val2_7_5_reg_947[49]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[4]),
        .Q(p_Val2_7_5_reg_947[4]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[50]),
        .Q(p_Val2_7_5_reg_947[50]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[50]_i_1 
       (.CI(\p_Val2_7_5_reg_947_reg[46]_i_1_n_0 ),
        .CO({\p_Val2_7_5_reg_947_reg[50]_i_1_n_0 ,\p_Val2_7_5_reg_947_reg[50]_i_1_n_1 ,\p_Val2_7_5_reg_947_reg[50]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_5_reg_947[50]_i_2_n_0 ,\p_Val2_7_5_reg_947[50]_i_3_n_0 ,\p_Val2_7_5_reg_947[50]_i_4_n_0 ,\p_Val2_7_5_reg_947[50]_i_5_n_0 }),
        .O(p_Val2_7_5_fu_358_p2[50:47]),
        .S({\p_Val2_7_5_reg_947[50]_i_6_n_0 ,\p_Val2_7_5_reg_947[50]_i_7_n_0 ,\p_Val2_7_5_reg_947[50]_i_8_n_0 ,\p_Val2_7_5_reg_947[50]_i_9_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[51]),
        .Q(p_Val2_7_5_reg_947[51]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[52]),
        .Q(p_Val2_7_5_reg_947[52]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[53]),
        .Q(p_Val2_7_5_reg_947[53]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[54]),
        .Q(p_Val2_7_5_reg_947[54]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[54]_i_1 
       (.CI(\p_Val2_7_5_reg_947_reg[50]_i_1_n_0 ),
        .CO({\p_Val2_7_5_reg_947_reg[54]_i_1_n_0 ,\p_Val2_7_5_reg_947_reg[54]_i_1_n_1 ,\p_Val2_7_5_reg_947_reg[54]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_5_reg_947[54]_i_2_n_0 ,\p_Val2_7_5_reg_947[54]_i_3_n_0 ,\p_Val2_7_5_reg_947[54]_i_4_n_0 ,\p_Val2_7_5_reg_947[54]_i_5_n_0 }),
        .O(p_Val2_7_5_fu_358_p2[54:51]),
        .S({\p_Val2_7_5_reg_947[54]_i_6_n_0 ,\p_Val2_7_5_reg_947[54]_i_7_n_0 ,\p_Val2_7_5_reg_947[54]_i_8_n_0 ,\p_Val2_7_5_reg_947[54]_i_9_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[55]),
        .Q(p_Val2_7_5_reg_947[55]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[56]),
        .Q(p_Val2_7_5_reg_947[56]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[57] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_5_fu_358_p2[57]),
        .Q(p_Val2_7_5_reg_947[57]),
        .R(1'b0));
  CARRY4 \p_Val2_7_5_reg_947_reg[57]_i_1 
       (.CI(\p_Val2_7_5_reg_947_reg[54]_i_1_n_0 ),
        .CO({\NLW_p_Val2_7_5_reg_947_reg[57]_i_1_CO_UNCONNECTED [3:2],\p_Val2_7_5_reg_947_reg[57]_i_1_n_2 ,\p_Val2_7_5_reg_947_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_7_5_reg_947[57]_i_2_n_0 ,\p_Val2_7_5_reg_947[57]_i_3_n_0 }),
        .O({\NLW_p_Val2_7_5_reg_947_reg[57]_i_1_O_UNCONNECTED [3],p_Val2_7_5_fu_358_p2[57:55]}),
        .S({1'b0,\p_Val2_7_5_reg_947[57]_i_4_n_0 ,\p_Val2_7_5_reg_947[57]_i_5_n_0 ,\p_Val2_7_5_reg_947[57]_i_6_n_0 }));
  FDRE \p_Val2_7_5_reg_947_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[5]),
        .Q(p_Val2_7_5_reg_947[5]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[6]),
        .Q(p_Val2_7_5_reg_947[6]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[7]),
        .Q(p_Val2_7_5_reg_947[7]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[8]),
        .Q(p_Val2_7_5_reg_947[8]),
        .R(1'b0));
  FDRE \p_Val2_7_5_reg_947_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_6_2_reg_927[9]),
        .Q(p_Val2_7_5_reg_947[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[29]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[29]),
        .I1(p_Val2_6_reg_921[29]),
        .O(\p_Val2_7_reg_932[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[29]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[28]),
        .I1(p_Val2_6_reg_921[28]),
        .O(\p_Val2_7_reg_932[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[29]_i_4 
       (.I0(p_Val2_6_reg_921[27]),
        .I1(p_Val2_5_cast3_fu_327_p1[27]),
        .O(\p_Val2_7_reg_932[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[33]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[33]),
        .I1(p_Val2_6_reg_921[33]),
        .O(\p_Val2_7_reg_932[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[33]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[32]),
        .I1(p_Val2_6_reg_921[32]),
        .O(\p_Val2_7_reg_932[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[33]_i_4 
       (.I0(p_Val2_5_cast3_fu_327_p1[31]),
        .I1(p_Val2_6_reg_921[31]),
        .O(\p_Val2_7_reg_932[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[33]_i_5 
       (.I0(p_Val2_5_cast3_fu_327_p1[30]),
        .I1(p_Val2_6_reg_921[30]),
        .O(\p_Val2_7_reg_932[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[37]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[37]),
        .I1(p_Val2_6_reg_921[37]),
        .O(\p_Val2_7_reg_932[37]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[37]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[36]),
        .I1(p_Val2_6_reg_921[36]),
        .O(\p_Val2_7_reg_932[37]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[37]_i_4 
       (.I0(p_Val2_5_cast3_fu_327_p1[35]),
        .I1(p_Val2_6_reg_921[35]),
        .O(\p_Val2_7_reg_932[37]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[37]_i_5 
       (.I0(p_Val2_6_reg_921[34]),
        .I1(p_Val2_5_cast3_fu_327_p1[34]),
        .O(\p_Val2_7_reg_932[37]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[41]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[41]),
        .I1(p_Val2_6_reg_921[41]),
        .O(\p_Val2_7_reg_932[41]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[41]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[40]),
        .I1(p_Val2_6_reg_921[40]),
        .O(\p_Val2_7_reg_932[41]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[41]_i_4 
       (.I0(p_Val2_5_cast3_fu_327_p1[39]),
        .I1(p_Val2_6_reg_921[39]),
        .O(\p_Val2_7_reg_932[41]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[41]_i_5 
       (.I0(p_Val2_6_reg_921[38]),
        .I1(p_Val2_5_cast3_fu_327_p1[38]),
        .O(\p_Val2_7_reg_932[41]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[45]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[45]),
        .I1(p_Val2_6_reg_921[45]),
        .O(\p_Val2_7_reg_932[45]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[45]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[44]),
        .I1(p_Val2_6_reg_921[44]),
        .O(\p_Val2_7_reg_932[45]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[45]_i_4 
       (.I0(p_Val2_5_cast3_fu_327_p1[43]),
        .I1(p_Val2_6_reg_921[43]),
        .O(\p_Val2_7_reg_932[45]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[45]_i_5 
       (.I0(p_Val2_6_reg_921[42]),
        .I1(p_Val2_5_cast3_fu_327_p1[42]),
        .O(\p_Val2_7_reg_932[45]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[49]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[49]),
        .I1(p_Val2_6_reg_921[49]),
        .O(\p_Val2_7_reg_932[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[49]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[48]),
        .I1(p_Val2_6_reg_921[48]),
        .O(\p_Val2_7_reg_932[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[49]_i_4 
       (.I0(p_Val2_5_cast3_fu_327_p1[47]),
        .I1(p_Val2_6_reg_921[47]),
        .O(\p_Val2_7_reg_932[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[49]_i_5 
       (.I0(p_Val2_6_reg_921[46]),
        .I1(p_Val2_5_cast3_fu_327_p1[46]),
        .O(\p_Val2_7_reg_932[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[53]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[53]),
        .I1(p_Val2_6_reg_921[53]),
        .O(\p_Val2_7_reg_932[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[53]_i_3 
       (.I0(p_Val2_5_cast3_fu_327_p1[52]),
        .I1(p_Val2_6_reg_921[52]),
        .O(\p_Val2_7_reg_932[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[53]_i_4 
       (.I0(p_Val2_5_cast3_fu_327_p1[51]),
        .I1(p_Val2_6_reg_921[51]),
        .O(\p_Val2_7_reg_932[53]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[53]_i_5 
       (.I0(p_Val2_6_reg_921[50]),
        .I1(p_Val2_5_cast3_fu_327_p1[50]),
        .O(\p_Val2_7_reg_932[53]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[57]_i_2 
       (.I0(p_Val2_5_cast3_fu_327_p1[55]),
        .I1(p_Val2_6_reg_921[55]),
        .O(\p_Val2_7_reg_932[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_932[57]_i_3 
       (.I0(p_Val2_6_reg_921[54]),
        .I1(p_Val2_5_cast3_fu_327_p1[54]),
        .O(\p_Val2_7_reg_932[57]_i_3_n_0 ));
  FDRE \p_Val2_7_reg_932_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[26]),
        .Q(p_Val2_7_reg_932[26]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[27]),
        .Q(p_Val2_7_reg_932[27]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[28]),
        .Q(p_Val2_7_reg_932[28]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[29]),
        .Q(p_Val2_7_reg_932[29]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[29]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_reg_932_reg[29]_i_1_n_0 ,\p_Val2_7_reg_932_reg[29]_i_1_n_1 ,\p_Val2_7_reg_932_reg[29]_i_1_n_2 ,\p_Val2_7_reg_932_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_6_reg_921[29:27],1'b0}),
        .O(p_Val2_7_fu_338_p2[29:26]),
        .S({\p_Val2_7_reg_932[29]_i_2_n_0 ,\p_Val2_7_reg_932[29]_i_3_n_0 ,\p_Val2_7_reg_932[29]_i_4_n_0 ,p_Val2_6_reg_921[26]}));
  FDRE \p_Val2_7_reg_932_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[30]),
        .Q(p_Val2_7_reg_932[30]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[31]),
        .Q(p_Val2_7_reg_932[31]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[32]),
        .Q(p_Val2_7_reg_932[32]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[33]),
        .Q(p_Val2_7_reg_932[33]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[33]_i_1 
       (.CI(\p_Val2_7_reg_932_reg[29]_i_1_n_0 ),
        .CO({\p_Val2_7_reg_932_reg[33]_i_1_n_0 ,\p_Val2_7_reg_932_reg[33]_i_1_n_1 ,\p_Val2_7_reg_932_reg[33]_i_1_n_2 ,\p_Val2_7_reg_932_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_921[33:30]),
        .O(p_Val2_7_fu_338_p2[33:30]),
        .S({\p_Val2_7_reg_932[33]_i_2_n_0 ,\p_Val2_7_reg_932[33]_i_3_n_0 ,\p_Val2_7_reg_932[33]_i_4_n_0 ,\p_Val2_7_reg_932[33]_i_5_n_0 }));
  FDRE \p_Val2_7_reg_932_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[34]),
        .Q(p_Val2_7_reg_932[34]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[35]),
        .Q(p_Val2_7_reg_932[35]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[36]),
        .Q(p_Val2_7_reg_932[36]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[37]),
        .Q(p_Val2_7_reg_932[37]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[37]_i_1 
       (.CI(\p_Val2_7_reg_932_reg[33]_i_1_n_0 ),
        .CO({\p_Val2_7_reg_932_reg[37]_i_1_n_0 ,\p_Val2_7_reg_932_reg[37]_i_1_n_1 ,\p_Val2_7_reg_932_reg[37]_i_1_n_2 ,\p_Val2_7_reg_932_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_921[37:34]),
        .O(p_Val2_7_fu_338_p2[37:34]),
        .S({\p_Val2_7_reg_932[37]_i_2_n_0 ,\p_Val2_7_reg_932[37]_i_3_n_0 ,\p_Val2_7_reg_932[37]_i_4_n_0 ,\p_Val2_7_reg_932[37]_i_5_n_0 }));
  FDRE \p_Val2_7_reg_932_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[38]),
        .Q(p_Val2_7_reg_932[38]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[39]),
        .Q(p_Val2_7_reg_932[39]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[40]),
        .Q(p_Val2_7_reg_932[40]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[41]),
        .Q(p_Val2_7_reg_932[41]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[41]_i_1 
       (.CI(\p_Val2_7_reg_932_reg[37]_i_1_n_0 ),
        .CO({\p_Val2_7_reg_932_reg[41]_i_1_n_0 ,\p_Val2_7_reg_932_reg[41]_i_1_n_1 ,\p_Val2_7_reg_932_reg[41]_i_1_n_2 ,\p_Val2_7_reg_932_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_921[41:38]),
        .O(p_Val2_7_fu_338_p2[41:38]),
        .S({\p_Val2_7_reg_932[41]_i_2_n_0 ,\p_Val2_7_reg_932[41]_i_3_n_0 ,\p_Val2_7_reg_932[41]_i_4_n_0 ,\p_Val2_7_reg_932[41]_i_5_n_0 }));
  FDRE \p_Val2_7_reg_932_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[42]),
        .Q(p_Val2_7_reg_932[42]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[43]),
        .Q(p_Val2_7_reg_932[43]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[44]),
        .Q(p_Val2_7_reg_932[44]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[45]),
        .Q(p_Val2_7_reg_932[45]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[45]_i_1 
       (.CI(\p_Val2_7_reg_932_reg[41]_i_1_n_0 ),
        .CO({\p_Val2_7_reg_932_reg[45]_i_1_n_0 ,\p_Val2_7_reg_932_reg[45]_i_1_n_1 ,\p_Val2_7_reg_932_reg[45]_i_1_n_2 ,\p_Val2_7_reg_932_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_921[45:42]),
        .O(p_Val2_7_fu_338_p2[45:42]),
        .S({\p_Val2_7_reg_932[45]_i_2_n_0 ,\p_Val2_7_reg_932[45]_i_3_n_0 ,\p_Val2_7_reg_932[45]_i_4_n_0 ,\p_Val2_7_reg_932[45]_i_5_n_0 }));
  FDRE \p_Val2_7_reg_932_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[46]),
        .Q(p_Val2_7_reg_932[46]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[47]),
        .Q(p_Val2_7_reg_932[47]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[48]),
        .Q(p_Val2_7_reg_932[48]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[49]),
        .Q(p_Val2_7_reg_932[49]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[49]_i_1 
       (.CI(\p_Val2_7_reg_932_reg[45]_i_1_n_0 ),
        .CO({\p_Val2_7_reg_932_reg[49]_i_1_n_0 ,\p_Val2_7_reg_932_reg[49]_i_1_n_1 ,\p_Val2_7_reg_932_reg[49]_i_1_n_2 ,\p_Val2_7_reg_932_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_921[49:46]),
        .O(p_Val2_7_fu_338_p2[49:46]),
        .S({\p_Val2_7_reg_932[49]_i_2_n_0 ,\p_Val2_7_reg_932[49]_i_3_n_0 ,\p_Val2_7_reg_932[49]_i_4_n_0 ,\p_Val2_7_reg_932[49]_i_5_n_0 }));
  FDRE \p_Val2_7_reg_932_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[50]),
        .Q(p_Val2_7_reg_932[50]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[51]),
        .Q(p_Val2_7_reg_932[51]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[52]),
        .Q(p_Val2_7_reg_932[52]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[53]),
        .Q(p_Val2_7_reg_932[53]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[53]_i_1 
       (.CI(\p_Val2_7_reg_932_reg[49]_i_1_n_0 ),
        .CO({\p_Val2_7_reg_932_reg[53]_i_1_n_0 ,\p_Val2_7_reg_932_reg[53]_i_1_n_1 ,\p_Val2_7_reg_932_reg[53]_i_1_n_2 ,\p_Val2_7_reg_932_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_921[53:50]),
        .O(p_Val2_7_fu_338_p2[53:50]),
        .S({\p_Val2_7_reg_932[53]_i_2_n_0 ,\p_Val2_7_reg_932[53]_i_3_n_0 ,\p_Val2_7_reg_932[53]_i_4_n_0 ,\p_Val2_7_reg_932[53]_i_5_n_0 }));
  FDRE \p_Val2_7_reg_932_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[54]),
        .Q(p_Val2_7_reg_932[54]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[55]),
        .Q(p_Val2_7_reg_932[55]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[56]),
        .Q(p_Val2_7_reg_932[56]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_932_reg[57] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(p_Val2_7_fu_338_p2[57]),
        .Q(p_Val2_7_reg_932[57]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_932_reg[57]_i_1 
       (.CI(\p_Val2_7_reg_932_reg[53]_i_1_n_0 ),
        .CO({\NLW_p_Val2_7_reg_932_reg[57]_i_1_CO_UNCONNECTED [3],\p_Val2_7_reg_932_reg[57]_i_1_n_1 ,\p_Val2_7_reg_932_reg[57]_i_1_n_2 ,\p_Val2_7_reg_932_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_6_reg_921[55:54]}),
        .O(p_Val2_7_fu_338_p2[57:54]),
        .S({p_Val2_6_reg_921[57:56],\p_Val2_7_reg_932[57]_i_2_n_0 ,\p_Val2_7_reg_932[57]_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[11]_i_2 
       (.I0(tmp_reg_863[11]),
        .I1(tmp_4_cast_fu_267_p1[39]),
        .O(\p_Val2_8_s_reg_906[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[11]_i_3 
       (.I0(tmp_reg_863[10]),
        .I1(tmp_4_cast_fu_267_p1[38]),
        .O(\p_Val2_8_s_reg_906[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[11]_i_4 
       (.I0(tmp_reg_863[9]),
        .I1(tmp_4_cast_fu_267_p1[37]),
        .O(\p_Val2_8_s_reg_906[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[11]_i_5 
       (.I0(tmp_reg_863[8]),
        .I1(tmp_4_cast_fu_267_p1[36]),
        .O(\p_Val2_8_s_reg_906[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[15]_i_2 
       (.I0(tmp_reg_863[15]),
        .I1(tmp_4_cast_fu_267_p1[43]),
        .O(\p_Val2_8_s_reg_906[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[15]_i_3 
       (.I0(tmp_reg_863[14]),
        .I1(tmp_4_cast_fu_267_p1[42]),
        .O(\p_Val2_8_s_reg_906[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[15]_i_4 
       (.I0(tmp_reg_863[13]),
        .I1(tmp_4_cast_fu_267_p1[41]),
        .O(\p_Val2_8_s_reg_906[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[15]_i_5 
       (.I0(tmp_reg_863[12]),
        .I1(tmp_4_cast_fu_267_p1[40]),
        .O(\p_Val2_8_s_reg_906[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[19]_i_2 
       (.I0(tmp_reg_863[19]),
        .I1(tmp_4_cast_fu_267_p1[47]),
        .O(\p_Val2_8_s_reg_906[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[19]_i_3 
       (.I0(tmp_reg_863[18]),
        .I1(tmp_4_cast_fu_267_p1[46]),
        .O(\p_Val2_8_s_reg_906[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[19]_i_4 
       (.I0(tmp_reg_863[17]),
        .I1(tmp_4_cast_fu_267_p1[45]),
        .O(\p_Val2_8_s_reg_906[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[19]_i_5 
       (.I0(tmp_reg_863[16]),
        .I1(tmp_4_cast_fu_267_p1[44]),
        .O(\p_Val2_8_s_reg_906[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[23]_i_2 
       (.I0(tmp_reg_863[23]),
        .I1(tmp_4_cast_fu_267_p1[51]),
        .O(\p_Val2_8_s_reg_906[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[23]_i_3 
       (.I0(tmp_reg_863[22]),
        .I1(tmp_4_cast_fu_267_p1[50]),
        .O(\p_Val2_8_s_reg_906[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[23]_i_4 
       (.I0(tmp_reg_863[21]),
        .I1(tmp_4_cast_fu_267_p1[49]),
        .O(\p_Val2_8_s_reg_906[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[23]_i_5 
       (.I0(tmp_reg_863[20]),
        .I1(tmp_4_cast_fu_267_p1[48]),
        .O(\p_Val2_8_s_reg_906[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[27]_i_2 
       (.I0(tmp_reg_863[27]),
        .I1(tmp_4_cast_fu_267_p1[55]),
        .O(\p_Val2_8_s_reg_906[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[27]_i_3 
       (.I0(tmp_reg_863[26]),
        .I1(tmp_4_cast_fu_267_p1[54]),
        .O(\p_Val2_8_s_reg_906[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[27]_i_4 
       (.I0(tmp_reg_863[25]),
        .I1(tmp_4_cast_fu_267_p1[53]),
        .O(\p_Val2_8_s_reg_906[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[27]_i_5 
       (.I0(tmp_reg_863[24]),
        .I1(tmp_4_cast_fu_267_p1[52]),
        .O(\p_Val2_8_s_reg_906[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[29]_i_2 
       (.I0(tmp_reg_863[28]),
        .I1(tmp_4_cast_fu_267_p1[56]),
        .O(\p_Val2_8_s_reg_906[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[3]_i_2 
       (.I0(tmp_reg_863[3]),
        .I1(tmp_4_cast_fu_267_p1[31]),
        .O(\p_Val2_8_s_reg_906[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[3]_i_3 
       (.I0(tmp_reg_863[2]),
        .I1(tmp_4_cast_fu_267_p1[30]),
        .O(\p_Val2_8_s_reg_906[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[3]_i_4 
       (.I0(tmp_reg_863[1]),
        .I1(tmp_4_cast_fu_267_p1[29]),
        .O(\p_Val2_8_s_reg_906[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[3]_i_5 
       (.I0(tmp_reg_863[0]),
        .I1(tmp_4_cast_fu_267_p1[28]),
        .O(\p_Val2_8_s_reg_906[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[7]_i_2 
       (.I0(tmp_reg_863[7]),
        .I1(tmp_4_cast_fu_267_p1[35]),
        .O(\p_Val2_8_s_reg_906[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[7]_i_3 
       (.I0(tmp_reg_863[6]),
        .I1(tmp_4_cast_fu_267_p1[34]),
        .O(\p_Val2_8_s_reg_906[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[7]_i_4 
       (.I0(tmp_reg_863[5]),
        .I1(tmp_4_cast_fu_267_p1[33]),
        .O(\p_Val2_8_s_reg_906[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_s_reg_906[7]_i_5 
       (.I0(tmp_reg_863[4]),
        .I1(tmp_4_cast_fu_267_p1[32]),
        .O(\p_Val2_8_s_reg_906[7]_i_5_n_0 ));
  FDRE \p_Val2_8_s_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[0]),
        .Q(grp_fu_314_p0[28]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[10]),
        .Q(grp_fu_314_p0[38]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[11]),
        .Q(grp_fu_314_p0[39]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[11]_i_1 
       (.CI(\p_Val2_8_s_reg_906_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_906_reg[11]_i_1_n_0 ,\p_Val2_8_s_reg_906_reg[11]_i_1_n_1 ,\p_Val2_8_s_reg_906_reg[11]_i_1_n_2 ,\p_Val2_8_s_reg_906_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_863[11:8]),
        .O(p_Val2_8_s_fu_288_p2[11:8]),
        .S({\p_Val2_8_s_reg_906[11]_i_2_n_0 ,\p_Val2_8_s_reg_906[11]_i_3_n_0 ,\p_Val2_8_s_reg_906[11]_i_4_n_0 ,\p_Val2_8_s_reg_906[11]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[12]),
        .Q(grp_fu_314_p0[40]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[13]),
        .Q(grp_fu_314_p0[41]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[14]),
        .Q(grp_fu_314_p0[42]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[15]),
        .Q(grp_fu_314_p0[43]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[15]_i_1 
       (.CI(\p_Val2_8_s_reg_906_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_906_reg[15]_i_1_n_0 ,\p_Val2_8_s_reg_906_reg[15]_i_1_n_1 ,\p_Val2_8_s_reg_906_reg[15]_i_1_n_2 ,\p_Val2_8_s_reg_906_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_863[15:12]),
        .O(p_Val2_8_s_fu_288_p2[15:12]),
        .S({\p_Val2_8_s_reg_906[15]_i_2_n_0 ,\p_Val2_8_s_reg_906[15]_i_3_n_0 ,\p_Val2_8_s_reg_906[15]_i_4_n_0 ,\p_Val2_8_s_reg_906[15]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[16]),
        .Q(grp_fu_314_p0[44]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[17]),
        .Q(grp_fu_314_p0[45]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[18]),
        .Q(grp_fu_314_p0[46]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[19]),
        .Q(grp_fu_314_p0[47]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[19]_i_1 
       (.CI(\p_Val2_8_s_reg_906_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_906_reg[19]_i_1_n_0 ,\p_Val2_8_s_reg_906_reg[19]_i_1_n_1 ,\p_Val2_8_s_reg_906_reg[19]_i_1_n_2 ,\p_Val2_8_s_reg_906_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_863[19:16]),
        .O(p_Val2_8_s_fu_288_p2[19:16]),
        .S({\p_Val2_8_s_reg_906[19]_i_2_n_0 ,\p_Val2_8_s_reg_906[19]_i_3_n_0 ,\p_Val2_8_s_reg_906[19]_i_4_n_0 ,\p_Val2_8_s_reg_906[19]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[1]),
        .Q(grp_fu_314_p0[29]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[20]),
        .Q(grp_fu_314_p0[48]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[21]),
        .Q(grp_fu_314_p0[49]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[22]),
        .Q(grp_fu_314_p0[50]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[23]),
        .Q(grp_fu_314_p0[51]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[23]_i_1 
       (.CI(\p_Val2_8_s_reg_906_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_906_reg[23]_i_1_n_0 ,\p_Val2_8_s_reg_906_reg[23]_i_1_n_1 ,\p_Val2_8_s_reg_906_reg[23]_i_1_n_2 ,\p_Val2_8_s_reg_906_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_863[23:20]),
        .O(p_Val2_8_s_fu_288_p2[23:20]),
        .S({\p_Val2_8_s_reg_906[23]_i_2_n_0 ,\p_Val2_8_s_reg_906[23]_i_3_n_0 ,\p_Val2_8_s_reg_906[23]_i_4_n_0 ,\p_Val2_8_s_reg_906[23]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[24]),
        .Q(grp_fu_314_p0[52]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[25]),
        .Q(grp_fu_314_p0[53]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[26]),
        .Q(grp_fu_314_p0[54]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[27]),
        .Q(grp_fu_314_p0[55]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[27]_i_1 
       (.CI(\p_Val2_8_s_reg_906_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_906_reg[27]_i_1_n_0 ,\p_Val2_8_s_reg_906_reg[27]_i_1_n_1 ,\p_Val2_8_s_reg_906_reg[27]_i_1_n_2 ,\p_Val2_8_s_reg_906_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_863[27:24]),
        .O(p_Val2_8_s_fu_288_p2[27:24]),
        .S({\p_Val2_8_s_reg_906[27]_i_2_n_0 ,\p_Val2_8_s_reg_906[27]_i_3_n_0 ,\p_Val2_8_s_reg_906[27]_i_4_n_0 ,\p_Val2_8_s_reg_906[27]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[28]),
        .Q(grp_fu_314_p0[56]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[29]),
        .Q(grp_fu_314_p0[57]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[29]_i_1 
       (.CI(\p_Val2_8_s_reg_906_reg[27]_i_1_n_0 ),
        .CO({\NLW_p_Val2_8_s_reg_906_reg[29]_i_1_CO_UNCONNECTED [3:2],p_Val2_8_s_fu_288_p2[29],\NLW_p_Val2_8_s_reg_906_reg[29]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_reg_863[28]}),
        .O({\NLW_p_Val2_8_s_reg_906_reg[29]_i_1_O_UNCONNECTED [3:1],p_Val2_8_s_fu_288_p2[28]}),
        .S({1'b0,1'b0,1'b1,\p_Val2_8_s_reg_906[29]_i_2_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[2]),
        .Q(grp_fu_314_p0[30]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[3]),
        .Q(grp_fu_314_p0[31]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_8_s_reg_906_reg[3]_i_1_n_0 ,\p_Val2_8_s_reg_906_reg[3]_i_1_n_1 ,\p_Val2_8_s_reg_906_reg[3]_i_1_n_2 ,\p_Val2_8_s_reg_906_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_863[3:0]),
        .O(p_Val2_8_s_fu_288_p2[3:0]),
        .S({\p_Val2_8_s_reg_906[3]_i_2_n_0 ,\p_Val2_8_s_reg_906[3]_i_3_n_0 ,\p_Val2_8_s_reg_906[3]_i_4_n_0 ,\p_Val2_8_s_reg_906[3]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[4]),
        .Q(grp_fu_314_p0[32]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[5]),
        .Q(grp_fu_314_p0[33]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[6]),
        .Q(grp_fu_314_p0[34]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[7]),
        .Q(grp_fu_314_p0[35]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_906_reg[7]_i_1 
       (.CI(\p_Val2_8_s_reg_906_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_906_reg[7]_i_1_n_0 ,\p_Val2_8_s_reg_906_reg[7]_i_1_n_1 ,\p_Val2_8_s_reg_906_reg[7]_i_1_n_2 ,\p_Val2_8_s_reg_906_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_863[7:4]),
        .O(p_Val2_8_s_fu_288_p2[7:4]),
        .S({\p_Val2_8_s_reg_906[7]_i_2_n_0 ,\p_Val2_8_s_reg_906[7]_i_3_n_0 ,\p_Val2_8_s_reg_906[7]_i_4_n_0 ,\p_Val2_8_s_reg_906[7]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_906_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[8]),
        .Q(grp_fu_314_p0[36]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_906_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_8_s_fu_288_p2[9]),
        .Q(grp_fu_314_p0[37]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[53] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [53]),
        .Q(p_Val2_9_2_reg_1237[53]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[54] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [54]),
        .Q(p_Val2_9_2_reg_1237[54]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[55] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [55]),
        .Q(p_Val2_9_2_reg_1237[55]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[56] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [56]),
        .Q(p_Val2_9_2_reg_1237[56]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[57] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [57]),
        .Q(p_Val2_9_2_reg_1237[57]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[58] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [58]),
        .Q(p_Val2_9_2_reg_1237[58]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[59] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [59]),
        .Q(p_Val2_9_2_reg_1237[59]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[60] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [60]),
        .Q(p_Val2_9_2_reg_1237[60]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[61] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [61]),
        .Q(p_Val2_9_2_reg_1237[61]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[62] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [62]),
        .Q(p_Val2_9_2_reg_1237[62]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[63] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [63]),
        .Q(p_Val2_9_2_reg_1237[63]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[64] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [64]),
        .Q(p_Val2_9_2_reg_1237[64]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[65] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [65]),
        .Q(p_Val2_9_2_reg_1237[65]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[66] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [66]),
        .Q(p_Val2_9_2_reg_1237[66]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[67] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [67]),
        .Q(p_Val2_9_2_reg_1237[67]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[68] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [68]),
        .Q(p_Val2_9_2_reg_1237[68]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[69] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [69]),
        .Q(p_Val2_9_2_reg_1237[69]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[70] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [70]),
        .Q(p_Val2_9_2_reg_1237[70]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[71] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [71]),
        .Q(p_Val2_9_2_reg_1237[71]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[72] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [72]),
        .Q(p_Val2_9_2_reg_1237[72]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[73] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [73]),
        .Q(p_Val2_9_2_reg_1237[73]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[74] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [74]),
        .Q(p_Val2_9_2_reg_1237[74]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[75] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [75]),
        .Q(p_Val2_9_2_reg_1237[75]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[76] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [76]),
        .Q(p_Val2_9_2_reg_1237[76]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[77] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [77]),
        .Q(p_Val2_9_2_reg_1237[77]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[78] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [78]),
        .Q(p_Val2_9_2_reg_1237[78]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[79] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [79]),
        .Q(p_Val2_9_2_reg_1237[79]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[80] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [80]),
        .Q(p_Val2_9_2_reg_1237[80]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[81] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [81]),
        .Q(p_Val2_9_2_reg_1237[81]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[82] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [82]),
        .Q(p_Val2_9_2_reg_1237[82]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[83] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [83]),
        .Q(p_Val2_9_2_reg_1237[83]),
        .R(1'b0));
  FDRE \p_Val2_9_2_reg_1237_reg[84] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_1 [84]),
        .Q(p_Val2_9_2_reg_1237[84]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[53] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [53]),
        .Q(p_Val2_9_3_reg_1242[53]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[54] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [54]),
        .Q(p_Val2_9_3_reg_1242[54]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[55] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [55]),
        .Q(p_Val2_9_3_reg_1242[55]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[56] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [56]),
        .Q(p_Val2_9_3_reg_1242[56]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[57] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [57]),
        .Q(p_Val2_9_3_reg_1242[57]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[58] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [58]),
        .Q(p_Val2_9_3_reg_1242[58]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[59] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [59]),
        .Q(p_Val2_9_3_reg_1242[59]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[60] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [60]),
        .Q(p_Val2_9_3_reg_1242[60]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[61] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [61]),
        .Q(p_Val2_9_3_reg_1242[61]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[62] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [62]),
        .Q(p_Val2_9_3_reg_1242[62]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[63] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [63]),
        .Q(p_Val2_9_3_reg_1242[63]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[64] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [64]),
        .Q(p_Val2_9_3_reg_1242[64]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[65] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [65]),
        .Q(p_Val2_9_3_reg_1242[65]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[66] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [66]),
        .Q(p_Val2_9_3_reg_1242[66]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[67] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [67]),
        .Q(p_Val2_9_3_reg_1242[67]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[68] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [68]),
        .Q(p_Val2_9_3_reg_1242[68]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[69] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [69]),
        .Q(p_Val2_9_3_reg_1242[69]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[70] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [70]),
        .Q(p_Val2_9_3_reg_1242[70]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[71] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [71]),
        .Q(p_Val2_9_3_reg_1242[71]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[72] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [72]),
        .Q(p_Val2_9_3_reg_1242[72]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[73] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [73]),
        .Q(p_Val2_9_3_reg_1242[73]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[74] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [74]),
        .Q(p_Val2_9_3_reg_1242[74]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[75] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [75]),
        .Q(p_Val2_9_3_reg_1242[75]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[76] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [76]),
        .Q(p_Val2_9_3_reg_1242[76]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[77] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [77]),
        .Q(p_Val2_9_3_reg_1242[77]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[78] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [78]),
        .Q(p_Val2_9_3_reg_1242[78]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[79] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [79]),
        .Q(p_Val2_9_3_reg_1242[79]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[80] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [80]),
        .Q(p_Val2_9_3_reg_1242[80]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[81] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [81]),
        .Q(p_Val2_9_3_reg_1242[81]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[82] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [82]),
        .Q(p_Val2_9_3_reg_1242[82]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[83] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [83]),
        .Q(p_Val2_9_3_reg_1242[83]),
        .R(1'b0));
  FDRE \p_Val2_9_3_reg_1242_reg[84] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_2 [84]),
        .Q(p_Val2_9_3_reg_1242[84]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[28]),
        .Q(tmp_cast_12_fu_364_p1[28]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[29]),
        .Q(tmp_cast_12_fu_364_p1[29]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[30]),
        .Q(tmp_cast_12_fu_364_p1[30]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[31]),
        .Q(tmp_cast_12_fu_364_p1[31]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[32]),
        .Q(tmp_cast_12_fu_364_p1[32]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[33]),
        .Q(tmp_cast_12_fu_364_p1[33]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[34]),
        .Q(tmp_cast_12_fu_364_p1[34]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[35]),
        .Q(tmp_cast_12_fu_364_p1[35]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[36]),
        .Q(tmp_cast_12_fu_364_p1[36]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[37]),
        .Q(tmp_cast_12_fu_364_p1[37]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[38]),
        .Q(tmp_cast_12_fu_364_p1[38]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[39]),
        .Q(tmp_cast_12_fu_364_p1[39]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[40]),
        .Q(tmp_cast_12_fu_364_p1[40]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[41]),
        .Q(tmp_cast_12_fu_364_p1[41]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[42]),
        .Q(tmp_cast_12_fu_364_p1[42]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[43]),
        .Q(tmp_cast_12_fu_364_p1[43]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[44]),
        .Q(tmp_cast_12_fu_364_p1[44]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[45]),
        .Q(tmp_cast_12_fu_364_p1[45]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[46]),
        .Q(tmp_cast_12_fu_364_p1[46]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[47]),
        .Q(tmp_cast_12_fu_364_p1[47]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[48]),
        .Q(tmp_cast_12_fu_364_p1[48]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[49]),
        .Q(tmp_cast_12_fu_364_p1[49]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[50]),
        .Q(tmp_cast_12_fu_364_p1[50]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[51]),
        .Q(tmp_cast_12_fu_364_p1[51]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[52]),
        .Q(tmp_cast_12_fu_364_p1[52]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[53]),
        .Q(tmp_cast_12_fu_364_p1[53]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[54]),
        .Q(tmp_cast_12_fu_364_p1[54]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[55]),
        .Q(tmp_cast_12_fu_364_p1[55]),
        .R(1'b0));
  FDRE \p_shl1_reg_896_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_4_cast_fu_267_p1[56]),
        .Q(tmp_cast_12_fu_364_p1[56]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[11]_i_2 
       (.I0(p_Val2_7_3_reg_942[11]),
        .O(\r_V_2_tr_0_tr_reg_952[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[11]_i_3 
       (.I0(p_Val2_7_3_reg_942[10]),
        .O(\r_V_2_tr_0_tr_reg_952[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[11]_i_4 
       (.I0(p_Val2_7_3_reg_942[9]),
        .O(\r_V_2_tr_0_tr_reg_952[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[11]_i_5 
       (.I0(p_Val2_7_3_reg_942[8]),
        .O(\r_V_2_tr_0_tr_reg_952[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[15]_i_2 
       (.I0(p_Val2_7_3_reg_942[15]),
        .O(\r_V_2_tr_0_tr_reg_952[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[15]_i_3 
       (.I0(p_Val2_7_3_reg_942[14]),
        .O(\r_V_2_tr_0_tr_reg_952[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[15]_i_4 
       (.I0(p_Val2_7_3_reg_942[13]),
        .O(\r_V_2_tr_0_tr_reg_952[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[15]_i_5 
       (.I0(p_Val2_7_3_reg_942[12]),
        .O(\r_V_2_tr_0_tr_reg_952[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[19]_i_2 
       (.I0(p_Val2_7_3_reg_942[19]),
        .O(\r_V_2_tr_0_tr_reg_952[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[19]_i_3 
       (.I0(p_Val2_7_3_reg_942[18]),
        .O(\r_V_2_tr_0_tr_reg_952[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[19]_i_4 
       (.I0(p_Val2_7_3_reg_942[17]),
        .O(\r_V_2_tr_0_tr_reg_952[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[19]_i_5 
       (.I0(p_Val2_7_3_reg_942[16]),
        .O(\r_V_2_tr_0_tr_reg_952[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[23]_i_2 
       (.I0(p_Val2_7_3_reg_942[23]),
        .O(\r_V_2_tr_0_tr_reg_952[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[23]_i_3 
       (.I0(p_Val2_7_3_reg_942[22]),
        .O(\r_V_2_tr_0_tr_reg_952[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[23]_i_4 
       (.I0(p_Val2_7_3_reg_942[21]),
        .O(\r_V_2_tr_0_tr_reg_952[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[23]_i_5 
       (.I0(p_Val2_7_3_reg_942[20]),
        .O(\r_V_2_tr_0_tr_reg_952[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[27]_i_2 
       (.I0(p_Val2_7_reg_932[27]),
        .O(\r_V_2_tr_0_tr_reg_952[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[27]_i_3 
       (.I0(p_Val2_7_reg_932[26]),
        .O(\r_V_2_tr_0_tr_reg_952[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[27]_i_4 
       (.I0(p_Val2_7_3_reg_942[25]),
        .O(\r_V_2_tr_0_tr_reg_952[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[27]_i_5 
       (.I0(p_Val2_7_3_reg_942[24]),
        .O(\r_V_2_tr_0_tr_reg_952[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[31]_i_2 
       (.I0(p_Val2_7_reg_932[31]),
        .I1(tmp_cast_12_fu_364_p1[31]),
        .O(\r_V_2_tr_0_tr_reg_952[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[31]_i_3 
       (.I0(p_Val2_7_reg_932[30]),
        .I1(tmp_cast_12_fu_364_p1[30]),
        .O(\r_V_2_tr_0_tr_reg_952[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[31]_i_4 
       (.I0(p_Val2_7_reg_932[29]),
        .I1(tmp_cast_12_fu_364_p1[29]),
        .O(\r_V_2_tr_0_tr_reg_952[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[31]_i_5 
       (.I0(p_Val2_7_reg_932[28]),
        .I1(tmp_cast_12_fu_364_p1[28]),
        .O(\r_V_2_tr_0_tr_reg_952[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[35]_i_2 
       (.I0(p_Val2_7_reg_932[35]),
        .I1(tmp_cast_12_fu_364_p1[35]),
        .O(\r_V_2_tr_0_tr_reg_952[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[35]_i_3 
       (.I0(p_Val2_7_reg_932[34]),
        .I1(tmp_cast_12_fu_364_p1[34]),
        .O(\r_V_2_tr_0_tr_reg_952[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[35]_i_4 
       (.I0(p_Val2_7_reg_932[33]),
        .I1(tmp_cast_12_fu_364_p1[33]),
        .O(\r_V_2_tr_0_tr_reg_952[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[35]_i_5 
       (.I0(p_Val2_7_reg_932[32]),
        .I1(tmp_cast_12_fu_364_p1[32]),
        .O(\r_V_2_tr_0_tr_reg_952[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[39]_i_2 
       (.I0(p_Val2_7_reg_932[39]),
        .I1(tmp_cast_12_fu_364_p1[39]),
        .O(\r_V_2_tr_0_tr_reg_952[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[39]_i_3 
       (.I0(p_Val2_7_reg_932[38]),
        .I1(tmp_cast_12_fu_364_p1[38]),
        .O(\r_V_2_tr_0_tr_reg_952[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[39]_i_4 
       (.I0(p_Val2_7_reg_932[37]),
        .I1(tmp_cast_12_fu_364_p1[37]),
        .O(\r_V_2_tr_0_tr_reg_952[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[39]_i_5 
       (.I0(p_Val2_7_reg_932[36]),
        .I1(tmp_cast_12_fu_364_p1[36]),
        .O(\r_V_2_tr_0_tr_reg_952[39]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[3]_i_2 
       (.I0(p_Val2_7_3_reg_942[3]),
        .O(\r_V_2_tr_0_tr_reg_952[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[3]_i_3 
       (.I0(p_Val2_7_3_reg_942[2]),
        .O(\r_V_2_tr_0_tr_reg_952[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[3]_i_4 
       (.I0(p_Val2_7_3_reg_942[1]),
        .O(\r_V_2_tr_0_tr_reg_952[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[3]_i_5 
       (.I0(p_Val2_7_3_reg_942[0]),
        .O(\r_V_2_tr_0_tr_reg_952[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[43]_i_2 
       (.I0(p_Val2_7_reg_932[43]),
        .I1(tmp_cast_12_fu_364_p1[43]),
        .O(\r_V_2_tr_0_tr_reg_952[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[43]_i_3 
       (.I0(p_Val2_7_reg_932[42]),
        .I1(tmp_cast_12_fu_364_p1[42]),
        .O(\r_V_2_tr_0_tr_reg_952[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[43]_i_4 
       (.I0(p_Val2_7_reg_932[41]),
        .I1(tmp_cast_12_fu_364_p1[41]),
        .O(\r_V_2_tr_0_tr_reg_952[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[43]_i_5 
       (.I0(p_Val2_7_reg_932[40]),
        .I1(tmp_cast_12_fu_364_p1[40]),
        .O(\r_V_2_tr_0_tr_reg_952[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[47]_i_2 
       (.I0(p_Val2_7_reg_932[47]),
        .I1(tmp_cast_12_fu_364_p1[47]),
        .O(\r_V_2_tr_0_tr_reg_952[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[47]_i_3 
       (.I0(p_Val2_7_reg_932[46]),
        .I1(tmp_cast_12_fu_364_p1[46]),
        .O(\r_V_2_tr_0_tr_reg_952[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[47]_i_4 
       (.I0(p_Val2_7_reg_932[45]),
        .I1(tmp_cast_12_fu_364_p1[45]),
        .O(\r_V_2_tr_0_tr_reg_952[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[47]_i_5 
       (.I0(p_Val2_7_reg_932[44]),
        .I1(tmp_cast_12_fu_364_p1[44]),
        .O(\r_V_2_tr_0_tr_reg_952[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[51]_i_2 
       (.I0(p_Val2_7_reg_932[51]),
        .I1(tmp_cast_12_fu_364_p1[51]),
        .O(\r_V_2_tr_0_tr_reg_952[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[51]_i_3 
       (.I0(p_Val2_7_reg_932[50]),
        .I1(tmp_cast_12_fu_364_p1[50]),
        .O(\r_V_2_tr_0_tr_reg_952[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[51]_i_4 
       (.I0(p_Val2_7_reg_932[49]),
        .I1(tmp_cast_12_fu_364_p1[49]),
        .O(\r_V_2_tr_0_tr_reg_952[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[51]_i_5 
       (.I0(p_Val2_7_reg_932[48]),
        .I1(tmp_cast_12_fu_364_p1[48]),
        .O(\r_V_2_tr_0_tr_reg_952[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[55]_i_2 
       (.I0(p_Val2_7_reg_932[55]),
        .I1(tmp_cast_12_fu_364_p1[55]),
        .O(\r_V_2_tr_0_tr_reg_952[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[55]_i_3 
       (.I0(p_Val2_7_reg_932[54]),
        .I1(tmp_cast_12_fu_364_p1[54]),
        .O(\r_V_2_tr_0_tr_reg_952[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[55]_i_4 
       (.I0(p_Val2_7_reg_932[53]),
        .I1(tmp_cast_12_fu_364_p1[53]),
        .O(\r_V_2_tr_0_tr_reg_952[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_0_tr_reg_952[55]_i_5 
       (.I0(p_Val2_7_reg_932[52]),
        .I1(tmp_cast_12_fu_364_p1[52]),
        .O(\r_V_2_tr_0_tr_reg_952[55]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[7]_i_2 
       (.I0(p_Val2_7_3_reg_942[7]),
        .O(\r_V_2_tr_0_tr_reg_952[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[7]_i_3 
       (.I0(p_Val2_7_3_reg_942[6]),
        .O(\r_V_2_tr_0_tr_reg_952[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[7]_i_4 
       (.I0(p_Val2_7_3_reg_942[5]),
        .O(\r_V_2_tr_0_tr_reg_952[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_0_tr_reg_952[7]_i_5 
       (.I0(p_Val2_7_3_reg_942[4]),
        .O(\r_V_2_tr_0_tr_reg_952[7]_i_5_n_0 ));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[0]),
        .Q(r_V_2_tr_0_tr_reg_952[0]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[10]),
        .Q(r_V_2_tr_0_tr_reg_952[10]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[11]),
        .Q(r_V_2_tr_0_tr_reg_952[11]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[11]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_3_reg_942[11:8]),
        .O(r_V_2_tr_0_tr_fu_370_p2[11:8]),
        .S({\r_V_2_tr_0_tr_reg_952[11]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[11]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[11]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[11]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[12]),
        .Q(r_V_2_tr_0_tr_reg_952[12]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[13]),
        .Q(r_V_2_tr_0_tr_reg_952[13]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[14]),
        .Q(r_V_2_tr_0_tr_reg_952[14]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[15]),
        .Q(r_V_2_tr_0_tr_reg_952[15]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[15]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[11]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_3_reg_942[15:12]),
        .O(r_V_2_tr_0_tr_fu_370_p2[15:12]),
        .S({\r_V_2_tr_0_tr_reg_952[15]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[15]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[15]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[15]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[16]),
        .Q(r_V_2_tr_0_tr_reg_952[16]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[17]),
        .Q(r_V_2_tr_0_tr_reg_952[17]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[18]),
        .Q(r_V_2_tr_0_tr_reg_952[18]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[19]),
        .Q(r_V_2_tr_0_tr_reg_952[19]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[19]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[15]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_3_reg_942[19:16]),
        .O(r_V_2_tr_0_tr_fu_370_p2[19:16]),
        .S({\r_V_2_tr_0_tr_reg_952[19]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[19]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[19]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[19]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[1]),
        .Q(r_V_2_tr_0_tr_reg_952[1]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[20]),
        .Q(r_V_2_tr_0_tr_reg_952[20]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[21]),
        .Q(r_V_2_tr_0_tr_reg_952[21]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[22]),
        .Q(r_V_2_tr_0_tr_reg_952[22]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[23]),
        .Q(r_V_2_tr_0_tr_reg_952[23]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[23]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[19]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_3_reg_942[23:20]),
        .O(r_V_2_tr_0_tr_fu_370_p2[23:20]),
        .S({\r_V_2_tr_0_tr_reg_952[23]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[23]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[23]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[23]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[24]),
        .Q(r_V_2_tr_0_tr_reg_952[24]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[25]),
        .Q(r_V_2_tr_0_tr_reg_952[25]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[26]),
        .Q(r_V_2_tr_0_tr_reg_952[26]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[27]),
        .Q(r_V_2_tr_0_tr_reg_952[27]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[27]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[23]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_7_reg_932[27:26],p_Val2_7_3_reg_942[25:24]}),
        .O(r_V_2_tr_0_tr_fu_370_p2[27:24]),
        .S({\r_V_2_tr_0_tr_reg_952[27]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[27]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[27]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[27]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[28]),
        .Q(r_V_2_tr_0_tr_reg_952[28]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[29]),
        .Q(r_V_2_tr_0_tr_reg_952[29]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[2]),
        .Q(r_V_2_tr_0_tr_reg_952[2]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[30]),
        .Q(r_V_2_tr_0_tr_reg_952[30]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[31]),
        .Q(r_V_2_tr_0_tr_reg_952[31]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[31]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[27]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_reg_932[31:28]),
        .O(r_V_2_tr_0_tr_fu_370_p2[31:28]),
        .S({\r_V_2_tr_0_tr_reg_952[31]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[31]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[31]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[31]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[32]),
        .Q(r_V_2_tr_0_tr_reg_952[32]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[33]),
        .Q(r_V_2_tr_0_tr_reg_952[33]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[34]),
        .Q(r_V_2_tr_0_tr_reg_952[34]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[35]),
        .Q(r_V_2_tr_0_tr_reg_952[35]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[35]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[31]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_reg_932[35:32]),
        .O(r_V_2_tr_0_tr_fu_370_p2[35:32]),
        .S({\r_V_2_tr_0_tr_reg_952[35]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[35]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[35]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[35]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[36]),
        .Q(r_V_2_tr_0_tr_reg_952[36]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[37]),
        .Q(r_V_2_tr_0_tr_reg_952[37]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[38]),
        .Q(r_V_2_tr_0_tr_reg_952[38]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[39]),
        .Q(r_V_2_tr_0_tr_reg_952[39]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[39]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[35]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_reg_932[39:36]),
        .O(r_V_2_tr_0_tr_fu_370_p2[39:36]),
        .S({\r_V_2_tr_0_tr_reg_952[39]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[39]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[39]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[39]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[3]),
        .Q(r_V_2_tr_0_tr_reg_952[3]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_7_3_reg_942[3:0]),
        .O(r_V_2_tr_0_tr_fu_370_p2[3:0]),
        .S({\r_V_2_tr_0_tr_reg_952[3]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[3]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[3]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[3]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[40]),
        .Q(r_V_2_tr_0_tr_reg_952[40]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[41]),
        .Q(r_V_2_tr_0_tr_reg_952[41]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[42]),
        .Q(r_V_2_tr_0_tr_reg_952[42]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[43]),
        .Q(r_V_2_tr_0_tr_reg_952[43]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[43]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[39]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_reg_932[43:40]),
        .O(r_V_2_tr_0_tr_fu_370_p2[43:40]),
        .S({\r_V_2_tr_0_tr_reg_952[43]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[43]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[43]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[43]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[44]),
        .Q(r_V_2_tr_0_tr_reg_952[44]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[45]),
        .Q(r_V_2_tr_0_tr_reg_952[45]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[46]),
        .Q(r_V_2_tr_0_tr_reg_952[46]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[47]),
        .Q(r_V_2_tr_0_tr_reg_952[47]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[47]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[43]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_reg_932[47:44]),
        .O(r_V_2_tr_0_tr_fu_370_p2[47:44]),
        .S({\r_V_2_tr_0_tr_reg_952[47]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[47]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[47]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[47]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[48]),
        .Q(r_V_2_tr_0_tr_reg_952[48]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[49]),
        .Q(r_V_2_tr_0_tr_reg_952[49]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[4]),
        .Q(r_V_2_tr_0_tr_reg_952[4]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[50]),
        .Q(r_V_2_tr_0_tr_reg_952[50]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[51]),
        .Q(r_V_2_tr_0_tr_reg_952[51]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[51]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[47]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_reg_932[51:48]),
        .O(r_V_2_tr_0_tr_fu_370_p2[51:48]),
        .S({\r_V_2_tr_0_tr_reg_952[51]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[51]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[51]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[51]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[52]),
        .Q(r_V_2_tr_0_tr_reg_952[52]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[53]),
        .Q(r_V_2_tr_0_tr_reg_952[53]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[54]),
        .Q(r_V_2_tr_0_tr_reg_952[54]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[55]),
        .Q(r_V_2_tr_0_tr_reg_952[55]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[55]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[51]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_reg_932[55:52]),
        .O(r_V_2_tr_0_tr_fu_370_p2[55:52]),
        .S({\r_V_2_tr_0_tr_reg_952[55]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[55]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[55]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[55]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[56]),
        .Q(r_V_2_tr_0_tr_reg_952[56]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[57]),
        .Q(r_V_2_tr_0_tr_reg_952[57]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[5]),
        .Q(r_V_2_tr_0_tr_reg_952[5]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[6]),
        .Q(r_V_2_tr_0_tr_reg_952[6]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[7]),
        .Q(r_V_2_tr_0_tr_reg_952[7]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_0_tr_reg_952_reg[7]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[3]_i_1_n_0 ),
        .CO({\r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_0 ,\r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_1 ,\r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_2 ,\r_V_2_tr_0_tr_reg_952_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_3_reg_942[7:4]),
        .O(r_V_2_tr_0_tr_fu_370_p2[7:4]),
        .S({\r_V_2_tr_0_tr_reg_952[7]_i_2_n_0 ,\r_V_2_tr_0_tr_reg_952[7]_i_3_n_0 ,\r_V_2_tr_0_tr_reg_952[7]_i_4_n_0 ,\r_V_2_tr_0_tr_reg_952[7]_i_5_n_0 }));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[8]),
        .Q(r_V_2_tr_0_tr_reg_952[8]),
        .R(1'b0));
  FDRE \r_V_2_tr_0_tr_reg_952_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[9]),
        .Q(r_V_2_tr_0_tr_reg_952[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[30]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[30]),
        .I1(tmp_reg_863[2]),
        .O(\r_V_2_tr_1_tr_reg_901[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[30]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[29]),
        .I1(tmp_reg_863[1]),
        .O(\r_V_2_tr_1_tr_reg_901[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[30]_i_4 
       (.I0(tmp_4_cast_fu_267_p1[28]),
        .I1(tmp_reg_863[0]),
        .O(\r_V_2_tr_1_tr_reg_901[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[34]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[34]),
        .I1(tmp_reg_863[6]),
        .O(\r_V_2_tr_1_tr_reg_901[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[34]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[33]),
        .I1(tmp_reg_863[5]),
        .O(\r_V_2_tr_1_tr_reg_901[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[34]_i_4 
       (.I0(tmp_4_cast_fu_267_p1[32]),
        .I1(tmp_reg_863[4]),
        .O(\r_V_2_tr_1_tr_reg_901[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[34]_i_5 
       (.I0(tmp_4_cast_fu_267_p1[31]),
        .I1(tmp_reg_863[3]),
        .O(\r_V_2_tr_1_tr_reg_901[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[38]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[38]),
        .I1(tmp_reg_863[10]),
        .O(\r_V_2_tr_1_tr_reg_901[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[38]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[37]),
        .I1(tmp_reg_863[9]),
        .O(\r_V_2_tr_1_tr_reg_901[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[38]_i_4 
       (.I0(tmp_4_cast_fu_267_p1[36]),
        .I1(tmp_reg_863[8]),
        .O(\r_V_2_tr_1_tr_reg_901[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[38]_i_5 
       (.I0(tmp_4_cast_fu_267_p1[35]),
        .I1(tmp_reg_863[7]),
        .O(\r_V_2_tr_1_tr_reg_901[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[42]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[42]),
        .I1(tmp_reg_863[14]),
        .O(\r_V_2_tr_1_tr_reg_901[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[42]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[41]),
        .I1(tmp_reg_863[13]),
        .O(\r_V_2_tr_1_tr_reg_901[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[42]_i_4 
       (.I0(tmp_4_cast_fu_267_p1[40]),
        .I1(tmp_reg_863[12]),
        .O(\r_V_2_tr_1_tr_reg_901[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[42]_i_5 
       (.I0(tmp_4_cast_fu_267_p1[39]),
        .I1(tmp_reg_863[11]),
        .O(\r_V_2_tr_1_tr_reg_901[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[46]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[46]),
        .I1(tmp_reg_863[18]),
        .O(\r_V_2_tr_1_tr_reg_901[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[46]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[45]),
        .I1(tmp_reg_863[17]),
        .O(\r_V_2_tr_1_tr_reg_901[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[46]_i_4 
       (.I0(tmp_4_cast_fu_267_p1[44]),
        .I1(tmp_reg_863[16]),
        .O(\r_V_2_tr_1_tr_reg_901[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[46]_i_5 
       (.I0(tmp_4_cast_fu_267_p1[43]),
        .I1(tmp_reg_863[15]),
        .O(\r_V_2_tr_1_tr_reg_901[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[50]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[50]),
        .I1(tmp_reg_863[22]),
        .O(\r_V_2_tr_1_tr_reg_901[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[50]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[49]),
        .I1(tmp_reg_863[21]),
        .O(\r_V_2_tr_1_tr_reg_901[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[50]_i_4 
       (.I0(tmp_4_cast_fu_267_p1[48]),
        .I1(tmp_reg_863[20]),
        .O(\r_V_2_tr_1_tr_reg_901[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[50]_i_5 
       (.I0(tmp_4_cast_fu_267_p1[47]),
        .I1(tmp_reg_863[19]),
        .O(\r_V_2_tr_1_tr_reg_901[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[54]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[54]),
        .I1(tmp_reg_863[26]),
        .O(\r_V_2_tr_1_tr_reg_901[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[54]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[53]),
        .I1(tmp_reg_863[25]),
        .O(\r_V_2_tr_1_tr_reg_901[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[54]_i_4 
       (.I0(tmp_4_cast_fu_267_p1[52]),
        .I1(tmp_reg_863[24]),
        .O(\r_V_2_tr_1_tr_reg_901[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[54]_i_5 
       (.I0(tmp_4_cast_fu_267_p1[51]),
        .I1(tmp_reg_863[23]),
        .O(\r_V_2_tr_1_tr_reg_901[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[57]_i_2 
       (.I0(tmp_4_cast_fu_267_p1[56]),
        .I1(tmp_reg_863[28]),
        .O(\r_V_2_tr_1_tr_reg_901[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_1_tr_reg_901[57]_i_3 
       (.I0(tmp_4_cast_fu_267_p1[55]),
        .I1(tmp_reg_863[27]),
        .O(\r_V_2_tr_1_tr_reg_901[57]_i_3_n_0 ));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[28]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[29]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[30]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[30]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_0 ,\r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_1 ,\r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_2 ,\r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_4_cast_fu_267_p1[30:28],1'b0}),
        .O({r_V_2_tr_1_tr_fu_282_p2[30:28],\NLW_r_V_2_tr_1_tr_reg_901_reg[30]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_2_tr_1_tr_reg_901[30]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[30]_i_3_n_0 ,\r_V_2_tr_1_tr_reg_901[30]_i_4_n_0 ,1'b0}));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[31]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[32]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[33]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[34]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[34] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[34]_i_1 
       (.CI(\r_V_2_tr_1_tr_reg_901_reg[30]_i_1_n_0 ),
        .CO({\r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_0 ,\r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_1 ,\r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_2 ,\r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_cast_fu_267_p1[34:31]),
        .O(r_V_2_tr_1_tr_fu_282_p2[34:31]),
        .S({\r_V_2_tr_1_tr_reg_901[34]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[34]_i_3_n_0 ,\r_V_2_tr_1_tr_reg_901[34]_i_4_n_0 ,\r_V_2_tr_1_tr_reg_901[34]_i_5_n_0 }));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[35]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[36]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[37]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[38]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[38] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[38]_i_1 
       (.CI(\r_V_2_tr_1_tr_reg_901_reg[34]_i_1_n_0 ),
        .CO({\r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_0 ,\r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_1 ,\r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_2 ,\r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_cast_fu_267_p1[38:35]),
        .O(r_V_2_tr_1_tr_fu_282_p2[38:35]),
        .S({\r_V_2_tr_1_tr_reg_901[38]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[38]_i_3_n_0 ,\r_V_2_tr_1_tr_reg_901[38]_i_4_n_0 ,\r_V_2_tr_1_tr_reg_901[38]_i_5_n_0 }));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[39]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[40]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[41]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[42]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[42] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[42]_i_1 
       (.CI(\r_V_2_tr_1_tr_reg_901_reg[38]_i_1_n_0 ),
        .CO({\r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_0 ,\r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_1 ,\r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_2 ,\r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_cast_fu_267_p1[42:39]),
        .O(r_V_2_tr_1_tr_fu_282_p2[42:39]),
        .S({\r_V_2_tr_1_tr_reg_901[42]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[42]_i_3_n_0 ,\r_V_2_tr_1_tr_reg_901[42]_i_4_n_0 ,\r_V_2_tr_1_tr_reg_901[42]_i_5_n_0 }));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[43]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[44]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[45]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[46]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[46] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[46]_i_1 
       (.CI(\r_V_2_tr_1_tr_reg_901_reg[42]_i_1_n_0 ),
        .CO({\r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_0 ,\r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_1 ,\r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_2 ,\r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_cast_fu_267_p1[46:43]),
        .O(r_V_2_tr_1_tr_fu_282_p2[46:43]),
        .S({\r_V_2_tr_1_tr_reg_901[46]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[46]_i_3_n_0 ,\r_V_2_tr_1_tr_reg_901[46]_i_4_n_0 ,\r_V_2_tr_1_tr_reg_901[46]_i_5_n_0 }));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[47]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[48]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[49]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[50]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[50] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[50]_i_1 
       (.CI(\r_V_2_tr_1_tr_reg_901_reg[46]_i_1_n_0 ),
        .CO({\r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_0 ,\r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_1 ,\r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_2 ,\r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_cast_fu_267_p1[50:47]),
        .O(r_V_2_tr_1_tr_fu_282_p2[50:47]),
        .S({\r_V_2_tr_1_tr_reg_901[50]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[50]_i_3_n_0 ,\r_V_2_tr_1_tr_reg_901[50]_i_4_n_0 ,\r_V_2_tr_1_tr_reg_901[50]_i_5_n_0 }));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[51]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[52]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[53]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[54]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[54] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[54]_i_1 
       (.CI(\r_V_2_tr_1_tr_reg_901_reg[50]_i_1_n_0 ),
        .CO({\r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_0 ,\r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_1 ,\r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_2 ,\r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_cast_fu_267_p1[54:51]),
        .O(r_V_2_tr_1_tr_fu_282_p2[54:51]),
        .S({\r_V_2_tr_1_tr_reg_901[54]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[54]_i_3_n_0 ,\r_V_2_tr_1_tr_reg_901[54]_i_4_n_0 ,\r_V_2_tr_1_tr_reg_901[54]_i_5_n_0 }));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[55]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[56]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \r_V_2_tr_1_tr_reg_901_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_1_tr_fu_282_p2[57]),
        .Q(\r_V_2_tr_1_tr_reg_901_reg_n_0_[57] ),
        .R(1'b0));
  CARRY4 \r_V_2_tr_1_tr_reg_901_reg[57]_i_1 
       (.CI(\r_V_2_tr_1_tr_reg_901_reg[54]_i_1_n_0 ),
        .CO({\NLW_r_V_2_tr_1_tr_reg_901_reg[57]_i_1_CO_UNCONNECTED [3],r_V_2_tr_1_tr_fu_282_p2[57],\NLW_r_V_2_tr_1_tr_reg_901_reg[57]_i_1_CO_UNCONNECTED [1],\r_V_2_tr_1_tr_reg_901_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_4_cast_fu_267_p1[56:55]}),
        .O({\NLW_r_V_2_tr_1_tr_reg_901_reg[57]_i_1_O_UNCONNECTED [3:2],r_V_2_tr_1_tr_fu_282_p2[56:55]}),
        .S({1'b0,1'b1,\r_V_2_tr_1_tr_reg_901[57]_i_2_n_0 ,\r_V_2_tr_1_tr_reg_901[57]_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[11]_i_2 
       (.I0(p_Val2_7_5_reg_947[11]),
        .O(\r_V_2_tr_2_tr_reg_963[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[11]_i_3 
       (.I0(p_Val2_7_5_reg_947[10]),
        .O(\r_V_2_tr_2_tr_reg_963[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[11]_i_4 
       (.I0(p_Val2_7_5_reg_947[9]),
        .O(\r_V_2_tr_2_tr_reg_963[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[11]_i_5 
       (.I0(p_Val2_7_5_reg_947[8]),
        .O(\r_V_2_tr_2_tr_reg_963[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[15]_i_2 
       (.I0(p_Val2_7_5_reg_947[15]),
        .O(\r_V_2_tr_2_tr_reg_963[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[15]_i_3 
       (.I0(p_Val2_7_5_reg_947[14]),
        .O(\r_V_2_tr_2_tr_reg_963[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[15]_i_4 
       (.I0(p_Val2_7_5_reg_947[13]),
        .O(\r_V_2_tr_2_tr_reg_963[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[15]_i_5 
       (.I0(p_Val2_7_5_reg_947[12]),
        .O(\r_V_2_tr_2_tr_reg_963[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[19]_i_2 
       (.I0(p_Val2_7_5_reg_947[19]),
        .O(\r_V_2_tr_2_tr_reg_963[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[19]_i_3 
       (.I0(p_Val2_7_5_reg_947[18]),
        .O(\r_V_2_tr_2_tr_reg_963[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[19]_i_4 
       (.I0(p_Val2_7_5_reg_947[17]),
        .O(\r_V_2_tr_2_tr_reg_963[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[19]_i_5 
       (.I0(p_Val2_7_5_reg_947[16]),
        .O(\r_V_2_tr_2_tr_reg_963[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[23]_i_2 
       (.I0(p_Val2_7_5_reg_947[23]),
        .O(\r_V_2_tr_2_tr_reg_963[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[23]_i_3 
       (.I0(p_Val2_7_5_reg_947[22]),
        .O(\r_V_2_tr_2_tr_reg_963[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[23]_i_4 
       (.I0(p_Val2_7_5_reg_947[21]),
        .O(\r_V_2_tr_2_tr_reg_963[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[23]_i_5 
       (.I0(p_Val2_7_5_reg_947[20]),
        .O(\r_V_2_tr_2_tr_reg_963[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[27]_i_2 
       (.I0(p_Val2_7_2_reg_937[27]),
        .O(\r_V_2_tr_2_tr_reg_963[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[27]_i_3 
       (.I0(p_Val2_7_2_reg_937[26]),
        .O(\r_V_2_tr_2_tr_reg_963[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[27]_i_4 
       (.I0(p_Val2_7_5_reg_947[25]),
        .O(\r_V_2_tr_2_tr_reg_963[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[27]_i_5 
       (.I0(p_Val2_7_5_reg_947[24]),
        .O(\r_V_2_tr_2_tr_reg_963[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[31]_i_2 
       (.I0(p_Val2_7_2_reg_937[31]),
        .I1(tmp_cast_12_fu_364_p1[31]),
        .O(\r_V_2_tr_2_tr_reg_963[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[31]_i_3 
       (.I0(p_Val2_7_2_reg_937[30]),
        .I1(tmp_cast_12_fu_364_p1[30]),
        .O(\r_V_2_tr_2_tr_reg_963[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[31]_i_4 
       (.I0(p_Val2_7_2_reg_937[29]),
        .I1(tmp_cast_12_fu_364_p1[29]),
        .O(\r_V_2_tr_2_tr_reg_963[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[31]_i_5 
       (.I0(p_Val2_7_2_reg_937[28]),
        .I1(tmp_cast_12_fu_364_p1[28]),
        .O(\r_V_2_tr_2_tr_reg_963[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[35]_i_2 
       (.I0(p_Val2_7_2_reg_937[35]),
        .I1(tmp_cast_12_fu_364_p1[35]),
        .O(\r_V_2_tr_2_tr_reg_963[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[35]_i_3 
       (.I0(p_Val2_7_2_reg_937[34]),
        .I1(tmp_cast_12_fu_364_p1[34]),
        .O(\r_V_2_tr_2_tr_reg_963[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[35]_i_4 
       (.I0(p_Val2_7_2_reg_937[33]),
        .I1(tmp_cast_12_fu_364_p1[33]),
        .O(\r_V_2_tr_2_tr_reg_963[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[35]_i_5 
       (.I0(p_Val2_7_2_reg_937[32]),
        .I1(tmp_cast_12_fu_364_p1[32]),
        .O(\r_V_2_tr_2_tr_reg_963[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[39]_i_2 
       (.I0(p_Val2_7_2_reg_937[39]),
        .I1(tmp_cast_12_fu_364_p1[39]),
        .O(\r_V_2_tr_2_tr_reg_963[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[39]_i_3 
       (.I0(p_Val2_7_2_reg_937[38]),
        .I1(tmp_cast_12_fu_364_p1[38]),
        .O(\r_V_2_tr_2_tr_reg_963[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[39]_i_4 
       (.I0(p_Val2_7_2_reg_937[37]),
        .I1(tmp_cast_12_fu_364_p1[37]),
        .O(\r_V_2_tr_2_tr_reg_963[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[39]_i_5 
       (.I0(p_Val2_7_2_reg_937[36]),
        .I1(tmp_cast_12_fu_364_p1[36]),
        .O(\r_V_2_tr_2_tr_reg_963[39]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[3]_i_2 
       (.I0(p_Val2_7_5_reg_947[3]),
        .O(\r_V_2_tr_2_tr_reg_963[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[3]_i_3 
       (.I0(p_Val2_7_5_reg_947[2]),
        .O(\r_V_2_tr_2_tr_reg_963[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[3]_i_4 
       (.I0(p_Val2_7_5_reg_947[1]),
        .O(\r_V_2_tr_2_tr_reg_963[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[3]_i_5 
       (.I0(p_Val2_7_5_reg_947[0]),
        .O(\r_V_2_tr_2_tr_reg_963[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[43]_i_2 
       (.I0(p_Val2_7_2_reg_937[43]),
        .I1(tmp_cast_12_fu_364_p1[43]),
        .O(\r_V_2_tr_2_tr_reg_963[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[43]_i_3 
       (.I0(p_Val2_7_2_reg_937[42]),
        .I1(tmp_cast_12_fu_364_p1[42]),
        .O(\r_V_2_tr_2_tr_reg_963[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[43]_i_4 
       (.I0(p_Val2_7_2_reg_937[41]),
        .I1(tmp_cast_12_fu_364_p1[41]),
        .O(\r_V_2_tr_2_tr_reg_963[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[43]_i_5 
       (.I0(p_Val2_7_2_reg_937[40]),
        .I1(tmp_cast_12_fu_364_p1[40]),
        .O(\r_V_2_tr_2_tr_reg_963[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[47]_i_2 
       (.I0(p_Val2_7_2_reg_937[47]),
        .I1(tmp_cast_12_fu_364_p1[47]),
        .O(\r_V_2_tr_2_tr_reg_963[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[47]_i_3 
       (.I0(p_Val2_7_2_reg_937[46]),
        .I1(tmp_cast_12_fu_364_p1[46]),
        .O(\r_V_2_tr_2_tr_reg_963[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[47]_i_4 
       (.I0(p_Val2_7_2_reg_937[45]),
        .I1(tmp_cast_12_fu_364_p1[45]),
        .O(\r_V_2_tr_2_tr_reg_963[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[47]_i_5 
       (.I0(p_Val2_7_2_reg_937[44]),
        .I1(tmp_cast_12_fu_364_p1[44]),
        .O(\r_V_2_tr_2_tr_reg_963[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[51]_i_2 
       (.I0(p_Val2_7_2_reg_937[51]),
        .I1(tmp_cast_12_fu_364_p1[51]),
        .O(\r_V_2_tr_2_tr_reg_963[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[51]_i_3 
       (.I0(p_Val2_7_2_reg_937[50]),
        .I1(tmp_cast_12_fu_364_p1[50]),
        .O(\r_V_2_tr_2_tr_reg_963[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[51]_i_4 
       (.I0(p_Val2_7_2_reg_937[49]),
        .I1(tmp_cast_12_fu_364_p1[49]),
        .O(\r_V_2_tr_2_tr_reg_963[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[51]_i_5 
       (.I0(p_Val2_7_2_reg_937[48]),
        .I1(tmp_cast_12_fu_364_p1[48]),
        .O(\r_V_2_tr_2_tr_reg_963[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[55]_i_2 
       (.I0(p_Val2_7_2_reg_937[55]),
        .I1(tmp_cast_12_fu_364_p1[55]),
        .O(\r_V_2_tr_2_tr_reg_963[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[55]_i_3 
       (.I0(p_Val2_7_2_reg_937[54]),
        .I1(tmp_cast_12_fu_364_p1[54]),
        .O(\r_V_2_tr_2_tr_reg_963[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[55]_i_4 
       (.I0(p_Val2_7_2_reg_937[53]),
        .I1(tmp_cast_12_fu_364_p1[53]),
        .O(\r_V_2_tr_2_tr_reg_963[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_tr_2_tr_reg_963[55]_i_5 
       (.I0(p_Val2_7_2_reg_937[52]),
        .I1(tmp_cast_12_fu_364_p1[52]),
        .O(\r_V_2_tr_2_tr_reg_963[55]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[7]_i_2 
       (.I0(p_Val2_7_5_reg_947[7]),
        .O(\r_V_2_tr_2_tr_reg_963[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[7]_i_3 
       (.I0(p_Val2_7_5_reg_947[6]),
        .O(\r_V_2_tr_2_tr_reg_963[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[7]_i_4 
       (.I0(p_Val2_7_5_reg_947[5]),
        .O(\r_V_2_tr_2_tr_reg_963[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_tr_2_tr_reg_963[7]_i_5 
       (.I0(p_Val2_7_5_reg_947[4]),
        .O(\r_V_2_tr_2_tr_reg_963[7]_i_5_n_0 ));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[0]),
        .Q(r_V_2_tr_2_tr_reg_963[0]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[10]),
        .Q(r_V_2_tr_2_tr_reg_963[10]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[11]),
        .Q(r_V_2_tr_2_tr_reg_963[11]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[11]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_5_reg_947[11:8]),
        .O(r_V_2_tr_2_tr_fu_387_p2[11:8]),
        .S({\r_V_2_tr_2_tr_reg_963[11]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[11]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[11]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[11]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[12]),
        .Q(r_V_2_tr_2_tr_reg_963[12]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[13]),
        .Q(r_V_2_tr_2_tr_reg_963[13]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[14]),
        .Q(r_V_2_tr_2_tr_reg_963[14]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[15]),
        .Q(r_V_2_tr_2_tr_reg_963[15]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[15]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[11]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_5_reg_947[15:12]),
        .O(r_V_2_tr_2_tr_fu_387_p2[15:12]),
        .S({\r_V_2_tr_2_tr_reg_963[15]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[15]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[15]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[15]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[16]),
        .Q(r_V_2_tr_2_tr_reg_963[16]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[17]),
        .Q(r_V_2_tr_2_tr_reg_963[17]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[18]),
        .Q(r_V_2_tr_2_tr_reg_963[18]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[19]),
        .Q(r_V_2_tr_2_tr_reg_963[19]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[19]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[15]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_5_reg_947[19:16]),
        .O(r_V_2_tr_2_tr_fu_387_p2[19:16]),
        .S({\r_V_2_tr_2_tr_reg_963[19]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[19]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[19]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[19]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[1]),
        .Q(r_V_2_tr_2_tr_reg_963[1]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[20]),
        .Q(r_V_2_tr_2_tr_reg_963[20]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[21]),
        .Q(r_V_2_tr_2_tr_reg_963[21]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[22]),
        .Q(r_V_2_tr_2_tr_reg_963[22]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[23]),
        .Q(r_V_2_tr_2_tr_reg_963[23]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[23]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[19]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_5_reg_947[23:20]),
        .O(r_V_2_tr_2_tr_fu_387_p2[23:20]),
        .S({\r_V_2_tr_2_tr_reg_963[23]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[23]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[23]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[23]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[24]),
        .Q(r_V_2_tr_2_tr_reg_963[24]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[25]),
        .Q(r_V_2_tr_2_tr_reg_963[25]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[26]),
        .Q(r_V_2_tr_2_tr_reg_963[26]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[27]),
        .Q(r_V_2_tr_2_tr_reg_963[27]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[27]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[23]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_7_2_reg_937[27:26],p_Val2_7_5_reg_947[25:24]}),
        .O(r_V_2_tr_2_tr_fu_387_p2[27:24]),
        .S({\r_V_2_tr_2_tr_reg_963[27]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[27]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[27]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[27]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[28]),
        .Q(r_V_2_tr_2_tr_reg_963[28]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[29]),
        .Q(r_V_2_tr_2_tr_reg_963[29]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[2]),
        .Q(r_V_2_tr_2_tr_reg_963[2]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[30]),
        .Q(r_V_2_tr_2_tr_reg_963[30]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[31]),
        .Q(r_V_2_tr_2_tr_reg_963[31]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[31]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[27]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_2_reg_937[31:28]),
        .O(r_V_2_tr_2_tr_fu_387_p2[31:28]),
        .S({\r_V_2_tr_2_tr_reg_963[31]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[31]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[31]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[31]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[32]),
        .Q(r_V_2_tr_2_tr_reg_963[32]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[33]),
        .Q(r_V_2_tr_2_tr_reg_963[33]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[34]),
        .Q(r_V_2_tr_2_tr_reg_963[34]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[35]),
        .Q(r_V_2_tr_2_tr_reg_963[35]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[35]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[31]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_2_reg_937[35:32]),
        .O(r_V_2_tr_2_tr_fu_387_p2[35:32]),
        .S({\r_V_2_tr_2_tr_reg_963[35]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[35]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[35]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[35]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[36]),
        .Q(r_V_2_tr_2_tr_reg_963[36]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[37]),
        .Q(r_V_2_tr_2_tr_reg_963[37]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[38]),
        .Q(r_V_2_tr_2_tr_reg_963[38]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[39]),
        .Q(r_V_2_tr_2_tr_reg_963[39]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[39]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[35]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_2_reg_937[39:36]),
        .O(r_V_2_tr_2_tr_fu_387_p2[39:36]),
        .S({\r_V_2_tr_2_tr_reg_963[39]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[39]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[39]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[39]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[3]),
        .Q(r_V_2_tr_2_tr_reg_963[3]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_7_5_reg_947[3:0]),
        .O(r_V_2_tr_2_tr_fu_387_p2[3:0]),
        .S({\r_V_2_tr_2_tr_reg_963[3]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[3]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[3]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[3]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[40]),
        .Q(r_V_2_tr_2_tr_reg_963[40]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[41]),
        .Q(r_V_2_tr_2_tr_reg_963[41]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[42]),
        .Q(r_V_2_tr_2_tr_reg_963[42]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[43]),
        .Q(r_V_2_tr_2_tr_reg_963[43]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[43]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[39]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_2_reg_937[43:40]),
        .O(r_V_2_tr_2_tr_fu_387_p2[43:40]),
        .S({\r_V_2_tr_2_tr_reg_963[43]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[43]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[43]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[43]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[44]),
        .Q(r_V_2_tr_2_tr_reg_963[44]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[45]),
        .Q(r_V_2_tr_2_tr_reg_963[45]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[46]),
        .Q(r_V_2_tr_2_tr_reg_963[46]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[47]),
        .Q(r_V_2_tr_2_tr_reg_963[47]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[47]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[43]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_2_reg_937[47:44]),
        .O(r_V_2_tr_2_tr_fu_387_p2[47:44]),
        .S({\r_V_2_tr_2_tr_reg_963[47]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[47]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[47]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[47]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[48]),
        .Q(r_V_2_tr_2_tr_reg_963[48]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[49]),
        .Q(r_V_2_tr_2_tr_reg_963[49]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[4]),
        .Q(r_V_2_tr_2_tr_reg_963[4]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[50]),
        .Q(r_V_2_tr_2_tr_reg_963[50]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[51]),
        .Q(r_V_2_tr_2_tr_reg_963[51]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[51]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[47]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_2_reg_937[51:48]),
        .O(r_V_2_tr_2_tr_fu_387_p2[51:48]),
        .S({\r_V_2_tr_2_tr_reg_963[51]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[51]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[51]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[51]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[52]),
        .Q(r_V_2_tr_2_tr_reg_963[52]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[53]),
        .Q(r_V_2_tr_2_tr_reg_963[53]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[54]),
        .Q(r_V_2_tr_2_tr_reg_963[54]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[55]),
        .Q(r_V_2_tr_2_tr_reg_963[55]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[55]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[51]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_2_reg_937[55:52]),
        .O(r_V_2_tr_2_tr_fu_387_p2[55:52]),
        .S({\r_V_2_tr_2_tr_reg_963[55]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[55]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[55]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[55]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[56]),
        .Q(r_V_2_tr_2_tr_reg_963[56]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[57]),
        .Q(r_V_2_tr_2_tr_reg_963[57]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[5]),
        .Q(r_V_2_tr_2_tr_reg_963[5]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[6]),
        .Q(r_V_2_tr_2_tr_reg_963[6]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[7]),
        .Q(r_V_2_tr_2_tr_reg_963[7]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_2_tr_reg_963_reg[7]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[3]_i_1_n_0 ),
        .CO({\r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_0 ,\r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_1 ,\r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_2 ,\r_V_2_tr_2_tr_reg_963_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_7_5_reg_947[7:4]),
        .O(r_V_2_tr_2_tr_fu_387_p2[7:4]),
        .S({\r_V_2_tr_2_tr_reg_963[7]_i_2_n_0 ,\r_V_2_tr_2_tr_reg_963[7]_i_3_n_0 ,\r_V_2_tr_2_tr_reg_963[7]_i_4_n_0 ,\r_V_2_tr_2_tr_reg_963[7]_i_5_n_0 }));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[8]),
        .Q(r_V_2_tr_2_tr_reg_963[8]),
        .R(1'b0));
  FDRE \r_V_2_tr_2_tr_reg_963_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[9]),
        .Q(r_V_2_tr_2_tr_reg_963[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[28]_i_1 
       (.I0(tmp_cast_12_fu_364_p1[28]),
        .I1(p_Val2_7_3_reg_942[28]),
        .O(r_V_2_tr_3_tr_fu_401_p2[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[31]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[31]),
        .I1(p_Val2_7_3_reg_942[31]),
        .O(\r_V_2_tr_3_tr_reg_974[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[31]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[30]),
        .I1(p_Val2_7_3_reg_942[30]),
        .O(\r_V_2_tr_3_tr_reg_974[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[31]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[29]),
        .I1(p_Val2_7_3_reg_942[29]),
        .O(\r_V_2_tr_3_tr_reg_974[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[31]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[28]),
        .I1(p_Val2_7_3_reg_942[28]),
        .O(\r_V_2_tr_3_tr_reg_974[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[35]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[35]),
        .I1(p_Val2_7_3_reg_942[35]),
        .O(\r_V_2_tr_3_tr_reg_974[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[35]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[34]),
        .I1(p_Val2_7_3_reg_942[34]),
        .O(\r_V_2_tr_3_tr_reg_974[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[35]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[33]),
        .I1(p_Val2_7_3_reg_942[33]),
        .O(\r_V_2_tr_3_tr_reg_974[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[35]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[32]),
        .I1(p_Val2_7_3_reg_942[32]),
        .O(\r_V_2_tr_3_tr_reg_974[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[39]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[39]),
        .I1(p_Val2_7_3_reg_942[39]),
        .O(\r_V_2_tr_3_tr_reg_974[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[39]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[38]),
        .I1(p_Val2_7_3_reg_942[38]),
        .O(\r_V_2_tr_3_tr_reg_974[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[39]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[37]),
        .I1(p_Val2_7_3_reg_942[37]),
        .O(\r_V_2_tr_3_tr_reg_974[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[39]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[36]),
        .I1(p_Val2_7_3_reg_942[36]),
        .O(\r_V_2_tr_3_tr_reg_974[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[43]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[43]),
        .I1(p_Val2_7_3_reg_942[43]),
        .O(\r_V_2_tr_3_tr_reg_974[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[43]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[42]),
        .I1(p_Val2_7_3_reg_942[42]),
        .O(\r_V_2_tr_3_tr_reg_974[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[43]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[41]),
        .I1(p_Val2_7_3_reg_942[41]),
        .O(\r_V_2_tr_3_tr_reg_974[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[43]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[40]),
        .I1(p_Val2_7_3_reg_942[40]),
        .O(\r_V_2_tr_3_tr_reg_974[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[47]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[47]),
        .I1(p_Val2_7_3_reg_942[47]),
        .O(\r_V_2_tr_3_tr_reg_974[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[47]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[46]),
        .I1(p_Val2_7_3_reg_942[46]),
        .O(\r_V_2_tr_3_tr_reg_974[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[47]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[45]),
        .I1(p_Val2_7_3_reg_942[45]),
        .O(\r_V_2_tr_3_tr_reg_974[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[47]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[44]),
        .I1(p_Val2_7_3_reg_942[44]),
        .O(\r_V_2_tr_3_tr_reg_974[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[51]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[51]),
        .I1(p_Val2_7_3_reg_942[51]),
        .O(\r_V_2_tr_3_tr_reg_974[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[51]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[50]),
        .I1(p_Val2_7_3_reg_942[50]),
        .O(\r_V_2_tr_3_tr_reg_974[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[51]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[49]),
        .I1(p_Val2_7_3_reg_942[49]),
        .O(\r_V_2_tr_3_tr_reg_974[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[51]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[48]),
        .I1(p_Val2_7_3_reg_942[48]),
        .O(\r_V_2_tr_3_tr_reg_974[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[55]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[55]),
        .I1(p_Val2_7_3_reg_942[55]),
        .O(\r_V_2_tr_3_tr_reg_974[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[55]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[54]),
        .I1(p_Val2_7_3_reg_942[54]),
        .O(\r_V_2_tr_3_tr_reg_974[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[55]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[53]),
        .I1(p_Val2_7_3_reg_942[53]),
        .O(\r_V_2_tr_3_tr_reg_974[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_3_tr_reg_974[55]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[52]),
        .I1(p_Val2_7_3_reg_942[52]),
        .O(\r_V_2_tr_3_tr_reg_974[55]_i_5_n_0 ));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[0]),
        .Q(r_V_2_tr_3_tr_reg_974[0]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[10]),
        .Q(r_V_2_tr_3_tr_reg_974[10]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[11]),
        .Q(r_V_2_tr_3_tr_reg_974[11]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[12]),
        .Q(r_V_2_tr_3_tr_reg_974[12]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[13]),
        .Q(r_V_2_tr_3_tr_reg_974[13]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[14]),
        .Q(r_V_2_tr_3_tr_reg_974[14]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[15]),
        .Q(r_V_2_tr_3_tr_reg_974[15]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[16]),
        .Q(r_V_2_tr_3_tr_reg_974[16]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[17]),
        .Q(r_V_2_tr_3_tr_reg_974[17]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[18]),
        .Q(r_V_2_tr_3_tr_reg_974[18]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[19]),
        .Q(r_V_2_tr_3_tr_reg_974[19]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[1]),
        .Q(r_V_2_tr_3_tr_reg_974[1]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[20]),
        .Q(r_V_2_tr_3_tr_reg_974[20]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[21]),
        .Q(r_V_2_tr_3_tr_reg_974[21]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[22]),
        .Q(r_V_2_tr_3_tr_reg_974[22]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[23]),
        .Q(r_V_2_tr_3_tr_reg_974[23]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[24]),
        .Q(r_V_2_tr_3_tr_reg_974[24]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[25]),
        .Q(r_V_2_tr_3_tr_reg_974[25]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[26]),
        .Q(r_V_2_tr_3_tr_reg_974[26]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[27]),
        .Q(r_V_2_tr_3_tr_reg_974[27]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[28]),
        .Q(r_V_2_tr_3_tr_reg_974[28]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[29]),
        .Q(r_V_2_tr_3_tr_reg_974[29]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[2]),
        .Q(r_V_2_tr_3_tr_reg_974[2]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[30]),
        .Q(r_V_2_tr_3_tr_reg_974[30]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[31]),
        .Q(r_V_2_tr_3_tr_reg_974[31]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_3_tr_reg_974_reg[31]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_0 ,\r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_1 ,\r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_2 ,\r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[31:28]),
        .O({r_V_2_tr_3_tr_fu_401_p2[31:29],\NLW_r_V_2_tr_3_tr_reg_974_reg[31]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_2_tr_3_tr_reg_974[31]_i_2_n_0 ,\r_V_2_tr_3_tr_reg_974[31]_i_3_n_0 ,\r_V_2_tr_3_tr_reg_974[31]_i_4_n_0 ,\r_V_2_tr_3_tr_reg_974[31]_i_5_n_0 }));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[32]),
        .Q(r_V_2_tr_3_tr_reg_974[32]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[33]),
        .Q(r_V_2_tr_3_tr_reg_974[33]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[34]),
        .Q(r_V_2_tr_3_tr_reg_974[34]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[35]),
        .Q(r_V_2_tr_3_tr_reg_974[35]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_3_tr_reg_974_reg[35]_i_1 
       (.CI(\r_V_2_tr_3_tr_reg_974_reg[31]_i_1_n_0 ),
        .CO({\r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_0 ,\r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_1 ,\r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_2 ,\r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[35:32]),
        .O(r_V_2_tr_3_tr_fu_401_p2[35:32]),
        .S({\r_V_2_tr_3_tr_reg_974[35]_i_2_n_0 ,\r_V_2_tr_3_tr_reg_974[35]_i_3_n_0 ,\r_V_2_tr_3_tr_reg_974[35]_i_4_n_0 ,\r_V_2_tr_3_tr_reg_974[35]_i_5_n_0 }));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[36]),
        .Q(r_V_2_tr_3_tr_reg_974[36]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[37]),
        .Q(r_V_2_tr_3_tr_reg_974[37]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[38]),
        .Q(r_V_2_tr_3_tr_reg_974[38]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[39]),
        .Q(r_V_2_tr_3_tr_reg_974[39]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_3_tr_reg_974_reg[39]_i_1 
       (.CI(\r_V_2_tr_3_tr_reg_974_reg[35]_i_1_n_0 ),
        .CO({\r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_0 ,\r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_1 ,\r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_2 ,\r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[39:36]),
        .O(r_V_2_tr_3_tr_fu_401_p2[39:36]),
        .S({\r_V_2_tr_3_tr_reg_974[39]_i_2_n_0 ,\r_V_2_tr_3_tr_reg_974[39]_i_3_n_0 ,\r_V_2_tr_3_tr_reg_974[39]_i_4_n_0 ,\r_V_2_tr_3_tr_reg_974[39]_i_5_n_0 }));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[3]),
        .Q(r_V_2_tr_3_tr_reg_974[3]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[40]),
        .Q(r_V_2_tr_3_tr_reg_974[40]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[41]),
        .Q(r_V_2_tr_3_tr_reg_974[41]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[42]),
        .Q(r_V_2_tr_3_tr_reg_974[42]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[43]),
        .Q(r_V_2_tr_3_tr_reg_974[43]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_3_tr_reg_974_reg[43]_i_1 
       (.CI(\r_V_2_tr_3_tr_reg_974_reg[39]_i_1_n_0 ),
        .CO({\r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_0 ,\r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_1 ,\r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_2 ,\r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[43:40]),
        .O(r_V_2_tr_3_tr_fu_401_p2[43:40]),
        .S({\r_V_2_tr_3_tr_reg_974[43]_i_2_n_0 ,\r_V_2_tr_3_tr_reg_974[43]_i_3_n_0 ,\r_V_2_tr_3_tr_reg_974[43]_i_4_n_0 ,\r_V_2_tr_3_tr_reg_974[43]_i_5_n_0 }));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[44]),
        .Q(r_V_2_tr_3_tr_reg_974[44]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[45]),
        .Q(r_V_2_tr_3_tr_reg_974[45]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[46]),
        .Q(r_V_2_tr_3_tr_reg_974[46]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[47]),
        .Q(r_V_2_tr_3_tr_reg_974[47]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_3_tr_reg_974_reg[47]_i_1 
       (.CI(\r_V_2_tr_3_tr_reg_974_reg[43]_i_1_n_0 ),
        .CO({\r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_0 ,\r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_1 ,\r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_2 ,\r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[47:44]),
        .O(r_V_2_tr_3_tr_fu_401_p2[47:44]),
        .S({\r_V_2_tr_3_tr_reg_974[47]_i_2_n_0 ,\r_V_2_tr_3_tr_reg_974[47]_i_3_n_0 ,\r_V_2_tr_3_tr_reg_974[47]_i_4_n_0 ,\r_V_2_tr_3_tr_reg_974[47]_i_5_n_0 }));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[48]),
        .Q(r_V_2_tr_3_tr_reg_974[48]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[49]),
        .Q(r_V_2_tr_3_tr_reg_974[49]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[4]),
        .Q(r_V_2_tr_3_tr_reg_974[4]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[50]),
        .Q(r_V_2_tr_3_tr_reg_974[50]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[51]),
        .Q(r_V_2_tr_3_tr_reg_974[51]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_3_tr_reg_974_reg[51]_i_1 
       (.CI(\r_V_2_tr_3_tr_reg_974_reg[47]_i_1_n_0 ),
        .CO({\r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_0 ,\r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_1 ,\r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_2 ,\r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[51:48]),
        .O(r_V_2_tr_3_tr_fu_401_p2[51:48]),
        .S({\r_V_2_tr_3_tr_reg_974[51]_i_2_n_0 ,\r_V_2_tr_3_tr_reg_974[51]_i_3_n_0 ,\r_V_2_tr_3_tr_reg_974[51]_i_4_n_0 ,\r_V_2_tr_3_tr_reg_974[51]_i_5_n_0 }));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[52]),
        .Q(r_V_2_tr_3_tr_reg_974[52]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[53]),
        .Q(r_V_2_tr_3_tr_reg_974[53]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[54]),
        .Q(r_V_2_tr_3_tr_reg_974[54]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[55]),
        .Q(r_V_2_tr_3_tr_reg_974[55]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_3_tr_reg_974_reg[55]_i_1 
       (.CI(\r_V_2_tr_3_tr_reg_974_reg[51]_i_1_n_0 ),
        .CO({\r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_0 ,\r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_1 ,\r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_2 ,\r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[55:52]),
        .O(r_V_2_tr_3_tr_fu_401_p2[55:52]),
        .S({\r_V_2_tr_3_tr_reg_974[55]_i_2_n_0 ,\r_V_2_tr_3_tr_reg_974[55]_i_3_n_0 ,\r_V_2_tr_3_tr_reg_974[55]_i_4_n_0 ,\r_V_2_tr_3_tr_reg_974[55]_i_5_n_0 }));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[56]),
        .Q(r_V_2_tr_3_tr_reg_974[56]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[57]),
        .Q(r_V_2_tr_3_tr_reg_974[57]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[5]),
        .Q(r_V_2_tr_3_tr_reg_974[5]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[6]),
        .Q(r_V_2_tr_3_tr_reg_974[6]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[7]),
        .Q(r_V_2_tr_3_tr_reg_974[7]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[8]),
        .Q(r_V_2_tr_3_tr_reg_974[8]),
        .R(1'b0));
  FDRE \r_V_2_tr_3_tr_reg_974_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_3_reg_942[9]),
        .Q(r_V_2_tr_3_tr_reg_974[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[28]_i_1 
       (.I0(tmp_cast_12_fu_364_p1[28]),
        .I1(p_Val2_7_5_reg_947[28]),
        .O(\r_V_2_tr_5_tr_reg_985[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[31]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[31]),
        .I1(p_Val2_7_5_reg_947[31]),
        .O(\r_V_2_tr_5_tr_reg_985[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[31]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[30]),
        .I1(p_Val2_7_5_reg_947[30]),
        .O(\r_V_2_tr_5_tr_reg_985[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[31]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[29]),
        .I1(p_Val2_7_5_reg_947[29]),
        .O(\r_V_2_tr_5_tr_reg_985[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[31]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[28]),
        .I1(p_Val2_7_5_reg_947[28]),
        .O(\r_V_2_tr_5_tr_reg_985[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[35]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[35]),
        .I1(p_Val2_7_5_reg_947[35]),
        .O(\r_V_2_tr_5_tr_reg_985[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[35]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[34]),
        .I1(p_Val2_7_5_reg_947[34]),
        .O(\r_V_2_tr_5_tr_reg_985[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[35]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[33]),
        .I1(p_Val2_7_5_reg_947[33]),
        .O(\r_V_2_tr_5_tr_reg_985[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[35]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[32]),
        .I1(p_Val2_7_5_reg_947[32]),
        .O(\r_V_2_tr_5_tr_reg_985[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[39]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[39]),
        .I1(p_Val2_7_5_reg_947[39]),
        .O(\r_V_2_tr_5_tr_reg_985[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[39]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[38]),
        .I1(p_Val2_7_5_reg_947[38]),
        .O(\r_V_2_tr_5_tr_reg_985[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[39]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[37]),
        .I1(p_Val2_7_5_reg_947[37]),
        .O(\r_V_2_tr_5_tr_reg_985[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[39]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[36]),
        .I1(p_Val2_7_5_reg_947[36]),
        .O(\r_V_2_tr_5_tr_reg_985[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[43]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[43]),
        .I1(p_Val2_7_5_reg_947[43]),
        .O(\r_V_2_tr_5_tr_reg_985[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[43]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[42]),
        .I1(p_Val2_7_5_reg_947[42]),
        .O(\r_V_2_tr_5_tr_reg_985[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[43]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[41]),
        .I1(p_Val2_7_5_reg_947[41]),
        .O(\r_V_2_tr_5_tr_reg_985[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[43]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[40]),
        .I1(p_Val2_7_5_reg_947[40]),
        .O(\r_V_2_tr_5_tr_reg_985[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[47]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[47]),
        .I1(p_Val2_7_5_reg_947[47]),
        .O(\r_V_2_tr_5_tr_reg_985[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[47]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[46]),
        .I1(p_Val2_7_5_reg_947[46]),
        .O(\r_V_2_tr_5_tr_reg_985[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[47]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[45]),
        .I1(p_Val2_7_5_reg_947[45]),
        .O(\r_V_2_tr_5_tr_reg_985[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[47]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[44]),
        .I1(p_Val2_7_5_reg_947[44]),
        .O(\r_V_2_tr_5_tr_reg_985[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[51]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[51]),
        .I1(p_Val2_7_5_reg_947[51]),
        .O(\r_V_2_tr_5_tr_reg_985[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[51]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[50]),
        .I1(p_Val2_7_5_reg_947[50]),
        .O(\r_V_2_tr_5_tr_reg_985[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[51]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[49]),
        .I1(p_Val2_7_5_reg_947[49]),
        .O(\r_V_2_tr_5_tr_reg_985[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[51]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[48]),
        .I1(p_Val2_7_5_reg_947[48]),
        .O(\r_V_2_tr_5_tr_reg_985[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[55]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[55]),
        .I1(p_Val2_7_5_reg_947[55]),
        .O(\r_V_2_tr_5_tr_reg_985[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[55]_i_3 
       (.I0(tmp_cast_12_fu_364_p1[54]),
        .I1(p_Val2_7_5_reg_947[54]),
        .O(\r_V_2_tr_5_tr_reg_985[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[55]_i_4 
       (.I0(tmp_cast_12_fu_364_p1[53]),
        .I1(p_Val2_7_5_reg_947[53]),
        .O(\r_V_2_tr_5_tr_reg_985[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_tr_5_tr_reg_985[55]_i_5 
       (.I0(tmp_cast_12_fu_364_p1[52]),
        .I1(p_Val2_7_5_reg_947[52]),
        .O(\r_V_2_tr_5_tr_reg_985[55]_i_5_n_0 ));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[0]),
        .Q(r_V_2_tr_5_tr_reg_985[0]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[10]),
        .Q(r_V_2_tr_5_tr_reg_985[10]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[11]),
        .Q(r_V_2_tr_5_tr_reg_985[11]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[12]),
        .Q(r_V_2_tr_5_tr_reg_985[12]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[13]),
        .Q(r_V_2_tr_5_tr_reg_985[13]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[14]),
        .Q(r_V_2_tr_5_tr_reg_985[14]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[15]),
        .Q(r_V_2_tr_5_tr_reg_985[15]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[16]),
        .Q(r_V_2_tr_5_tr_reg_985[16]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[17]),
        .Q(r_V_2_tr_5_tr_reg_985[17]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[18]),
        .Q(r_V_2_tr_5_tr_reg_985[18]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[19]),
        .Q(r_V_2_tr_5_tr_reg_985[19]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[1]),
        .Q(r_V_2_tr_5_tr_reg_985[1]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[20]),
        .Q(r_V_2_tr_5_tr_reg_985[20]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[21]),
        .Q(r_V_2_tr_5_tr_reg_985[21]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[22]),
        .Q(r_V_2_tr_5_tr_reg_985[22]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[23]),
        .Q(r_V_2_tr_5_tr_reg_985[23]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[24]),
        .Q(r_V_2_tr_5_tr_reg_985[24]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[25]),
        .Q(r_V_2_tr_5_tr_reg_985[25]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[26]),
        .Q(r_V_2_tr_5_tr_reg_985[26]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[27]),
        .Q(r_V_2_tr_5_tr_reg_985[27]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985[28]_i_1_n_0 ),
        .Q(r_V_2_tr_5_tr_reg_985[28]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[29]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[2]),
        .Q(r_V_2_tr_5_tr_reg_985[2]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_5 ),
        .Q(r_V_2_tr_5_tr_reg_985[30]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_4 ),
        .Q(r_V_2_tr_5_tr_reg_985[31]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_5_tr_reg_985_reg[31]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_0 ,\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_1 ,\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_2 ,\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[31:28]),
        .O({\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_4 ,\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_5 ,\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_6 ,\NLW_r_V_2_tr_5_tr_reg_985_reg[31]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_2_tr_5_tr_reg_985[31]_i_2_n_0 ,\r_V_2_tr_5_tr_reg_985[31]_i_3_n_0 ,\r_V_2_tr_5_tr_reg_985[31]_i_4_n_0 ,\r_V_2_tr_5_tr_reg_985[31]_i_5_n_0 }));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_7 ),
        .Q(r_V_2_tr_5_tr_reg_985[32]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[33]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_5 ),
        .Q(r_V_2_tr_5_tr_reg_985[34]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_4 ),
        .Q(r_V_2_tr_5_tr_reg_985[35]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_5_tr_reg_985_reg[35]_i_1 
       (.CI(\r_V_2_tr_5_tr_reg_985_reg[31]_i_1_n_0 ),
        .CO({\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_0 ,\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_1 ,\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_2 ,\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[35:32]),
        .O({\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_4 ,\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_5 ,\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_6 ,\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_7 }),
        .S({\r_V_2_tr_5_tr_reg_985[35]_i_2_n_0 ,\r_V_2_tr_5_tr_reg_985[35]_i_3_n_0 ,\r_V_2_tr_5_tr_reg_985[35]_i_4_n_0 ,\r_V_2_tr_5_tr_reg_985[35]_i_5_n_0 }));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_7 ),
        .Q(r_V_2_tr_5_tr_reg_985[36]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[37]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_5 ),
        .Q(r_V_2_tr_5_tr_reg_985[38]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_4 ),
        .Q(r_V_2_tr_5_tr_reg_985[39]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_5_tr_reg_985_reg[39]_i_1 
       (.CI(\r_V_2_tr_5_tr_reg_985_reg[35]_i_1_n_0 ),
        .CO({\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_0 ,\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_1 ,\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_2 ,\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[39:36]),
        .O({\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_4 ,\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_5 ,\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_6 ,\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_7 }),
        .S({\r_V_2_tr_5_tr_reg_985[39]_i_2_n_0 ,\r_V_2_tr_5_tr_reg_985[39]_i_3_n_0 ,\r_V_2_tr_5_tr_reg_985[39]_i_4_n_0 ,\r_V_2_tr_5_tr_reg_985[39]_i_5_n_0 }));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[3]),
        .Q(r_V_2_tr_5_tr_reg_985[3]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_7 ),
        .Q(r_V_2_tr_5_tr_reg_985[40]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[41]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_5 ),
        .Q(r_V_2_tr_5_tr_reg_985[42]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_4 ),
        .Q(r_V_2_tr_5_tr_reg_985[43]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_5_tr_reg_985_reg[43]_i_1 
       (.CI(\r_V_2_tr_5_tr_reg_985_reg[39]_i_1_n_0 ),
        .CO({\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_0 ,\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_1 ,\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_2 ,\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[43:40]),
        .O({\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_4 ,\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_5 ,\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_6 ,\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_7 }),
        .S({\r_V_2_tr_5_tr_reg_985[43]_i_2_n_0 ,\r_V_2_tr_5_tr_reg_985[43]_i_3_n_0 ,\r_V_2_tr_5_tr_reg_985[43]_i_4_n_0 ,\r_V_2_tr_5_tr_reg_985[43]_i_5_n_0 }));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_7 ),
        .Q(r_V_2_tr_5_tr_reg_985[44]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[45]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_5 ),
        .Q(r_V_2_tr_5_tr_reg_985[46]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_4 ),
        .Q(r_V_2_tr_5_tr_reg_985[47]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_5_tr_reg_985_reg[47]_i_1 
       (.CI(\r_V_2_tr_5_tr_reg_985_reg[43]_i_1_n_0 ),
        .CO({\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_0 ,\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_1 ,\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_2 ,\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[47:44]),
        .O({\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_4 ,\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_5 ,\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_6 ,\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_7 }),
        .S({\r_V_2_tr_5_tr_reg_985[47]_i_2_n_0 ,\r_V_2_tr_5_tr_reg_985[47]_i_3_n_0 ,\r_V_2_tr_5_tr_reg_985[47]_i_4_n_0 ,\r_V_2_tr_5_tr_reg_985[47]_i_5_n_0 }));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_7 ),
        .Q(r_V_2_tr_5_tr_reg_985[48]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[49]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[4]),
        .Q(r_V_2_tr_5_tr_reg_985[4]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_5 ),
        .Q(r_V_2_tr_5_tr_reg_985[50]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_4 ),
        .Q(r_V_2_tr_5_tr_reg_985[51]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_5_tr_reg_985_reg[51]_i_1 
       (.CI(\r_V_2_tr_5_tr_reg_985_reg[47]_i_1_n_0 ),
        .CO({\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_0 ,\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_1 ,\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_2 ,\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[51:48]),
        .O({\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_4 ,\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_5 ,\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_6 ,\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_7 }),
        .S({\r_V_2_tr_5_tr_reg_985[51]_i_2_n_0 ,\r_V_2_tr_5_tr_reg_985[51]_i_3_n_0 ,\r_V_2_tr_5_tr_reg_985[51]_i_4_n_0 ,\r_V_2_tr_5_tr_reg_985[51]_i_5_n_0 }));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_7 ),
        .Q(r_V_2_tr_5_tr_reg_985[52]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[53]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_5 ),
        .Q(r_V_2_tr_5_tr_reg_985[54]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_4 ),
        .Q(r_V_2_tr_5_tr_reg_985[55]),
        .R(1'b0));
  CARRY4 \r_V_2_tr_5_tr_reg_985_reg[55]_i_1 
       (.CI(\r_V_2_tr_5_tr_reg_985_reg[51]_i_1_n_0 ),
        .CO({\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_0 ,\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_1 ,\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_2 ,\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_12_fu_364_p1[55:52]),
        .O({\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_4 ,\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_5 ,\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_6 ,\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_7 }),
        .S({\r_V_2_tr_5_tr_reg_985[55]_i_2_n_0 ,\r_V_2_tr_5_tr_reg_985[55]_i_3_n_0 ,\r_V_2_tr_5_tr_reg_985[55]_i_4_n_0 ,\r_V_2_tr_5_tr_reg_985[55]_i_5_n_0 }));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\tmp_38_reg_990_reg[0]_i_1_n_7 ),
        .Q(r_V_2_tr_5_tr_reg_985[56]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\tmp_38_reg_990_reg[0]_i_1_n_6 ),
        .Q(r_V_2_tr_5_tr_reg_985[57]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[5]),
        .Q(r_V_2_tr_5_tr_reg_985[5]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[6]),
        .Q(r_V_2_tr_5_tr_reg_985[6]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[7]),
        .Q(r_V_2_tr_5_tr_reg_985[7]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[8]),
        .Q(r_V_2_tr_5_tr_reg_985[8]),
        .R(1'b0));
  FDRE \r_V_2_tr_5_tr_reg_985_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_Val2_7_5_reg_947[9]),
        .Q(r_V_2_tr_5_tr_reg_985[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[12]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[12]),
        .O(\r_V_reg_1086[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[12]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[11]),
        .O(\r_V_reg_1086[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[12]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[10]),
        .O(\r_V_reg_1086[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[12]_i_5 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[9]),
        .O(\r_V_reg_1086[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[16]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[16]),
        .O(\r_V_reg_1086[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[16]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[15]),
        .O(\r_V_reg_1086[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[16]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[14]),
        .O(\r_V_reg_1086[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[16]_i_5 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[13]),
        .O(\r_V_reg_1086[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[20]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[20]),
        .O(\r_V_reg_1086[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[20]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[19]),
        .O(\r_V_reg_1086[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[20]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[18]),
        .O(\r_V_reg_1086[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[20]_i_5 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[17]),
        .O(\r_V_reg_1086[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[24]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[24]),
        .O(\r_V_reg_1086[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[24]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[23]),
        .O(\r_V_reg_1086[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[24]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[22]),
        .O(\r_V_reg_1086[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[24]_i_5 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[21]),
        .O(\r_V_reg_1086[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[28]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[28]),
        .O(\r_V_reg_1086[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[28]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[27]),
        .O(\r_V_reg_1086[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[28]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[26]),
        .O(\r_V_reg_1086[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[28]_i_5 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[25]),
        .O(\r_V_reg_1086[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[4]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[0]),
        .O(\r_V_reg_1086[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[4]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[4]),
        .O(\r_V_reg_1086[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[4]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[3]),
        .O(\r_V_reg_1086[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[4]_i_5 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[2]),
        .O(\r_V_reg_1086[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[4]_i_6 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[1]),
        .O(\r_V_reg_1086[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[8]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[8]),
        .O(\r_V_reg_1086[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[8]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[7]),
        .O(\r_V_reg_1086[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[8]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[6]),
        .O(\r_V_reg_1086[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1086[8]_i_5 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_890[5]),
        .O(\r_V_reg_1086[8]_i_5_n_0 ));
  FDRE \r_V_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(ap_reg_pp0_iter2_tmp_7_reg_890[0]),
        .Q(r_V_reg_1086[0]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[10]),
        .Q(r_V_reg_1086[10]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[11]),
        .Q(r_V_reg_1086[11]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[12]),
        .Q(r_V_reg_1086[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[12]_i_1 
       (.CI(\r_V_reg_1086_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_1086_reg[12]_i_1_n_0 ,\r_V_reg_1086_reg[12]_i_1_n_1 ,\r_V_reg_1086_reg[12]_i_1_n_2 ,\r_V_reg_1086_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_fu_559_p2[12:9]),
        .S({\r_V_reg_1086[12]_i_2_n_0 ,\r_V_reg_1086[12]_i_3_n_0 ,\r_V_reg_1086[12]_i_4_n_0 ,\r_V_reg_1086[12]_i_5_n_0 }));
  FDRE \r_V_reg_1086_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[13]),
        .Q(r_V_reg_1086[13]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[14]),
        .Q(r_V_reg_1086[14]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[15]),
        .Q(r_V_reg_1086[15]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[16]),
        .Q(r_V_reg_1086[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[16]_i_1 
       (.CI(\r_V_reg_1086_reg[12]_i_1_n_0 ),
        .CO({\r_V_reg_1086_reg[16]_i_1_n_0 ,\r_V_reg_1086_reg[16]_i_1_n_1 ,\r_V_reg_1086_reg[16]_i_1_n_2 ,\r_V_reg_1086_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_fu_559_p2[16:13]),
        .S({\r_V_reg_1086[16]_i_2_n_0 ,\r_V_reg_1086[16]_i_3_n_0 ,\r_V_reg_1086[16]_i_4_n_0 ,\r_V_reg_1086[16]_i_5_n_0 }));
  FDRE \r_V_reg_1086_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[17]),
        .Q(r_V_reg_1086[17]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[18]),
        .Q(r_V_reg_1086[18]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[19]),
        .Q(r_V_reg_1086[19]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[1]),
        .Q(r_V_reg_1086[1]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[20]),
        .Q(r_V_reg_1086[20]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[20]_i_1 
       (.CI(\r_V_reg_1086_reg[16]_i_1_n_0 ),
        .CO({\r_V_reg_1086_reg[20]_i_1_n_0 ,\r_V_reg_1086_reg[20]_i_1_n_1 ,\r_V_reg_1086_reg[20]_i_1_n_2 ,\r_V_reg_1086_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_fu_559_p2[20:17]),
        .S({\r_V_reg_1086[20]_i_2_n_0 ,\r_V_reg_1086[20]_i_3_n_0 ,\r_V_reg_1086[20]_i_4_n_0 ,\r_V_reg_1086[20]_i_5_n_0 }));
  FDRE \r_V_reg_1086_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[21]),
        .Q(r_V_reg_1086[21]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[22]),
        .Q(r_V_reg_1086[22]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[23]),
        .Q(r_V_reg_1086[23]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[24]),
        .Q(r_V_reg_1086[24]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[24]_i_1 
       (.CI(\r_V_reg_1086_reg[20]_i_1_n_0 ),
        .CO({\r_V_reg_1086_reg[24]_i_1_n_0 ,\r_V_reg_1086_reg[24]_i_1_n_1 ,\r_V_reg_1086_reg[24]_i_1_n_2 ,\r_V_reg_1086_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_fu_559_p2[24:21]),
        .S({\r_V_reg_1086[24]_i_2_n_0 ,\r_V_reg_1086[24]_i_3_n_0 ,\r_V_reg_1086[24]_i_4_n_0 ,\r_V_reg_1086[24]_i_5_n_0 }));
  FDRE \r_V_reg_1086_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[25]),
        .Q(r_V_reg_1086[25]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[26]),
        .Q(r_V_reg_1086[26]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[27]),
        .Q(r_V_reg_1086[27]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[28]),
        .Q(r_V_reg_1086[28]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[28]_i_1 
       (.CI(\r_V_reg_1086_reg[24]_i_1_n_0 ),
        .CO({\r_V_reg_1086_reg[28]_i_1_n_0 ,\r_V_reg_1086_reg[28]_i_1_n_1 ,\r_V_reg_1086_reg[28]_i_1_n_2 ,\r_V_reg_1086_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_V_reg_1086[28]_i_2_n_0 ,1'b0,1'b0,1'b0}),
        .O(r_V_fu_559_p2[28:25]),
        .S({ap_reg_pp0_iter2_tmp_7_reg_890[28],\r_V_reg_1086[28]_i_3_n_0 ,\r_V_reg_1086[28]_i_4_n_0 ,\r_V_reg_1086[28]_i_5_n_0 }));
  FDRE \r_V_reg_1086_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[29]),
        .Q(r_V_reg_1086[29]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[29]_i_1 
       (.CI(\r_V_reg_1086_reg[28]_i_1_n_0 ),
        .CO(\NLW_r_V_reg_1086_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_reg_1086_reg[29]_i_1_O_UNCONNECTED [3:1],r_V_fu_559_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \r_V_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[2]),
        .Q(r_V_reg_1086[2]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[3]),
        .Q(r_V_reg_1086[3]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[4]),
        .Q(r_V_reg_1086[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_1086_reg[4]_i_1_n_0 ,\r_V_reg_1086_reg[4]_i_1_n_1 ,\r_V_reg_1086_reg[4]_i_1_n_2 ,\r_V_reg_1086_reg[4]_i_1_n_3 }),
        .CYINIT(\r_V_reg_1086[4]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_fu_559_p2[4:1]),
        .S({\r_V_reg_1086[4]_i_3_n_0 ,\r_V_reg_1086[4]_i_4_n_0 ,\r_V_reg_1086[4]_i_5_n_0 ,\r_V_reg_1086[4]_i_6_n_0 }));
  FDRE \r_V_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[5]),
        .Q(r_V_reg_1086[5]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[6]),
        .Q(r_V_reg_1086[6]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[7]),
        .Q(r_V_reg_1086[7]),
        .R(1'b0));
  FDRE \r_V_reg_1086_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[8]),
        .Q(r_V_reg_1086[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_1086_reg[8]_i_1 
       (.CI(\r_V_reg_1086_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_1086_reg[8]_i_1_n_0 ,\r_V_reg_1086_reg[8]_i_1_n_1 ,\r_V_reg_1086_reg[8]_i_1_n_2 ,\r_V_reg_1086_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_fu_559_p2[8:5]),
        .S({\r_V_reg_1086[8]_i_2_n_0 ,\r_V_reg_1086[8]_i_3_n_0 ,\r_V_reg_1086[8]_i_4_n_0 ,\r_V_reg_1086[8]_i_5_n_0 }));
  FDRE \r_V_reg_1086_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(r_V_fu_559_p2[9]),
        .Q(r_V_reg_1086[9]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_60),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_50),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_49),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_48),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_47),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_46),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_45),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_44),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_43),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_42),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_41),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_59),
        .Q(\rdata_reg[1]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_40),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_39),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_38),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_37),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_36),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_35),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_34),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_33),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_32),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_31),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_58),
        .Q(\rdata_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_30),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_ce1),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_29),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_57),
        .Q(\rdata_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_56),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_55),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_54),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_53),
        .Q(\rdata_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_52),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_51),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_228_reg[0] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[3]),
        .Q(tmp_4_cast_fu_267_p1[28]),
        .R(1'b0));
  FDRE \reg_228_reg[10] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[13]),
        .Q(tmp_4_cast_fu_267_p1[38]),
        .R(1'b0));
  FDRE \reg_228_reg[11] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[14]),
        .Q(tmp_4_cast_fu_267_p1[39]),
        .R(1'b0));
  FDRE \reg_228_reg[12] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[15]),
        .Q(tmp_4_cast_fu_267_p1[40]),
        .R(1'b0));
  FDRE \reg_228_reg[13] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[16]),
        .Q(tmp_4_cast_fu_267_p1[41]),
        .R(1'b0));
  FDRE \reg_228_reg[14] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[17]),
        .Q(tmp_4_cast_fu_267_p1[42]),
        .R(1'b0));
  FDRE \reg_228_reg[15] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[18]),
        .Q(tmp_4_cast_fu_267_p1[43]),
        .R(1'b0));
  FDRE \reg_228_reg[16] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[19]),
        .Q(tmp_4_cast_fu_267_p1[44]),
        .R(1'b0));
  FDRE \reg_228_reg[17] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[20]),
        .Q(tmp_4_cast_fu_267_p1[45]),
        .R(1'b0));
  FDRE \reg_228_reg[18] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[21]),
        .Q(tmp_4_cast_fu_267_p1[46]),
        .R(1'b0));
  FDRE \reg_228_reg[19] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[22]),
        .Q(tmp_4_cast_fu_267_p1[47]),
        .R(1'b0));
  FDRE \reg_228_reg[1] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[4]),
        .Q(tmp_4_cast_fu_267_p1[29]),
        .R(1'b0));
  FDRE \reg_228_reg[20] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[23]),
        .Q(tmp_4_cast_fu_267_p1[48]),
        .R(1'b0));
  FDRE \reg_228_reg[21] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[24]),
        .Q(tmp_4_cast_fu_267_p1[49]),
        .R(1'b0));
  FDRE \reg_228_reg[22] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[25]),
        .Q(tmp_4_cast_fu_267_p1[50]),
        .R(1'b0));
  FDRE \reg_228_reg[23] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[26]),
        .Q(tmp_4_cast_fu_267_p1[51]),
        .R(1'b0));
  FDRE \reg_228_reg[24] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[27]),
        .Q(tmp_4_cast_fu_267_p1[52]),
        .R(1'b0));
  FDRE \reg_228_reg[25] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[28]),
        .Q(tmp_4_cast_fu_267_p1[53]),
        .R(1'b0));
  FDRE \reg_228_reg[26] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[29]),
        .Q(tmp_4_cast_fu_267_p1[54]),
        .R(1'b0));
  FDRE \reg_228_reg[27] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[30]),
        .Q(tmp_4_cast_fu_267_p1[55]),
        .R(1'b0));
  FDRE \reg_228_reg[28] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[31]),
        .Q(tmp_4_cast_fu_267_p1[56]),
        .R(1'b0));
  FDRE \reg_228_reg[2] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[5]),
        .Q(tmp_4_cast_fu_267_p1[30]),
        .R(1'b0));
  FDRE \reg_228_reg[3] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[6]),
        .Q(tmp_4_cast_fu_267_p1[31]),
        .R(1'b0));
  FDRE \reg_228_reg[4] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[7]),
        .Q(tmp_4_cast_fu_267_p1[32]),
        .R(1'b0));
  FDRE \reg_228_reg[5] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[8]),
        .Q(tmp_4_cast_fu_267_p1[33]),
        .R(1'b0));
  FDRE \reg_228_reg[6] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[9]),
        .Q(tmp_4_cast_fu_267_p1[34]),
        .R(1'b0));
  FDRE \reg_228_reg[7] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[10]),
        .Q(tmp_4_cast_fu_267_p1[35]),
        .R(1'b0));
  FDRE \reg_228_reg[8] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[11]),
        .Q(tmp_4_cast_fu_267_p1[36]),
        .R(1'b0));
  FDRE \reg_228_reg[9] 
       (.C(ap_clk),
        .CE(reg_2280),
        .D(regs_in_V_q0[12]),
        .Q(tmp_4_cast_fu_267_p1[37]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[0]_i_1 
       (.I0(neg_ti3_reg_1111[0]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[0]),
        .O(tmp_10_fu_674_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[10]_i_1 
       (.I0(neg_ti3_reg_1111[10]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[10]),
        .O(tmp_10_fu_674_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[11]_i_1 
       (.I0(neg_ti3_reg_1111[11]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[11]),
        .O(tmp_10_fu_674_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[12]_i_1 
       (.I0(neg_ti3_reg_1111[12]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[12]),
        .O(tmp_10_fu_674_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[13]_i_1 
       (.I0(neg_ti3_reg_1111[13]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[13]),
        .O(tmp_10_fu_674_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[14]_i_1 
       (.I0(neg_ti3_reg_1111[14]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[14]),
        .O(tmp_10_fu_674_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[15]_i_1 
       (.I0(neg_ti3_reg_1111[15]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[15]),
        .O(tmp_10_fu_674_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[16]_i_1 
       (.I0(neg_ti3_reg_1111[16]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[16]),
        .O(tmp_10_fu_674_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[17]_i_1 
       (.I0(neg_ti3_reg_1111[17]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[17]),
        .O(tmp_10_fu_674_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[18]_i_1 
       (.I0(neg_ti3_reg_1111[18]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[18]),
        .O(tmp_10_fu_674_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[19]_i_1 
       (.I0(neg_ti3_reg_1111[19]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[19]),
        .O(tmp_10_fu_674_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[1]_i_1 
       (.I0(neg_ti3_reg_1111[1]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[1]),
        .O(tmp_10_fu_674_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[20]_i_1 
       (.I0(neg_ti3_reg_1111[20]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[20]),
        .O(tmp_10_fu_674_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[21]_i_1 
       (.I0(neg_ti3_reg_1111[21]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[21]),
        .O(tmp_10_fu_674_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[22]_i_1 
       (.I0(neg_ti3_reg_1111[22]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[22]),
        .O(tmp_10_fu_674_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[23]_i_1 
       (.I0(neg_ti3_reg_1111[23]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[23]),
        .O(tmp_10_fu_674_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[24]_i_1 
       (.I0(neg_ti3_reg_1111[24]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[24]),
        .O(tmp_10_fu_674_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[25]_i_1 
       (.I0(neg_ti3_reg_1111[25]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[25]),
        .O(tmp_10_fu_674_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[26]_i_1 
       (.I0(neg_ti3_reg_1111[26]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[26]),
        .O(tmp_10_fu_674_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[27]_i_1 
       (.I0(neg_ti3_reg_1111[27]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[27]),
        .O(tmp_10_fu_674_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[28]_i_1 
       (.I0(neg_ti3_reg_1111[28]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[28]),
        .O(tmp_10_fu_674_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[29]_i_1 
       (.I0(neg_ti3_reg_1111[29]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[29]),
        .O(tmp_10_fu_674_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[2]_i_1 
       (.I0(neg_ti3_reg_1111[2]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[2]),
        .O(tmp_10_fu_674_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[30]_i_1 
       (.I0(neg_ti3_reg_1111[30]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[30]),
        .O(tmp_10_fu_674_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[31]_i_1 
       (.I0(neg_ti3_reg_1111[31]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[31]),
        .O(tmp_10_fu_674_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[32]_i_1 
       (.I0(neg_ti3_reg_1111[32]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[32]),
        .O(tmp_10_fu_674_p3[32]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[33]_i_1 
       (.I0(neg_ti3_reg_1111[33]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[33]),
        .O(tmp_10_fu_674_p3[33]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[34]_i_1 
       (.I0(neg_ti3_reg_1111[34]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[34]),
        .O(tmp_10_fu_674_p3[34]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[35]_i_1 
       (.I0(neg_ti3_reg_1111[35]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[35]),
        .O(tmp_10_fu_674_p3[35]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[36]_i_1 
       (.I0(neg_ti3_reg_1111[36]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[36]),
        .O(tmp_10_fu_674_p3[36]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[37]_i_1 
       (.I0(neg_ti3_reg_1111[37]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[37]),
        .O(tmp_10_fu_674_p3[37]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[38]_i_1 
       (.I0(neg_ti3_reg_1111[38]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[38]),
        .O(tmp_10_fu_674_p3[38]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[39]_i_1 
       (.I0(neg_ti3_reg_1111[39]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[39]),
        .O(tmp_10_fu_674_p3[39]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[3]_i_1 
       (.I0(neg_ti3_reg_1111[3]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[3]),
        .O(tmp_10_fu_674_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[40]_i_1 
       (.I0(neg_ti3_reg_1111[40]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[40]),
        .O(tmp_10_fu_674_p3[40]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[41]_i_1 
       (.I0(neg_ti3_reg_1111[41]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[41]),
        .O(tmp_10_fu_674_p3[41]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[42]_i_1 
       (.I0(neg_ti3_reg_1111[42]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[42]),
        .O(tmp_10_fu_674_p3[42]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[43]_i_1 
       (.I0(neg_ti3_reg_1111[43]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[43]),
        .O(tmp_10_fu_674_p3[43]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[44]_i_1 
       (.I0(neg_ti3_reg_1111[44]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[44]),
        .O(tmp_10_fu_674_p3[44]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[45]_i_1 
       (.I0(neg_ti3_reg_1111[45]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[45]),
        .O(tmp_10_fu_674_p3[45]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[46]_i_1 
       (.I0(neg_ti3_reg_1111[46]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[46]),
        .O(tmp_10_fu_674_p3[46]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[47]_i_1 
       (.I0(neg_ti3_reg_1111[47]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[47]),
        .O(tmp_10_fu_674_p3[47]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[48]_i_1 
       (.I0(neg_ti3_reg_1111[48]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[48]),
        .O(tmp_10_fu_674_p3[48]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[49]_i_1 
       (.I0(neg_ti3_reg_1111[49]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[49]),
        .O(tmp_10_fu_674_p3[49]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[4]_i_1 
       (.I0(neg_ti3_reg_1111[4]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[4]),
        .O(tmp_10_fu_674_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[50]_i_1 
       (.I0(neg_ti3_reg_1111[50]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[50]),
        .O(tmp_10_fu_674_p3[50]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[51]_i_1 
       (.I0(neg_ti3_reg_1111[51]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[51]),
        .O(tmp_10_fu_674_p3[51]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[52]_i_1 
       (.I0(neg_ti3_reg_1111[52]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[52]),
        .O(tmp_10_fu_674_p3[52]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[53]_i_1 
       (.I0(neg_ti3_reg_1111[53]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[53]),
        .O(tmp_10_fu_674_p3[53]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[54]_i_1 
       (.I0(neg_ti3_reg_1111[54]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[54]),
        .O(tmp_10_fu_674_p3[54]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[55]_i_1 
       (.I0(neg_ti3_reg_1111[55]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[55]),
        .O(tmp_10_fu_674_p3[55]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[56]_i_1 
       (.I0(neg_ti3_reg_1111[56]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[56]),
        .O(tmp_10_fu_674_p3[56]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[57]_i_1 
       (.I0(neg_ti3_reg_1111[57]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[56]),
        .O(tmp_10_fu_674_p3[57]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[58]_i_1 
       (.I0(neg_ti3_reg_1111[58]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[56]),
        .O(tmp_10_fu_674_p3[58]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[5]_i_1 
       (.I0(neg_ti3_reg_1111[5]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[5]),
        .O(tmp_10_fu_674_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[6]_i_1 
       (.I0(neg_ti3_reg_1111[6]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[6]),
        .O(tmp_10_fu_674_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[7]_i_1 
       (.I0(neg_ti3_reg_1111[7]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[7]),
        .O(tmp_10_fu_674_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[8]_i_1 
       (.I0(neg_ti3_reg_1111[8]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[8]),
        .O(tmp_10_fu_674_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1146[9]_i_1 
       (.I0(neg_ti3_reg_1111[9]),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .I2(tmp_27_reg_1106[9]),
        .O(tmp_10_fu_674_p3[9]));
  FDRE \tmp_10_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[0]),
        .Q(tmp_10_reg_1146[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[10]),
        .Q(tmp_10_reg_1146[10]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[11]),
        .Q(tmp_10_reg_1146[11]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[12]),
        .Q(tmp_10_reg_1146[12]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[13]),
        .Q(tmp_10_reg_1146[13]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[14]),
        .Q(tmp_10_reg_1146[14]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[15]),
        .Q(tmp_10_reg_1146[15]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[16]),
        .Q(tmp_10_reg_1146[16]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[17]),
        .Q(tmp_10_reg_1146[17]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[18]),
        .Q(tmp_10_reg_1146[18]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[19]),
        .Q(tmp_10_reg_1146[19]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[1]),
        .Q(tmp_10_reg_1146[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[20]),
        .Q(tmp_10_reg_1146[20]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[21]),
        .Q(tmp_10_reg_1146[21]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[22]),
        .Q(tmp_10_reg_1146[22]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[23]),
        .Q(tmp_10_reg_1146[23]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[24]),
        .Q(tmp_10_reg_1146[24]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[25]),
        .Q(tmp_10_reg_1146[25]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[26]),
        .Q(tmp_10_reg_1146[26]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[27]),
        .Q(tmp_10_reg_1146[27]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[28]),
        .Q(tmp_10_reg_1146[28]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[29]),
        .Q(tmp_10_reg_1146[29]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[2]),
        .Q(tmp_10_reg_1146[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[30]),
        .Q(tmp_10_reg_1146[30]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[31]),
        .Q(tmp_10_reg_1146[31]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[32]),
        .Q(tmp_10_reg_1146[32]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[33]),
        .Q(tmp_10_reg_1146[33]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[34]),
        .Q(tmp_10_reg_1146[34]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[35]),
        .Q(tmp_10_reg_1146[35]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[36]),
        .Q(tmp_10_reg_1146[36]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[37]),
        .Q(tmp_10_reg_1146[37]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[38]),
        .Q(tmp_10_reg_1146[38]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[39]),
        .Q(tmp_10_reg_1146[39]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[3]),
        .Q(tmp_10_reg_1146[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[40]),
        .Q(tmp_10_reg_1146[40]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[41]),
        .Q(tmp_10_reg_1146[41]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[42]),
        .Q(tmp_10_reg_1146[42]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[43]),
        .Q(tmp_10_reg_1146[43]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[44]),
        .Q(tmp_10_reg_1146[44]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[45]),
        .Q(tmp_10_reg_1146[45]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[46]),
        .Q(tmp_10_reg_1146[46]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[47]),
        .Q(tmp_10_reg_1146[47]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[48]),
        .Q(tmp_10_reg_1146[48]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[49]),
        .Q(tmp_10_reg_1146[49]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[4]),
        .Q(tmp_10_reg_1146[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[50]),
        .Q(tmp_10_reg_1146[50]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[51]),
        .Q(tmp_10_reg_1146[51]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[52]),
        .Q(tmp_10_reg_1146[52]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[53]),
        .Q(tmp_10_reg_1146[53]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[54]),
        .Q(tmp_10_reg_1146[54]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[55]),
        .Q(tmp_10_reg_1146[55]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[56]),
        .Q(tmp_10_reg_1146[56]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[57]),
        .Q(tmp_10_reg_1146[57]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[58] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[58]),
        .Q(tmp_10_reg_1146[58]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[5]),
        .Q(tmp_10_reg_1146[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[6]),
        .Q(tmp_10_reg_1146[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[7]),
        .Q(tmp_10_reg_1146[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[8]),
        .Q(tmp_10_reg_1146[8]),
        .R(1'b0));
  FDRE \tmp_10_reg_1146_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_10_fu_674_p3[9]),
        .Q(tmp_10_reg_1146[9]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [53]),
        .Q(tmp_116_1_cast_reg_1201[53]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [54]),
        .Q(tmp_116_1_cast_reg_1201[54]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [55]),
        .Q(tmp_116_1_cast_reg_1201[55]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [56]),
        .Q(tmp_116_1_cast_reg_1201[56]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [57]),
        .Q(tmp_116_1_cast_reg_1201[57]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[58] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [58]),
        .Q(tmp_116_1_cast_reg_1201[58]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[59] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [59]),
        .Q(tmp_116_1_cast_reg_1201[59]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[60] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [60]),
        .Q(tmp_116_1_cast_reg_1201[60]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[61] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [61]),
        .Q(tmp_116_1_cast_reg_1201[61]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[62] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [62]),
        .Q(tmp_116_1_cast_reg_1201[62]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[63] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [63]),
        .Q(tmp_116_1_cast_reg_1201[63]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[64] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [64]),
        .Q(tmp_116_1_cast_reg_1201[64]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[65] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [65]),
        .Q(tmp_116_1_cast_reg_1201[65]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[66] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [66]),
        .Q(tmp_116_1_cast_reg_1201[66]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[67] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [67]),
        .Q(tmp_116_1_cast_reg_1201[67]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[68] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [68]),
        .Q(tmp_116_1_cast_reg_1201[68]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[69] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [69]),
        .Q(tmp_116_1_cast_reg_1201[69]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[70] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [70]),
        .Q(tmp_116_1_cast_reg_1201[70]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[71] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [71]),
        .Q(tmp_116_1_cast_reg_1201[71]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[72] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [72]),
        .Q(tmp_116_1_cast_reg_1201[72]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[73] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [73]),
        .Q(tmp_116_1_cast_reg_1201[73]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[74] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [74]),
        .Q(tmp_116_1_cast_reg_1201[74]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[75] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [75]),
        .Q(tmp_116_1_cast_reg_1201[75]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[76] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [76]),
        .Q(tmp_116_1_cast_reg_1201[76]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[77] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [77]),
        .Q(tmp_116_1_cast_reg_1201[77]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[78] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [78]),
        .Q(tmp_116_1_cast_reg_1201[78]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[79] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [79]),
        .Q(tmp_116_1_cast_reg_1201[79]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[80] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [80]),
        .Q(tmp_116_1_cast_reg_1201[80]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[81] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [81]),
        .Q(tmp_116_1_cast_reg_1201[81]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[82] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [82]),
        .Q(tmp_116_1_cast_reg_1201[82]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[83] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [83]),
        .Q(tmp_116_1_cast_reg_1201[83]),
        .R(1'b0));
  FDRE \tmp_116_1_cast_reg_1201_reg[84] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(\mixer_mul_30s_57njbC_Mul6S_0_U/buff3_reg [84]),
        .Q(tmp_116_1_cast_reg_1201[84]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[53] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [53]),
        .Q(tmp_116_4_cast_reg_1247[53]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[54] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [54]),
        .Q(tmp_116_4_cast_reg_1247[54]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[55] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [55]),
        .Q(tmp_116_4_cast_reg_1247[55]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[56] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [56]),
        .Q(tmp_116_4_cast_reg_1247[56]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[57] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [57]),
        .Q(tmp_116_4_cast_reg_1247[57]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[58] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [58]),
        .Q(tmp_116_4_cast_reg_1247[58]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[59] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [59]),
        .Q(tmp_116_4_cast_reg_1247[59]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[60] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [60]),
        .Q(tmp_116_4_cast_reg_1247[60]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[61] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [61]),
        .Q(tmp_116_4_cast_reg_1247[61]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[62] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [62]),
        .Q(tmp_116_4_cast_reg_1247[62]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[63] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [63]),
        .Q(tmp_116_4_cast_reg_1247[63]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[64] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [64]),
        .Q(tmp_116_4_cast_reg_1247[64]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[65] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [65]),
        .Q(tmp_116_4_cast_reg_1247[65]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[66] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [66]),
        .Q(tmp_116_4_cast_reg_1247[66]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[67] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [67]),
        .Q(tmp_116_4_cast_reg_1247[67]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[68] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [68]),
        .Q(tmp_116_4_cast_reg_1247[68]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[69] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [69]),
        .Q(tmp_116_4_cast_reg_1247[69]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[70] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [70]),
        .Q(tmp_116_4_cast_reg_1247[70]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[71] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [71]),
        .Q(tmp_116_4_cast_reg_1247[71]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[72] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [72]),
        .Q(tmp_116_4_cast_reg_1247[72]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[73] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [73]),
        .Q(tmp_116_4_cast_reg_1247[73]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[74] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [74]),
        .Q(tmp_116_4_cast_reg_1247[74]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[75] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [75]),
        .Q(tmp_116_4_cast_reg_1247[75]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[76] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [76]),
        .Q(tmp_116_4_cast_reg_1247[76]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[77] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [77]),
        .Q(tmp_116_4_cast_reg_1247[77]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[78] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [78]),
        .Q(tmp_116_4_cast_reg_1247[78]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[79] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [79]),
        .Q(tmp_116_4_cast_reg_1247[79]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[80] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [80]),
        .Q(tmp_116_4_cast_reg_1247[80]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[81] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [81]),
        .Q(tmp_116_4_cast_reg_1247[81]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[82] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [82]),
        .Q(tmp_116_4_cast_reg_1247[82]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[83] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [83]),
        .Q(tmp_116_4_cast_reg_1247[83]),
        .R(1'b0));
  FDRE \tmp_116_4_cast_reg_1247_reg[84] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_30s_58skbM_MulnS_6_U/buff4_reg [84]),
        .Q(tmp_116_4_cast_reg_1247[84]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[53] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [53]),
        .Q(tmp_116_5_cast_reg_1252[53]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[54] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [54]),
        .Q(tmp_116_5_cast_reg_1252[54]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[55] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [55]),
        .Q(tmp_116_5_cast_reg_1252[55]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[56] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [56]),
        .Q(tmp_116_5_cast_reg_1252[56]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[57] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [57]),
        .Q(tmp_116_5_cast_reg_1252[57]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[58] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [58]),
        .Q(tmp_116_5_cast_reg_1252[58]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[59] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [59]),
        .Q(tmp_116_5_cast_reg_1252[59]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[60] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [60]),
        .Q(tmp_116_5_cast_reg_1252[60]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[61] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [61]),
        .Q(tmp_116_5_cast_reg_1252[61]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[62] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [62]),
        .Q(tmp_116_5_cast_reg_1252[62]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[63] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [63]),
        .Q(tmp_116_5_cast_reg_1252[63]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[64] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [64]),
        .Q(tmp_116_5_cast_reg_1252[64]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[65] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [65]),
        .Q(tmp_116_5_cast_reg_1252[65]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[66] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [66]),
        .Q(tmp_116_5_cast_reg_1252[66]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[67] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [67]),
        .Q(tmp_116_5_cast_reg_1252[67]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[68] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [68]),
        .Q(tmp_116_5_cast_reg_1252[68]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[69] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [69]),
        .Q(tmp_116_5_cast_reg_1252[69]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[70] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [70]),
        .Q(tmp_116_5_cast_reg_1252[70]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[71] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [71]),
        .Q(tmp_116_5_cast_reg_1252[71]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[72] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [72]),
        .Q(tmp_116_5_cast_reg_1252[72]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[73] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [73]),
        .Q(tmp_116_5_cast_reg_1252[73]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[74] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [74]),
        .Q(tmp_116_5_cast_reg_1252[74]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[75] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [75]),
        .Q(tmp_116_5_cast_reg_1252[75]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[76] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [76]),
        .Q(tmp_116_5_cast_reg_1252[76]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[77] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [77]),
        .Q(tmp_116_5_cast_reg_1252[77]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[78] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [78]),
        .Q(tmp_116_5_cast_reg_1252[78]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[79] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [79]),
        .Q(tmp_116_5_cast_reg_1252[79]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[80] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [80]),
        .Q(tmp_116_5_cast_reg_1252[80]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[81] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [81]),
        .Q(tmp_116_5_cast_reg_1252[81]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[82] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [82]),
        .Q(tmp_116_5_cast_reg_1252[82]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[83] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [83]),
        .Q(tmp_116_5_cast_reg_1252[83]),
        .R(1'b0));
  FDRE \tmp_116_5_cast_reg_1252_reg[84] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg_3 [84]),
        .Q(tmp_116_5_cast_reg_1252[84]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[11]_i_2 
       (.I0(tmp_37_reg_1161[11]),
        .O(\tmp_12_reg_1171[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[11]_i_3 
       (.I0(tmp_37_reg_1161[10]),
        .O(\tmp_12_reg_1171[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[11]_i_4 
       (.I0(tmp_37_reg_1161[9]),
        .O(\tmp_12_reg_1171[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[11]_i_5 
       (.I0(tmp_37_reg_1161[8]),
        .O(\tmp_12_reg_1171[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[15]_i_2 
       (.I0(tmp_37_reg_1161[15]),
        .O(\tmp_12_reg_1171[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[15]_i_3 
       (.I0(tmp_37_reg_1161[14]),
        .O(\tmp_12_reg_1171[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[15]_i_4 
       (.I0(tmp_37_reg_1161[13]),
        .O(\tmp_12_reg_1171[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[15]_i_5 
       (.I0(tmp_37_reg_1161[12]),
        .O(\tmp_12_reg_1171[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[19]_i_2 
       (.I0(tmp_37_reg_1161[19]),
        .O(\tmp_12_reg_1171[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[19]_i_3 
       (.I0(tmp_37_reg_1161[18]),
        .O(\tmp_12_reg_1171[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[19]_i_4 
       (.I0(tmp_37_reg_1161[17]),
        .O(\tmp_12_reg_1171[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[19]_i_5 
       (.I0(tmp_37_reg_1161[16]),
        .O(\tmp_12_reg_1171[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[23]_i_2 
       (.I0(tmp_37_reg_1161[23]),
        .O(\tmp_12_reg_1171[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[23]_i_3 
       (.I0(tmp_37_reg_1161[22]),
        .O(\tmp_12_reg_1171[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[23]_i_4 
       (.I0(tmp_37_reg_1161[21]),
        .O(\tmp_12_reg_1171[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[23]_i_5 
       (.I0(tmp_37_reg_1161[20]),
        .O(\tmp_12_reg_1171[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[27]_i_2 
       (.I0(tmp_37_reg_1161[27]),
        .O(\tmp_12_reg_1171[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[27]_i_3 
       (.I0(tmp_37_reg_1161[26]),
        .O(\tmp_12_reg_1171[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[27]_i_4 
       (.I0(tmp_37_reg_1161[25]),
        .O(\tmp_12_reg_1171[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[27]_i_5 
       (.I0(tmp_37_reg_1161[24]),
        .O(\tmp_12_reg_1171[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[31]_i_2 
       (.I0(tmp_37_reg_1161[31]),
        .O(\tmp_12_reg_1171[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[31]_i_3 
       (.I0(tmp_37_reg_1161[30]),
        .O(\tmp_12_reg_1171[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[31]_i_4 
       (.I0(tmp_37_reg_1161[29]),
        .O(\tmp_12_reg_1171[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[31]_i_5 
       (.I0(tmp_37_reg_1161[28]),
        .O(\tmp_12_reg_1171[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[35]_i_2 
       (.I0(tmp_37_reg_1161[35]),
        .O(\tmp_12_reg_1171[35]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[35]_i_3 
       (.I0(tmp_37_reg_1161[34]),
        .O(\tmp_12_reg_1171[35]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[35]_i_4 
       (.I0(tmp_37_reg_1161[33]),
        .O(\tmp_12_reg_1171[35]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[35]_i_5 
       (.I0(tmp_37_reg_1161[32]),
        .O(\tmp_12_reg_1171[35]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[39]_i_2 
       (.I0(tmp_37_reg_1161[39]),
        .O(\tmp_12_reg_1171[39]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[39]_i_3 
       (.I0(tmp_37_reg_1161[38]),
        .O(\tmp_12_reg_1171[39]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[39]_i_4 
       (.I0(tmp_37_reg_1161[37]),
        .O(\tmp_12_reg_1171[39]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[39]_i_5 
       (.I0(tmp_37_reg_1161[36]),
        .O(\tmp_12_reg_1171[39]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[3]_i_2 
       (.I0(tmp_37_reg_1161[3]),
        .O(\tmp_12_reg_1171[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[3]_i_3 
       (.I0(tmp_37_reg_1161[2]),
        .O(\tmp_12_reg_1171[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[3]_i_4 
       (.I0(tmp_37_reg_1161[1]),
        .O(\tmp_12_reg_1171[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[43]_i_2 
       (.I0(tmp_37_reg_1161[43]),
        .O(\tmp_12_reg_1171[43]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[43]_i_3 
       (.I0(tmp_37_reg_1161[42]),
        .O(\tmp_12_reg_1171[43]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[43]_i_4 
       (.I0(tmp_37_reg_1161[41]),
        .O(\tmp_12_reg_1171[43]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[43]_i_5 
       (.I0(tmp_37_reg_1161[40]),
        .O(\tmp_12_reg_1171[43]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[47]_i_2 
       (.I0(tmp_37_reg_1161[47]),
        .O(\tmp_12_reg_1171[47]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[47]_i_3 
       (.I0(tmp_37_reg_1161[46]),
        .O(\tmp_12_reg_1171[47]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[47]_i_4 
       (.I0(tmp_37_reg_1161[45]),
        .O(\tmp_12_reg_1171[47]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[47]_i_5 
       (.I0(tmp_37_reg_1161[44]),
        .O(\tmp_12_reg_1171[47]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[51]_i_2 
       (.I0(tmp_37_reg_1161[51]),
        .O(\tmp_12_reg_1171[51]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[51]_i_3 
       (.I0(tmp_37_reg_1161[50]),
        .O(\tmp_12_reg_1171[51]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[51]_i_4 
       (.I0(tmp_37_reg_1161[49]),
        .O(\tmp_12_reg_1171[51]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[51]_i_5 
       (.I0(tmp_37_reg_1161[48]),
        .O(\tmp_12_reg_1171[51]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[55]_i_2 
       (.I0(tmp_37_reg_1161[55]),
        .O(\tmp_12_reg_1171[55]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[55]_i_3 
       (.I0(tmp_37_reg_1161[54]),
        .O(\tmp_12_reg_1171[55]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[55]_i_4 
       (.I0(tmp_37_reg_1161[53]),
        .O(\tmp_12_reg_1171[55]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[55]_i_5 
       (.I0(tmp_37_reg_1161[52]),
        .O(\tmp_12_reg_1171[55]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[57]_i_2 
       (.I0(tmp_37_reg_1161[56]),
        .O(\tmp_12_reg_1171[57]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[7]_i_2 
       (.I0(tmp_37_reg_1161[7]),
        .O(\tmp_12_reg_1171[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[7]_i_3 
       (.I0(tmp_37_reg_1161[6]),
        .O(\tmp_12_reg_1171[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[7]_i_4 
       (.I0(tmp_37_reg_1161[5]),
        .O(\tmp_12_reg_1171[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1171[7]_i_5 
       (.I0(tmp_37_reg_1161[4]),
        .O(\tmp_12_reg_1171[7]_i_5_n_0 ));
  FDRE \tmp_12_reg_1171_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[0]),
        .Q(tmp_12_reg_1171[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[10]),
        .Q(tmp_12_reg_1171[10]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[11]),
        .Q(tmp_12_reg_1171[11]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[11]_i_1 
       (.CI(\tmp_12_reg_1171_reg[7]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[11]_i_1_n_0 ,\tmp_12_reg_1171_reg[11]_i_1_n_1 ,\tmp_12_reg_1171_reg[11]_i_1_n_2 ,\tmp_12_reg_1171_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[11:8]),
        .S({\tmp_12_reg_1171[11]_i_2_n_0 ,\tmp_12_reg_1171[11]_i_3_n_0 ,\tmp_12_reg_1171[11]_i_4_n_0 ,\tmp_12_reg_1171[11]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[12]),
        .Q(tmp_12_reg_1171[12]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[13]),
        .Q(tmp_12_reg_1171[13]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[14]),
        .Q(tmp_12_reg_1171[14]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[15]),
        .Q(tmp_12_reg_1171[15]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[15]_i_1 
       (.CI(\tmp_12_reg_1171_reg[11]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[15]_i_1_n_0 ,\tmp_12_reg_1171_reg[15]_i_1_n_1 ,\tmp_12_reg_1171_reg[15]_i_1_n_2 ,\tmp_12_reg_1171_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[15:12]),
        .S({\tmp_12_reg_1171[15]_i_2_n_0 ,\tmp_12_reg_1171[15]_i_3_n_0 ,\tmp_12_reg_1171[15]_i_4_n_0 ,\tmp_12_reg_1171[15]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[16]),
        .Q(tmp_12_reg_1171[16]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[17]),
        .Q(tmp_12_reg_1171[17]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[18]),
        .Q(tmp_12_reg_1171[18]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[19]),
        .Q(tmp_12_reg_1171[19]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[19]_i_1 
       (.CI(\tmp_12_reg_1171_reg[15]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[19]_i_1_n_0 ,\tmp_12_reg_1171_reg[19]_i_1_n_1 ,\tmp_12_reg_1171_reg[19]_i_1_n_2 ,\tmp_12_reg_1171_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[19:16]),
        .S({\tmp_12_reg_1171[19]_i_2_n_0 ,\tmp_12_reg_1171[19]_i_3_n_0 ,\tmp_12_reg_1171[19]_i_4_n_0 ,\tmp_12_reg_1171[19]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[1]),
        .Q(tmp_12_reg_1171[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[20]),
        .Q(tmp_12_reg_1171[20]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[21]),
        .Q(tmp_12_reg_1171[21]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[22]),
        .Q(tmp_12_reg_1171[22]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[23]),
        .Q(tmp_12_reg_1171[23]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[23]_i_1 
       (.CI(\tmp_12_reg_1171_reg[19]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[23]_i_1_n_0 ,\tmp_12_reg_1171_reg[23]_i_1_n_1 ,\tmp_12_reg_1171_reg[23]_i_1_n_2 ,\tmp_12_reg_1171_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[23:20]),
        .S({\tmp_12_reg_1171[23]_i_2_n_0 ,\tmp_12_reg_1171[23]_i_3_n_0 ,\tmp_12_reg_1171[23]_i_4_n_0 ,\tmp_12_reg_1171[23]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[24]),
        .Q(tmp_12_reg_1171[24]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[25]),
        .Q(tmp_12_reg_1171[25]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[26]),
        .Q(tmp_12_reg_1171[26]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[27]),
        .Q(tmp_12_reg_1171[27]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[27]_i_1 
       (.CI(\tmp_12_reg_1171_reg[23]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[27]_i_1_n_0 ,\tmp_12_reg_1171_reg[27]_i_1_n_1 ,\tmp_12_reg_1171_reg[27]_i_1_n_2 ,\tmp_12_reg_1171_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[27:24]),
        .S({\tmp_12_reg_1171[27]_i_2_n_0 ,\tmp_12_reg_1171[27]_i_3_n_0 ,\tmp_12_reg_1171[27]_i_4_n_0 ,\tmp_12_reg_1171[27]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[28]),
        .Q(tmp_12_reg_1171[28]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[29]),
        .Q(tmp_12_reg_1171[29]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[2]),
        .Q(tmp_12_reg_1171[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[30]),
        .Q(tmp_12_reg_1171[30]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[31]),
        .Q(tmp_12_reg_1171[31]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[31]_i_1 
       (.CI(\tmp_12_reg_1171_reg[27]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[31]_i_1_n_0 ,\tmp_12_reg_1171_reg[31]_i_1_n_1 ,\tmp_12_reg_1171_reg[31]_i_1_n_2 ,\tmp_12_reg_1171_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[31:28]),
        .S({\tmp_12_reg_1171[31]_i_2_n_0 ,\tmp_12_reg_1171[31]_i_3_n_0 ,\tmp_12_reg_1171[31]_i_4_n_0 ,\tmp_12_reg_1171[31]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[32]),
        .Q(tmp_12_reg_1171[32]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[33]),
        .Q(tmp_12_reg_1171[33]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[34]),
        .Q(tmp_12_reg_1171[34]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[35]),
        .Q(tmp_12_reg_1171[35]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[35]_i_1 
       (.CI(\tmp_12_reg_1171_reg[31]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[35]_i_1_n_0 ,\tmp_12_reg_1171_reg[35]_i_1_n_1 ,\tmp_12_reg_1171_reg[35]_i_1_n_2 ,\tmp_12_reg_1171_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[35:32]),
        .S({\tmp_12_reg_1171[35]_i_2_n_0 ,\tmp_12_reg_1171[35]_i_3_n_0 ,\tmp_12_reg_1171[35]_i_4_n_0 ,\tmp_12_reg_1171[35]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[36]),
        .Q(tmp_12_reg_1171[36]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[37]),
        .Q(tmp_12_reg_1171[37]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[38]),
        .Q(tmp_12_reg_1171[38]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[39]),
        .Q(tmp_12_reg_1171[39]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[39]_i_1 
       (.CI(\tmp_12_reg_1171_reg[35]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[39]_i_1_n_0 ,\tmp_12_reg_1171_reg[39]_i_1_n_1 ,\tmp_12_reg_1171_reg[39]_i_1_n_2 ,\tmp_12_reg_1171_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[39:36]),
        .S({\tmp_12_reg_1171[39]_i_2_n_0 ,\tmp_12_reg_1171[39]_i_3_n_0 ,\tmp_12_reg_1171[39]_i_4_n_0 ,\tmp_12_reg_1171[39]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[3]),
        .Q(tmp_12_reg_1171[3]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_12_reg_1171_reg[3]_i_1_n_0 ,\tmp_12_reg_1171_reg[3]_i_1_n_1 ,\tmp_12_reg_1171_reg[3]_i_1_n_2 ,\tmp_12_reg_1171_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(tmp_12_fu_715_p2[3:0]),
        .S({\tmp_12_reg_1171[3]_i_2_n_0 ,\tmp_12_reg_1171[3]_i_3_n_0 ,\tmp_12_reg_1171[3]_i_4_n_0 ,tmp_37_reg_1161[0]}));
  FDRE \tmp_12_reg_1171_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[40]),
        .Q(tmp_12_reg_1171[40]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[41]),
        .Q(tmp_12_reg_1171[41]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[42]),
        .Q(tmp_12_reg_1171[42]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[43]),
        .Q(tmp_12_reg_1171[43]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[43]_i_1 
       (.CI(\tmp_12_reg_1171_reg[39]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[43]_i_1_n_0 ,\tmp_12_reg_1171_reg[43]_i_1_n_1 ,\tmp_12_reg_1171_reg[43]_i_1_n_2 ,\tmp_12_reg_1171_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[43:40]),
        .S({\tmp_12_reg_1171[43]_i_2_n_0 ,\tmp_12_reg_1171[43]_i_3_n_0 ,\tmp_12_reg_1171[43]_i_4_n_0 ,\tmp_12_reg_1171[43]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[44]),
        .Q(tmp_12_reg_1171[44]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[45]),
        .Q(tmp_12_reg_1171[45]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[46]),
        .Q(tmp_12_reg_1171[46]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[47]),
        .Q(tmp_12_reg_1171[47]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[47]_i_1 
       (.CI(\tmp_12_reg_1171_reg[43]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[47]_i_1_n_0 ,\tmp_12_reg_1171_reg[47]_i_1_n_1 ,\tmp_12_reg_1171_reg[47]_i_1_n_2 ,\tmp_12_reg_1171_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[47:44]),
        .S({\tmp_12_reg_1171[47]_i_2_n_0 ,\tmp_12_reg_1171[47]_i_3_n_0 ,\tmp_12_reg_1171[47]_i_4_n_0 ,\tmp_12_reg_1171[47]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[48]),
        .Q(tmp_12_reg_1171[48]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[49]),
        .Q(tmp_12_reg_1171[49]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[4]),
        .Q(tmp_12_reg_1171[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[50]),
        .Q(tmp_12_reg_1171[50]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[51]),
        .Q(tmp_12_reg_1171[51]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[51]_i_1 
       (.CI(\tmp_12_reg_1171_reg[47]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[51]_i_1_n_0 ,\tmp_12_reg_1171_reg[51]_i_1_n_1 ,\tmp_12_reg_1171_reg[51]_i_1_n_2 ,\tmp_12_reg_1171_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[51:48]),
        .S({\tmp_12_reg_1171[51]_i_2_n_0 ,\tmp_12_reg_1171[51]_i_3_n_0 ,\tmp_12_reg_1171[51]_i_4_n_0 ,\tmp_12_reg_1171[51]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[52]),
        .Q(tmp_12_reg_1171[52]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[53]),
        .Q(tmp_12_reg_1171[53]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[54]),
        .Q(tmp_12_reg_1171[54]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[55]),
        .Q(tmp_12_reg_1171[55]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[55]_i_1 
       (.CI(\tmp_12_reg_1171_reg[51]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[55]_i_1_n_0 ,\tmp_12_reg_1171_reg[55]_i_1_n_1 ,\tmp_12_reg_1171_reg[55]_i_1_n_2 ,\tmp_12_reg_1171_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[55:52]),
        .S({\tmp_12_reg_1171[55]_i_2_n_0 ,\tmp_12_reg_1171[55]_i_3_n_0 ,\tmp_12_reg_1171[55]_i_4_n_0 ,\tmp_12_reg_1171[55]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[56]),
        .Q(tmp_12_reg_1171[56]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[57]),
        .Q(tmp_12_reg_1171[57]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[57]_i_1 
       (.CI(\tmp_12_reg_1171_reg[55]_i_1_n_0 ),
        .CO({\NLW_tmp_12_reg_1171_reg[57]_i_1_CO_UNCONNECTED [3:1],\tmp_12_reg_1171_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_12_reg_1171_reg[57]_i_1_O_UNCONNECTED [3:2],tmp_12_fu_715_p2[57:56]}),
        .S({1'b0,1'b0,1'b1,\tmp_12_reg_1171[57]_i_2_n_0 }));
  FDRE \tmp_12_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[5]),
        .Q(tmp_12_reg_1171[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[6]),
        .Q(tmp_12_reg_1171[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[7]),
        .Q(tmp_12_reg_1171[7]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1171_reg[7]_i_1 
       (.CI(\tmp_12_reg_1171_reg[3]_i_1_n_0 ),
        .CO({\tmp_12_reg_1171_reg[7]_i_1_n_0 ,\tmp_12_reg_1171_reg[7]_i_1_n_1 ,\tmp_12_reg_1171_reg[7]_i_1_n_2 ,\tmp_12_reg_1171_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_715_p2[7:4]),
        .S({\tmp_12_reg_1171[7]_i_2_n_0 ,\tmp_12_reg_1171[7]_i_3_n_0 ,\tmp_12_reg_1171[7]_i_4_n_0 ,\tmp_12_reg_1171[7]_i_5_n_0 }));
  FDRE \tmp_12_reg_1171_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[8]),
        .Q(tmp_12_reg_1171[8]),
        .R(1'b0));
  FDRE \tmp_12_reg_1171_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_715_p2[9]),
        .Q(tmp_12_reg_1171[9]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[53]),
        .Q(tmp_13_1_reg_1232[0]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[63]),
        .Q(tmp_13_1_reg_1232[10]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[64]),
        .Q(tmp_13_1_reg_1232[11]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[65]),
        .Q(tmp_13_1_reg_1232[12]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[66]),
        .Q(tmp_13_1_reg_1232[13]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[67]),
        .Q(tmp_13_1_reg_1232[14]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[68]),
        .Q(tmp_13_1_reg_1232[15]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[69]),
        .Q(tmp_13_1_reg_1232[16]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[70]),
        .Q(tmp_13_1_reg_1232[17]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[71]),
        .Q(tmp_13_1_reg_1232[18]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[72]),
        .Q(tmp_13_1_reg_1232[19]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[54]),
        .Q(tmp_13_1_reg_1232[1]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[73]),
        .Q(tmp_13_1_reg_1232[20]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[74]),
        .Q(tmp_13_1_reg_1232[21]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[75]),
        .Q(tmp_13_1_reg_1232[22]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[76]),
        .Q(tmp_13_1_reg_1232[23]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[77]),
        .Q(tmp_13_1_reg_1232[24]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[78]),
        .Q(tmp_13_1_reg_1232[25]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[79]),
        .Q(tmp_13_1_reg_1232[26]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[80]),
        .Q(tmp_13_1_reg_1232[27]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[28] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[81]),
        .Q(tmp_13_1_reg_1232[28]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[29] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[82]),
        .Q(tmp_13_1_reg_1232[29]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[55]),
        .Q(tmp_13_1_reg_1232[2]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[30] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[83]),
        .Q(tmp_13_1_reg_1232[30]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[31] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[84]),
        .Q(tmp_13_1_reg_1232[31]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[56]),
        .Q(tmp_13_1_reg_1232[3]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[57]),
        .Q(tmp_13_1_reg_1232[4]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[58]),
        .Q(tmp_13_1_reg_1232[5]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[59]),
        .Q(tmp_13_1_reg_1232[6]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[60]),
        .Q(tmp_13_1_reg_1232[7]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[61]),
        .Q(tmp_13_1_reg_1232[8]),
        .R(1'b0));
  FDRE \tmp_13_1_reg_1232_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_765_p2[62]),
        .Q(tmp_13_1_reg_1232[9]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[53]),
        .Q(tmp_13_2_reg_1257[0]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[63]),
        .Q(tmp_13_2_reg_1257[10]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[64]),
        .Q(tmp_13_2_reg_1257[11]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[65]),
        .Q(tmp_13_2_reg_1257[12]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[66]),
        .Q(tmp_13_2_reg_1257[13]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[67]),
        .Q(tmp_13_2_reg_1257[14]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[68]),
        .Q(tmp_13_2_reg_1257[15]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[69]),
        .Q(tmp_13_2_reg_1257[16]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[70]),
        .Q(tmp_13_2_reg_1257[17]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[71]),
        .Q(tmp_13_2_reg_1257[18]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[72]),
        .Q(tmp_13_2_reg_1257[19]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[54]),
        .Q(tmp_13_2_reg_1257[1]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[73]),
        .Q(tmp_13_2_reg_1257[20]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[74]),
        .Q(tmp_13_2_reg_1257[21]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[75]),
        .Q(tmp_13_2_reg_1257[22]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[76]),
        .Q(tmp_13_2_reg_1257[23]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[77]),
        .Q(tmp_13_2_reg_1257[24]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[78]),
        .Q(tmp_13_2_reg_1257[25]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[79]),
        .Q(tmp_13_2_reg_1257[26]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[80]),
        .Q(tmp_13_2_reg_1257[27]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[81]),
        .Q(tmp_13_2_reg_1257[28]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[82]),
        .Q(tmp_13_2_reg_1257[29]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[55]),
        .Q(tmp_13_2_reg_1257[2]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[83]),
        .Q(tmp_13_2_reg_1257[30]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[84]),
        .Q(tmp_13_2_reg_1257[31]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[56]),
        .Q(tmp_13_2_reg_1257[3]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[57]),
        .Q(tmp_13_2_reg_1257[4]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[58]),
        .Q(tmp_13_2_reg_1257[5]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[59]),
        .Q(tmp_13_2_reg_1257[6]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[60]),
        .Q(tmp_13_2_reg_1257[7]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[61]),
        .Q(tmp_13_2_reg_1257[8]),
        .R(1'b0));
  FDRE \tmp_13_2_reg_1257_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_797_p2[62]),
        .Q(tmp_13_2_reg_1257[9]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[53]),
        .Q(tmp_13_3_reg_1262[0]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[63]),
        .Q(tmp_13_3_reg_1262[10]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[64]),
        .Q(tmp_13_3_reg_1262[11]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[65]),
        .Q(tmp_13_3_reg_1262[12]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[66]),
        .Q(tmp_13_3_reg_1262[13]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[67]),
        .Q(tmp_13_3_reg_1262[14]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[68]),
        .Q(tmp_13_3_reg_1262[15]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[69]),
        .Q(tmp_13_3_reg_1262[16]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[70]),
        .Q(tmp_13_3_reg_1262[17]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[71]),
        .Q(tmp_13_3_reg_1262[18]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[72]),
        .Q(tmp_13_3_reg_1262[19]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[54]),
        .Q(tmp_13_3_reg_1262[1]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[73]),
        .Q(tmp_13_3_reg_1262[20]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[74]),
        .Q(tmp_13_3_reg_1262[21]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[75]),
        .Q(tmp_13_3_reg_1262[22]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[76]),
        .Q(tmp_13_3_reg_1262[23]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[77]),
        .Q(tmp_13_3_reg_1262[24]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[78]),
        .Q(tmp_13_3_reg_1262[25]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[79]),
        .Q(tmp_13_3_reg_1262[26]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[80]),
        .Q(tmp_13_3_reg_1262[27]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[81]),
        .Q(tmp_13_3_reg_1262[28]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[82]),
        .Q(tmp_13_3_reg_1262[29]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[55]),
        .Q(tmp_13_3_reg_1262[2]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[83]),
        .Q(tmp_13_3_reg_1262[30]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[84]),
        .Q(tmp_13_3_reg_1262[31]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[56]),
        .Q(tmp_13_3_reg_1262[3]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[57]),
        .Q(tmp_13_3_reg_1262[4]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[58]),
        .Q(tmp_13_3_reg_1262[5]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[59]),
        .Q(tmp_13_3_reg_1262[6]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[60]),
        .Q(tmp_13_3_reg_1262[7]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[61]),
        .Q(tmp_13_3_reg_1262[8]),
        .R(1'b0));
  FDRE \tmp_13_3_reg_1262_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_801_p2[62]),
        .Q(tmp_13_3_reg_1262[9]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[53]),
        .Q(tmp_13_4_reg_1267[0]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[63]),
        .Q(tmp_13_4_reg_1267[10]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[64]),
        .Q(tmp_13_4_reg_1267[11]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[65]),
        .Q(tmp_13_4_reg_1267[12]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[66]),
        .Q(tmp_13_4_reg_1267[13]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[67]),
        .Q(tmp_13_4_reg_1267[14]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[68]),
        .Q(tmp_13_4_reg_1267[15]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[69]),
        .Q(tmp_13_4_reg_1267[16]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[70]),
        .Q(tmp_13_4_reg_1267[17]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[71]),
        .Q(tmp_13_4_reg_1267[18]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[72]),
        .Q(tmp_13_4_reg_1267[19]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[54]),
        .Q(tmp_13_4_reg_1267[1]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[73]),
        .Q(tmp_13_4_reg_1267[20]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[74]),
        .Q(tmp_13_4_reg_1267[21]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[75]),
        .Q(tmp_13_4_reg_1267[22]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[76]),
        .Q(tmp_13_4_reg_1267[23]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[77]),
        .Q(tmp_13_4_reg_1267[24]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[78]),
        .Q(tmp_13_4_reg_1267[25]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[79]),
        .Q(tmp_13_4_reg_1267[26]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[80]),
        .Q(tmp_13_4_reg_1267[27]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[81]),
        .Q(tmp_13_4_reg_1267[28]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[82]),
        .Q(tmp_13_4_reg_1267[29]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[55]),
        .Q(tmp_13_4_reg_1267[2]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[83]),
        .Q(tmp_13_4_reg_1267[30]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[84]),
        .Q(tmp_13_4_reg_1267[31]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[56]),
        .Q(tmp_13_4_reg_1267[3]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[57]),
        .Q(tmp_13_4_reg_1267[4]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[58]),
        .Q(tmp_13_4_reg_1267[5]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[59]),
        .Q(tmp_13_4_reg_1267[6]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[60]),
        .Q(tmp_13_4_reg_1267[7]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[61]),
        .Q(tmp_13_4_reg_1267[8]),
        .R(1'b0));
  FDRE \tmp_13_4_reg_1267_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(grp_fu_805_p2[62]),
        .Q(tmp_13_4_reg_1267[9]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[53]),
        .Q(tmp_13_5_reg_1272[0]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[63]),
        .Q(tmp_13_5_reg_1272[10]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[64]),
        .Q(tmp_13_5_reg_1272[11]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[65]),
        .Q(tmp_13_5_reg_1272[12]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[66]),
        .Q(tmp_13_5_reg_1272[13]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[67]),
        .Q(tmp_13_5_reg_1272[14]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[68]),
        .Q(tmp_13_5_reg_1272[15]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[69]),
        .Q(tmp_13_5_reg_1272[16]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[70]),
        .Q(tmp_13_5_reg_1272[17]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[71]),
        .Q(tmp_13_5_reg_1272[18]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[72]),
        .Q(tmp_13_5_reg_1272[19]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[54]),
        .Q(tmp_13_5_reg_1272[1]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[73]),
        .Q(tmp_13_5_reg_1272[20]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[74]),
        .Q(tmp_13_5_reg_1272[21]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[75]),
        .Q(tmp_13_5_reg_1272[22]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[76]),
        .Q(tmp_13_5_reg_1272[23]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[77]),
        .Q(tmp_13_5_reg_1272[24]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[78]),
        .Q(tmp_13_5_reg_1272[25]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[79]),
        .Q(tmp_13_5_reg_1272[26]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[80]),
        .Q(tmp_13_5_reg_1272[27]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[81]),
        .Q(tmp_13_5_reg_1272[28]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[82]),
        .Q(tmp_13_5_reg_1272[29]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[55]),
        .Q(tmp_13_5_reg_1272[2]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[83]),
        .Q(tmp_13_5_reg_1272[30]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[84]),
        .Q(tmp_13_5_reg_1272[31]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[56]),
        .Q(tmp_13_5_reg_1272[3]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[57]),
        .Q(tmp_13_5_reg_1272[4]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[58]),
        .Q(tmp_13_5_reg_1272[5]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[59]),
        .Q(tmp_13_5_reg_1272[6]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[60]),
        .Q(tmp_13_5_reg_1272[7]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[61]),
        .Q(tmp_13_5_reg_1272[8]),
        .R(1'b0));
  FDRE \tmp_13_5_reg_1272_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(grp_fu_839_p2[62]),
        .Q(tmp_13_5_reg_1272[9]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [53]),
        .Q(tmp_15_cast_reg_1196[53]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [54]),
        .Q(tmp_15_cast_reg_1196[54]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [55]),
        .Q(tmp_15_cast_reg_1196[55]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [56]),
        .Q(tmp_15_cast_reg_1196[56]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [57]),
        .Q(tmp_15_cast_reg_1196[57]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[58] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [58]),
        .Q(tmp_15_cast_reg_1196[58]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[59] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [59]),
        .Q(tmp_15_cast_reg_1196[59]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[60] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [60]),
        .Q(tmp_15_cast_reg_1196[60]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[61] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [61]),
        .Q(tmp_15_cast_reg_1196[61]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[62] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [62]),
        .Q(tmp_15_cast_reg_1196[62]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[63] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [63]),
        .Q(tmp_15_cast_reg_1196[63]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[64] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [64]),
        .Q(tmp_15_cast_reg_1196[64]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[65] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [65]),
        .Q(tmp_15_cast_reg_1196[65]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[66] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [66]),
        .Q(tmp_15_cast_reg_1196[66]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[67] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [67]),
        .Q(tmp_15_cast_reg_1196[67]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[68] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [68]),
        .Q(tmp_15_cast_reg_1196[68]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[69] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [69]),
        .Q(tmp_15_cast_reg_1196[69]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[70] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [70]),
        .Q(tmp_15_cast_reg_1196[70]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[71] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [71]),
        .Q(tmp_15_cast_reg_1196[71]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[72] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [72]),
        .Q(tmp_15_cast_reg_1196[72]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[73] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [73]),
        .Q(tmp_15_cast_reg_1196[73]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[74] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [74]),
        .Q(tmp_15_cast_reg_1196[74]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[75] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [75]),
        .Q(tmp_15_cast_reg_1196[75]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[76] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [76]),
        .Q(tmp_15_cast_reg_1196[76]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[77] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [77]),
        .Q(tmp_15_cast_reg_1196[77]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[78] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [78]),
        .Q(tmp_15_cast_reg_1196[78]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[79] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [79]),
        .Q(tmp_15_cast_reg_1196[79]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[80] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [80]),
        .Q(tmp_15_cast_reg_1196[80]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[81] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [81]),
        .Q(tmp_15_cast_reg_1196[81]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[82] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [82]),
        .Q(tmp_15_cast_reg_1196[82]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[83] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [83]),
        .Q(tmp_15_cast_reg_1196[83]),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1196_reg[84] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(\mixer_mul_30s_59sibs_MulnS_5_U/buff4_reg [84]),
        .Q(tmp_15_cast_reg_1196[84]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[0]_i_1 
       (.I0(neg_ti_reg_1121[0]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[0]),
        .O(tmp_15_fu_679_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[10]_i_1 
       (.I0(neg_ti_reg_1121[10]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[10]),
        .O(tmp_15_fu_679_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[11]_i_1 
       (.I0(neg_ti_reg_1121[11]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[11]),
        .O(tmp_15_fu_679_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[12]_i_1 
       (.I0(neg_ti_reg_1121[12]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[12]),
        .O(tmp_15_fu_679_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[13]_i_1 
       (.I0(neg_ti_reg_1121[13]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[13]),
        .O(tmp_15_fu_679_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[14]_i_1 
       (.I0(neg_ti_reg_1121[14]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[14]),
        .O(tmp_15_fu_679_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[15]_i_1 
       (.I0(neg_ti_reg_1121[15]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[15]),
        .O(tmp_15_fu_679_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[16]_i_1 
       (.I0(neg_ti_reg_1121[16]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[16]),
        .O(tmp_15_fu_679_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[17]_i_1 
       (.I0(neg_ti_reg_1121[17]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[17]),
        .O(tmp_15_fu_679_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[18]_i_1 
       (.I0(neg_ti_reg_1121[18]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[18]),
        .O(tmp_15_fu_679_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[19]_i_1 
       (.I0(neg_ti_reg_1121[19]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[19]),
        .O(tmp_15_fu_679_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[1]_i_1 
       (.I0(neg_ti_reg_1121[1]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[1]),
        .O(tmp_15_fu_679_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[20]_i_1 
       (.I0(neg_ti_reg_1121[20]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[20]),
        .O(tmp_15_fu_679_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[21]_i_1 
       (.I0(neg_ti_reg_1121[21]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[21]),
        .O(tmp_15_fu_679_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[22]_i_1 
       (.I0(neg_ti_reg_1121[22]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[22]),
        .O(tmp_15_fu_679_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[23]_i_1 
       (.I0(neg_ti_reg_1121[23]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[23]),
        .O(tmp_15_fu_679_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[24]_i_1 
       (.I0(neg_ti_reg_1121[24]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[24]),
        .O(tmp_15_fu_679_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[25]_i_1 
       (.I0(neg_ti_reg_1121[25]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[25]),
        .O(tmp_15_fu_679_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[26]_i_1 
       (.I0(neg_ti_reg_1121[26]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[26]),
        .O(tmp_15_fu_679_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[27]_i_1 
       (.I0(neg_ti_reg_1121[27]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[27]),
        .O(tmp_15_fu_679_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[28]_i_1 
       (.I0(neg_ti_reg_1121[28]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[28]),
        .O(tmp_15_fu_679_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[29]_i_1 
       (.I0(neg_ti_reg_1121[29]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[29]),
        .O(tmp_15_fu_679_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[2]_i_1 
       (.I0(neg_ti_reg_1121[2]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[2]),
        .O(tmp_15_fu_679_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[30]_i_1 
       (.I0(neg_ti_reg_1121[30]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[30]),
        .O(tmp_15_fu_679_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[31]_i_1 
       (.I0(neg_ti_reg_1121[31]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[31]),
        .O(tmp_15_fu_679_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[32]_i_1 
       (.I0(neg_ti_reg_1121[32]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[32]),
        .O(tmp_15_fu_679_p3[32]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[33]_i_1 
       (.I0(neg_ti_reg_1121[33]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[33]),
        .O(tmp_15_fu_679_p3[33]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[34]_i_1 
       (.I0(neg_ti_reg_1121[34]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[34]),
        .O(tmp_15_fu_679_p3[34]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[35]_i_1 
       (.I0(neg_ti_reg_1121[35]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[35]),
        .O(tmp_15_fu_679_p3[35]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[36]_i_1 
       (.I0(neg_ti_reg_1121[36]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[36]),
        .O(tmp_15_fu_679_p3[36]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[37]_i_1 
       (.I0(neg_ti_reg_1121[37]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[37]),
        .O(tmp_15_fu_679_p3[37]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[38]_i_1 
       (.I0(neg_ti_reg_1121[38]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[38]),
        .O(tmp_15_fu_679_p3[38]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[39]_i_1 
       (.I0(neg_ti_reg_1121[39]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[39]),
        .O(tmp_15_fu_679_p3[39]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[3]_i_1 
       (.I0(neg_ti_reg_1121[3]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[3]),
        .O(tmp_15_fu_679_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[40]_i_1 
       (.I0(neg_ti_reg_1121[40]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[40]),
        .O(tmp_15_fu_679_p3[40]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[41]_i_1 
       (.I0(neg_ti_reg_1121[41]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[41]),
        .O(tmp_15_fu_679_p3[41]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[42]_i_1 
       (.I0(neg_ti_reg_1121[42]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[42]),
        .O(tmp_15_fu_679_p3[42]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[43]_i_1 
       (.I0(neg_ti_reg_1121[43]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[43]),
        .O(tmp_15_fu_679_p3[43]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[44]_i_1 
       (.I0(neg_ti_reg_1121[44]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[44]),
        .O(tmp_15_fu_679_p3[44]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[45]_i_1 
       (.I0(neg_ti_reg_1121[45]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[45]),
        .O(tmp_15_fu_679_p3[45]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[46]_i_1 
       (.I0(neg_ti_reg_1121[46]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[46]),
        .O(tmp_15_fu_679_p3[46]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[47]_i_1 
       (.I0(neg_ti_reg_1121[47]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[47]),
        .O(tmp_15_fu_679_p3[47]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[48]_i_1 
       (.I0(neg_ti_reg_1121[48]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[48]),
        .O(tmp_15_fu_679_p3[48]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[49]_i_1 
       (.I0(neg_ti_reg_1121[49]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[49]),
        .O(tmp_15_fu_679_p3[49]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[4]_i_1 
       (.I0(neg_ti_reg_1121[4]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[4]),
        .O(tmp_15_fu_679_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[50]_i_1 
       (.I0(neg_ti_reg_1121[50]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[50]),
        .O(tmp_15_fu_679_p3[50]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[51]_i_1 
       (.I0(neg_ti_reg_1121[51]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[51]),
        .O(tmp_15_fu_679_p3[51]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[52]_i_1 
       (.I0(neg_ti_reg_1121[52]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[52]),
        .O(tmp_15_fu_679_p3[52]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[53]_i_1 
       (.I0(neg_ti_reg_1121[53]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[53]),
        .O(tmp_15_fu_679_p3[53]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[54]_i_1 
       (.I0(neg_ti_reg_1121[54]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[54]),
        .O(tmp_15_fu_679_p3[54]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[55]_i_1 
       (.I0(neg_ti_reg_1121[55]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[55]),
        .O(tmp_15_fu_679_p3[55]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[56]_i_1 
       (.I0(neg_ti_reg_1121[56]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[56]),
        .O(tmp_15_fu_679_p3[56]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[57]_i_1 
       (.I0(neg_ti_reg_1121[57]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[57]),
        .O(tmp_15_fu_679_p3[57]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[58]_i_1 
       (.I0(neg_ti_reg_1121[58]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[57]),
        .O(tmp_15_fu_679_p3[58]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[5]_i_1 
       (.I0(neg_ti_reg_1121[5]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[5]),
        .O(tmp_15_fu_679_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[6]_i_1 
       (.I0(neg_ti_reg_1121[6]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[6]),
        .O(tmp_15_fu_679_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[7]_i_1 
       (.I0(neg_ti_reg_1121[7]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[7]),
        .O(tmp_15_fu_679_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[8]_i_1 
       (.I0(neg_ti_reg_1121[8]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[8]),
        .O(tmp_15_fu_679_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_1151[9]_i_1 
       (.I0(neg_ti_reg_1121[9]),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .I2(tmp_30_reg_1116[9]),
        .O(tmp_15_fu_679_p3[9]));
  FDRE \tmp_15_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[0]),
        .Q(tmp_15_reg_1151[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[10]),
        .Q(tmp_15_reg_1151[10]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[11]),
        .Q(tmp_15_reg_1151[11]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[12]),
        .Q(tmp_15_reg_1151[12]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[13]),
        .Q(tmp_15_reg_1151[13]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[14]),
        .Q(tmp_15_reg_1151[14]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[15]),
        .Q(tmp_15_reg_1151[15]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[16]),
        .Q(tmp_15_reg_1151[16]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[17]),
        .Q(tmp_15_reg_1151[17]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[18]),
        .Q(tmp_15_reg_1151[18]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[19]),
        .Q(tmp_15_reg_1151[19]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[1]),
        .Q(tmp_15_reg_1151[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[20]),
        .Q(tmp_15_reg_1151[20]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[21]),
        .Q(tmp_15_reg_1151[21]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[22]),
        .Q(tmp_15_reg_1151[22]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[23]),
        .Q(tmp_15_reg_1151[23]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[24]),
        .Q(tmp_15_reg_1151[24]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[25]),
        .Q(tmp_15_reg_1151[25]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[26]),
        .Q(tmp_15_reg_1151[26]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[27]),
        .Q(tmp_15_reg_1151[27]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[28]),
        .Q(tmp_15_reg_1151[28]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[29]),
        .Q(tmp_15_reg_1151[29]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[2]),
        .Q(tmp_15_reg_1151[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[30]),
        .Q(tmp_15_reg_1151[30]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[31]),
        .Q(tmp_15_reg_1151[31]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[32]),
        .Q(tmp_15_reg_1151[32]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[33]),
        .Q(tmp_15_reg_1151[33]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[34]),
        .Q(tmp_15_reg_1151[34]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[35]),
        .Q(tmp_15_reg_1151[35]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[36]),
        .Q(tmp_15_reg_1151[36]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[37]),
        .Q(tmp_15_reg_1151[37]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[38]),
        .Q(tmp_15_reg_1151[38]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[39]),
        .Q(tmp_15_reg_1151[39]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[3]),
        .Q(tmp_15_reg_1151[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[40]),
        .Q(tmp_15_reg_1151[40]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[41]),
        .Q(tmp_15_reg_1151[41]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[42]),
        .Q(tmp_15_reg_1151[42]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[43]),
        .Q(tmp_15_reg_1151[43]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[44]),
        .Q(tmp_15_reg_1151[44]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[45]),
        .Q(tmp_15_reg_1151[45]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[46]),
        .Q(tmp_15_reg_1151[46]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[47]),
        .Q(tmp_15_reg_1151[47]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[48]),
        .Q(tmp_15_reg_1151[48]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[49]),
        .Q(tmp_15_reg_1151[49]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[4]),
        .Q(tmp_15_reg_1151[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[50]),
        .Q(tmp_15_reg_1151[50]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[51]),
        .Q(tmp_15_reg_1151[51]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[52]),
        .Q(tmp_15_reg_1151[52]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[53]),
        .Q(tmp_15_reg_1151[53]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[54]),
        .Q(tmp_15_reg_1151[54]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[55]),
        .Q(tmp_15_reg_1151[55]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[56]),
        .Q(tmp_15_reg_1151[56]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[57]),
        .Q(tmp_15_reg_1151[57]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[58] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[58]),
        .Q(tmp_15_reg_1151[58]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[5]),
        .Q(tmp_15_reg_1151[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[6]),
        .Q(tmp_15_reg_1151[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[7]),
        .Q(tmp_15_reg_1151[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[8]),
        .Q(tmp_15_reg_1151[8]),
        .R(1'b0));
  FDRE \tmp_15_reg_1151_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_15_fu_679_p3[9]),
        .Q(tmp_15_reg_1151[9]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[61]),
        .Q(tmp_18_reg_1021[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[71]),
        .Q(tmp_18_reg_1021[10]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[72]),
        .Q(tmp_18_reg_1021[11]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[73]),
        .Q(tmp_18_reg_1021[12]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[74]),
        .Q(tmp_18_reg_1021[13]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[75]),
        .Q(tmp_18_reg_1021[14]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[76]),
        .Q(tmp_18_reg_1021[15]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[77]),
        .Q(tmp_18_reg_1021[16]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[78]),
        .Q(tmp_18_reg_1021[17]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[79]),
        .Q(tmp_18_reg_1021[18]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[80]),
        .Q(tmp_18_reg_1021[19]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[62]),
        .Q(tmp_18_reg_1021[1]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[81]),
        .Q(tmp_18_reg_1021[20]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[82]),
        .Q(tmp_18_reg_1021[21]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[83]),
        .Q(tmp_18_reg_1021[22]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[84]),
        .Q(tmp_18_reg_1021[23]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[85]),
        .Q(tmp_18_reg_1021[24]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[86]),
        .Q(tmp_18_reg_1021[25]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[87]),
        .Q(tmp_18_reg_1021[26]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[88]),
        .Q(tmp_18_reg_1021[27]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[89]),
        .Q(tmp_18_reg_1021[28]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[90]),
        .Q(tmp_18_reg_1021[29]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[63]),
        .Q(tmp_18_reg_1021[2]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[91]),
        .Q(tmp_18_reg_1021[30]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[92]),
        .Q(tmp_18_reg_1021[31]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[93]),
        .Q(tmp_18_reg_1021[32]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[94]),
        .Q(tmp_18_reg_1021[33]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[95]),
        .Q(tmp_18_reg_1021[34]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[96]),
        .Q(tmp_18_reg_1021[35]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[97]),
        .Q(tmp_18_reg_1021[36]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[98]),
        .Q(tmp_18_reg_1021[37]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[99]),
        .Q(tmp_18_reg_1021[38]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[100]),
        .Q(tmp_18_reg_1021[39]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[64]),
        .Q(tmp_18_reg_1021[3]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[101]),
        .Q(tmp_18_reg_1021[40]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[102]),
        .Q(tmp_18_reg_1021[41]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[103]),
        .Q(tmp_18_reg_1021[42]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[104]),
        .Q(tmp_18_reg_1021[43]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[105]),
        .Q(tmp_18_reg_1021[44]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[106]),
        .Q(tmp_18_reg_1021[45]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[107]),
        .Q(tmp_18_reg_1021[46]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[108]),
        .Q(tmp_18_reg_1021[47]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[109]),
        .Q(tmp_18_reg_1021[48]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[110]),
        .Q(tmp_18_reg_1021[49]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[65]),
        .Q(tmp_18_reg_1021[4]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[111]),
        .Q(tmp_18_reg_1021[50]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[112]),
        .Q(tmp_18_reg_1021[51]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[113]),
        .Q(tmp_18_reg_1021[52]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[114]),
        .Q(tmp_18_reg_1021[53]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[115]),
        .Q(tmp_18_reg_1021[54]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[116]),
        .Q(tmp_18_reg_1021[55]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[117]),
        .Q(tmp_18_reg_1021[56]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[118]),
        .Q(tmp_18_reg_1021[57]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[66]),
        .Q(tmp_18_reg_1021[5]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[67]),
        .Q(tmp_18_reg_1021[6]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[68]),
        .Q(tmp_18_reg_1021[7]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[69]),
        .Q(tmp_18_reg_1021[8]),
        .R(1'b0));
  FDRE \tmp_18_reg_1021_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff4[70]),
        .Q(tmp_18_reg_1021[9]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[0]),
        .Q(tmp_19_reg_1061[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[10]),
        .Q(tmp_19_reg_1061[10]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[11]),
        .Q(tmp_19_reg_1061[11]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[12]),
        .Q(tmp_19_reg_1061[12]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[13]),
        .Q(tmp_19_reg_1061[13]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[14]),
        .Q(tmp_19_reg_1061[14]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[15]),
        .Q(tmp_19_reg_1061[15]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[16]),
        .Q(tmp_19_reg_1061[16]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[17]),
        .Q(tmp_19_reg_1061[17]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[18]),
        .Q(tmp_19_reg_1061[18]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[19]),
        .Q(tmp_19_reg_1061[19]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[1]),
        .Q(tmp_19_reg_1061[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[20]),
        .Q(tmp_19_reg_1061[20]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[21]),
        .Q(tmp_19_reg_1061[21]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[22]),
        .Q(tmp_19_reg_1061[22]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[23]),
        .Q(tmp_19_reg_1061[23]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[24]),
        .Q(tmp_19_reg_1061[24]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[25]),
        .Q(tmp_19_reg_1061[25]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[26]),
        .Q(tmp_19_reg_1061[26]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[27]),
        .Q(tmp_19_reg_1061[27]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[28]),
        .Q(tmp_19_reg_1061[28]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[29]),
        .Q(tmp_19_reg_1061[29]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[2]),
        .Q(tmp_19_reg_1061[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[30]),
        .Q(tmp_19_reg_1061[30]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[31]),
        .Q(tmp_19_reg_1061[31]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[32]),
        .Q(tmp_19_reg_1061[32]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[33] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[33]),
        .Q(tmp_19_reg_1061[33]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[34] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[34]),
        .Q(tmp_19_reg_1061[34]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[35] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[35]),
        .Q(tmp_19_reg_1061[35]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[36] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[36]),
        .Q(tmp_19_reg_1061[36]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[37] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[37]),
        .Q(tmp_19_reg_1061[37]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[38] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[38]),
        .Q(tmp_19_reg_1061[38]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[39] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[39]),
        .Q(tmp_19_reg_1061[39]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[3]),
        .Q(tmp_19_reg_1061[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[40] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[40]),
        .Q(tmp_19_reg_1061[40]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[41] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[41]),
        .Q(tmp_19_reg_1061[41]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[42] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[42]),
        .Q(tmp_19_reg_1061[42]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[43] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[43]),
        .Q(tmp_19_reg_1061[43]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[44] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[44]),
        .Q(tmp_19_reg_1061[44]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[45] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[45]),
        .Q(tmp_19_reg_1061[45]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[46] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[46]),
        .Q(tmp_19_reg_1061[46]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[47] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[47]),
        .Q(tmp_19_reg_1061[47]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[48] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[48]),
        .Q(tmp_19_reg_1061[48]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[49] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[49]),
        .Q(tmp_19_reg_1061[49]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[4]),
        .Q(tmp_19_reg_1061[4]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[50] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[50]),
        .Q(tmp_19_reg_1061[50]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[51] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[51]),
        .Q(tmp_19_reg_1061[51]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[52] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[52]),
        .Q(tmp_19_reg_1061[52]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[53] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[53]),
        .Q(tmp_19_reg_1061[53]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[54] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[54]),
        .Q(tmp_19_reg_1061[54]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[55] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[55]),
        .Q(tmp_19_reg_1061[55]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[56] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[56]),
        .Q(tmp_19_reg_1061[56]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[57] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[57]),
        .Q(tmp_19_reg_1061[57]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[5]),
        .Q(tmp_19_reg_1061[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[6]),
        .Q(tmp_19_reg_1061[6]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[7]),
        .Q(tmp_19_reg_1061[7]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[8]),
        .Q(tmp_19_reg_1061[8]),
        .R(1'b0));
  FDRE \tmp_19_reg_1061_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_18_reg_1021[9]),
        .Q(tmp_19_reg_1061[9]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[60]),
        .Q(tmp_21_reg_1156[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[70]),
        .Q(tmp_21_reg_1156[10]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[71]),
        .Q(tmp_21_reg_1156[11]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[72]),
        .Q(tmp_21_reg_1156[12]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[73]),
        .Q(tmp_21_reg_1156[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[74]),
        .Q(tmp_21_reg_1156[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[75]),
        .Q(tmp_21_reg_1156[15]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[76]),
        .Q(tmp_21_reg_1156[16]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[77]),
        .Q(tmp_21_reg_1156[17]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[78]),
        .Q(tmp_21_reg_1156[18]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[79]),
        .Q(tmp_21_reg_1156[19]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[61]),
        .Q(tmp_21_reg_1156[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[80]),
        .Q(tmp_21_reg_1156[20]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[81]),
        .Q(tmp_21_reg_1156[21]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[82]),
        .Q(tmp_21_reg_1156[22]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[83]),
        .Q(tmp_21_reg_1156[23]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[84]),
        .Q(tmp_21_reg_1156[24]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[85]),
        .Q(tmp_21_reg_1156[25]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[86]),
        .Q(tmp_21_reg_1156[26]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[87]),
        .Q(tmp_21_reg_1156[27]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[88]),
        .Q(tmp_21_reg_1156[28]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[89]),
        .Q(tmp_21_reg_1156[29]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[62]),
        .Q(tmp_21_reg_1156[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[90]),
        .Q(tmp_21_reg_1156[30]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[91]),
        .Q(tmp_21_reg_1156[31]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[92]),
        .Q(tmp_21_reg_1156[32]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[93]),
        .Q(tmp_21_reg_1156[33]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[94]),
        .Q(tmp_21_reg_1156[34]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[95]),
        .Q(tmp_21_reg_1156[35]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[96]),
        .Q(tmp_21_reg_1156[36]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[97]),
        .Q(tmp_21_reg_1156[37]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[98]),
        .Q(tmp_21_reg_1156[38]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[99]),
        .Q(tmp_21_reg_1156[39]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[63]),
        .Q(tmp_21_reg_1156[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[100]),
        .Q(tmp_21_reg_1156[40]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[101]),
        .Q(tmp_21_reg_1156[41]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[102]),
        .Q(tmp_21_reg_1156[42]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[103]),
        .Q(tmp_21_reg_1156[43]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[104]),
        .Q(tmp_21_reg_1156[44]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[105]),
        .Q(tmp_21_reg_1156[45]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[106]),
        .Q(tmp_21_reg_1156[46]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[107]),
        .Q(tmp_21_reg_1156[47]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[108]),
        .Q(tmp_21_reg_1156[48]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[109]),
        .Q(tmp_21_reg_1156[49]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[64]),
        .Q(tmp_21_reg_1156[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[110]),
        .Q(tmp_21_reg_1156[50]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[111]),
        .Q(tmp_21_reg_1156[51]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[112]),
        .Q(tmp_21_reg_1156[52]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[113]),
        .Q(tmp_21_reg_1156[53]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[114]),
        .Q(tmp_21_reg_1156[54]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[115]),
        .Q(tmp_21_reg_1156[55]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[116]),
        .Q(tmp_21_reg_1156[56]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[65]),
        .Q(tmp_21_reg_1156[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[66]),
        .Q(tmp_21_reg_1156[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[67]),
        .Q(tmp_21_reg_1156[7]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[68]),
        .Q(tmp_21_reg_1156[8]),
        .R(1'b0));
  FDRE \tmp_21_reg_1156_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(buff16[69]),
        .Q(tmp_21_reg_1156[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_reg_968[0]_i_2 
       (.I0(p_Val2_7_2_reg_937[57]),
        .O(\tmp_22_reg_968[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_22_reg_968[0]_i_3 
       (.I0(p_Val2_7_2_reg_937[56]),
        .I1(tmp_cast_12_fu_364_p1[56]),
        .O(\tmp_22_reg_968[0]_i_3_n_0 ));
  FDRE \tmp_22_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_2_tr_fu_387_p2[58]),
        .Q(tmp_22_reg_968),
        .R(1'b0));
  CARRY4 \tmp_22_reg_968_reg[0]_i_1 
       (.CI(\r_V_2_tr_2_tr_reg_963_reg[55]_i_1_n_0 ),
        .CO({\NLW_tmp_22_reg_968_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_22_reg_968_reg[0]_i_1_n_2 ,\tmp_22_reg_968_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_7_2_reg_937[57:56]}),
        .O({\NLW_tmp_22_reg_968_reg[0]_i_1_O_UNCONNECTED [3],r_V_2_tr_2_tr_fu_387_p2[58:56]}),
        .S({1'b0,1'b1,\tmp_22_reg_968[0]_i_2_n_0 ,\tmp_22_reg_968[0]_i_3_n_0 }));
  FDRE \tmp_24_reg_1096_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[0]),
        .Q(tmp_24_reg_1096[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[10]),
        .Q(tmp_24_reg_1096[10]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[11]),
        .Q(tmp_24_reg_1096[11]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[12]),
        .Q(tmp_24_reg_1096[12]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[13]),
        .Q(tmp_24_reg_1096[13]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[14]),
        .Q(tmp_24_reg_1096[14]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[15]),
        .Q(tmp_24_reg_1096[15]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[16]),
        .Q(tmp_24_reg_1096[16]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[17]),
        .Q(tmp_24_reg_1096[17]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[18]),
        .Q(tmp_24_reg_1096[18]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[19]),
        .Q(tmp_24_reg_1096[19]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[1]),
        .Q(tmp_24_reg_1096[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[20]),
        .Q(tmp_24_reg_1096[20]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[21]),
        .Q(tmp_24_reg_1096[21]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[22]),
        .Q(tmp_24_reg_1096[22]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[23]),
        .Q(tmp_24_reg_1096[23]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[24]),
        .Q(tmp_24_reg_1096[24]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[25]),
        .Q(tmp_24_reg_1096[25]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[26]),
        .Q(tmp_24_reg_1096[26]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[27]),
        .Q(tmp_24_reg_1096[27]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[28]),
        .Q(tmp_24_reg_1096[28]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[29]),
        .Q(tmp_24_reg_1096[29]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[2]),
        .Q(tmp_24_reg_1096[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[30]),
        .Q(tmp_24_reg_1096[30]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[31]),
        .Q(tmp_24_reg_1096[31]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[32]),
        .Q(tmp_24_reg_1096[32]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[33]),
        .Q(tmp_24_reg_1096[33]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[34]),
        .Q(tmp_24_reg_1096[34]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[35]),
        .Q(tmp_24_reg_1096[35]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[36]),
        .Q(tmp_24_reg_1096[36]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[37]),
        .Q(tmp_24_reg_1096[37]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[38]),
        .Q(tmp_24_reg_1096[38]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[39]),
        .Q(tmp_24_reg_1096[39]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[3]),
        .Q(tmp_24_reg_1096[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[40]),
        .Q(tmp_24_reg_1096[40]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[41]),
        .Q(tmp_24_reg_1096[41]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[42]),
        .Q(tmp_24_reg_1096[42]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[43]),
        .Q(tmp_24_reg_1096[43]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[44]),
        .Q(tmp_24_reg_1096[44]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[45]),
        .Q(tmp_24_reg_1096[45]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[46]),
        .Q(tmp_24_reg_1096[46]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[47]),
        .Q(tmp_24_reg_1096[47]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[48]),
        .Q(tmp_24_reg_1096[48]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[49]),
        .Q(tmp_24_reg_1096[49]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[4]),
        .Q(tmp_24_reg_1096[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[50]),
        .Q(tmp_24_reg_1096[50]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[51]),
        .Q(tmp_24_reg_1096[51]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[52]),
        .Q(tmp_24_reg_1096[52]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[53]),
        .Q(tmp_24_reg_1096[53]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[54]),
        .Q(tmp_24_reg_1096[54]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[55]),
        .Q(tmp_24_reg_1096[55]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[56]),
        .Q(tmp_24_reg_1096[56]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[5]),
        .Q(tmp_24_reg_1096[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[6]),
        .Q(tmp_24_reg_1096[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[7]),
        .Q(tmp_24_reg_1096[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[8]),
        .Q(tmp_24_reg_1096[8]),
        .R(1'b0));
  FDRE \tmp_24_reg_1096_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_33_reg_1031[9]),
        .Q(tmp_24_reg_1096[9]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[0]),
        .Q(tmp_27_reg_1106[0]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[10]),
        .Q(tmp_27_reg_1106[10]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[11]),
        .Q(tmp_27_reg_1106[11]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[12]),
        .Q(tmp_27_reg_1106[12]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[13]),
        .Q(tmp_27_reg_1106[13]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[14]),
        .Q(tmp_27_reg_1106[14]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[15]),
        .Q(tmp_27_reg_1106[15]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[16]),
        .Q(tmp_27_reg_1106[16]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[17]),
        .Q(tmp_27_reg_1106[17]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[18]),
        .Q(tmp_27_reg_1106[18]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[19]),
        .Q(tmp_27_reg_1106[19]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[1]),
        .Q(tmp_27_reg_1106[1]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[20]),
        .Q(tmp_27_reg_1106[20]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[21]),
        .Q(tmp_27_reg_1106[21]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[22]),
        .Q(tmp_27_reg_1106[22]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[23]),
        .Q(tmp_27_reg_1106[23]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[24]),
        .Q(tmp_27_reg_1106[24]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[25]),
        .Q(tmp_27_reg_1106[25]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[26]),
        .Q(tmp_27_reg_1106[26]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[27]),
        .Q(tmp_27_reg_1106[27]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[28]),
        .Q(tmp_27_reg_1106[28]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[29]),
        .Q(tmp_27_reg_1106[29]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[2]),
        .Q(tmp_27_reg_1106[2]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[30]),
        .Q(tmp_27_reg_1106[30]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[31]),
        .Q(tmp_27_reg_1106[31]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[32]),
        .Q(tmp_27_reg_1106[32]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[33]),
        .Q(tmp_27_reg_1106[33]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[34]),
        .Q(tmp_27_reg_1106[34]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[35]),
        .Q(tmp_27_reg_1106[35]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[36]),
        .Q(tmp_27_reg_1106[36]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[37]),
        .Q(tmp_27_reg_1106[37]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[38]),
        .Q(tmp_27_reg_1106[38]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[39]),
        .Q(tmp_27_reg_1106[39]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[3]),
        .Q(tmp_27_reg_1106[3]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[40]),
        .Q(tmp_27_reg_1106[40]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[41]),
        .Q(tmp_27_reg_1106[41]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[42]),
        .Q(tmp_27_reg_1106[42]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[43]),
        .Q(tmp_27_reg_1106[43]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[44]),
        .Q(tmp_27_reg_1106[44]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[45]),
        .Q(tmp_27_reg_1106[45]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[46]),
        .Q(tmp_27_reg_1106[46]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[47]),
        .Q(tmp_27_reg_1106[47]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[48]),
        .Q(tmp_27_reg_1106[48]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[49]),
        .Q(tmp_27_reg_1106[49]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[4]),
        .Q(tmp_27_reg_1106[4]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[50]),
        .Q(tmp_27_reg_1106[50]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[51]),
        .Q(tmp_27_reg_1106[51]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[52]),
        .Q(tmp_27_reg_1106[52]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[53]),
        .Q(tmp_27_reg_1106[53]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[54]),
        .Q(tmp_27_reg_1106[54]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[55]),
        .Q(tmp_27_reg_1106[55]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[56]),
        .Q(tmp_27_reg_1106[56]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[5]),
        .Q(tmp_27_reg_1106[5]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[6]),
        .Q(tmp_27_reg_1106[6]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[7]),
        .Q(tmp_27_reg_1106[7]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[8]),
        .Q(tmp_27_reg_1106[8]),
        .R(1'b0));
  FDRE \tmp_27_reg_1106_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_36_reg_1041[9]),
        .Q(tmp_27_reg_1106[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[0]_i_1 
       (.I0(neg_ti1_reg_1066[0]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[0]),
        .O(tmp_2_fu_565_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[10]_i_1 
       (.I0(neg_ti1_reg_1066[10]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[10]),
        .O(tmp_2_fu_565_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[11]_i_1 
       (.I0(neg_ti1_reg_1066[11]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[11]),
        .O(tmp_2_fu_565_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[12]_i_1 
       (.I0(neg_ti1_reg_1066[12]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[12]),
        .O(tmp_2_fu_565_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[13]_i_1 
       (.I0(neg_ti1_reg_1066[13]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[13]),
        .O(tmp_2_fu_565_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[14]_i_1 
       (.I0(neg_ti1_reg_1066[14]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[14]),
        .O(tmp_2_fu_565_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[15]_i_1 
       (.I0(neg_ti1_reg_1066[15]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[15]),
        .O(tmp_2_fu_565_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[16]_i_1 
       (.I0(neg_ti1_reg_1066[16]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[16]),
        .O(tmp_2_fu_565_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[17]_i_1 
       (.I0(neg_ti1_reg_1066[17]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[17]),
        .O(tmp_2_fu_565_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[18]_i_1 
       (.I0(neg_ti1_reg_1066[18]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[18]),
        .O(tmp_2_fu_565_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[19]_i_1 
       (.I0(neg_ti1_reg_1066[19]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[19]),
        .O(tmp_2_fu_565_p3[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[1]_i_1 
       (.I0(neg_ti1_reg_1066[1]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[1]),
        .O(tmp_2_fu_565_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[20]_i_1 
       (.I0(neg_ti1_reg_1066[20]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[20]),
        .O(tmp_2_fu_565_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[21]_i_1 
       (.I0(neg_ti1_reg_1066[21]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[21]),
        .O(tmp_2_fu_565_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[22]_i_1 
       (.I0(neg_ti1_reg_1066[22]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[22]),
        .O(tmp_2_fu_565_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[23]_i_1 
       (.I0(neg_ti1_reg_1066[23]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[23]),
        .O(tmp_2_fu_565_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[24]_i_1 
       (.I0(neg_ti1_reg_1066[24]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[24]),
        .O(tmp_2_fu_565_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[25]_i_1 
       (.I0(neg_ti1_reg_1066[25]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[25]),
        .O(tmp_2_fu_565_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[26]_i_1 
       (.I0(neg_ti1_reg_1066[26]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[26]),
        .O(tmp_2_fu_565_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[27]_i_1 
       (.I0(neg_ti1_reg_1066[27]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[27]),
        .O(tmp_2_fu_565_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[28]_i_1 
       (.I0(neg_ti1_reg_1066[28]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[28]),
        .O(tmp_2_fu_565_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[29]_i_1 
       (.I0(neg_ti1_reg_1066[29]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[29]),
        .O(tmp_2_fu_565_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[2]_i_1 
       (.I0(neg_ti1_reg_1066[2]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[2]),
        .O(tmp_2_fu_565_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[30]_i_1 
       (.I0(neg_ti1_reg_1066[30]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[30]),
        .O(tmp_2_fu_565_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[31]_i_1 
       (.I0(neg_ti1_reg_1066[31]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[31]),
        .O(tmp_2_fu_565_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[32]_i_1 
       (.I0(neg_ti1_reg_1066[32]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[32]),
        .O(tmp_2_fu_565_p3[32]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[33]_i_1 
       (.I0(neg_ti1_reg_1066[33]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[33]),
        .O(tmp_2_fu_565_p3[33]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[34]_i_1 
       (.I0(neg_ti1_reg_1066[34]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[34]),
        .O(tmp_2_fu_565_p3[34]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[35]_i_1 
       (.I0(neg_ti1_reg_1066[35]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[35]),
        .O(tmp_2_fu_565_p3[35]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[36]_i_1 
       (.I0(neg_ti1_reg_1066[36]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[36]),
        .O(tmp_2_fu_565_p3[36]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[37]_i_1 
       (.I0(neg_ti1_reg_1066[37]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[37]),
        .O(tmp_2_fu_565_p3[37]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[38]_i_1 
       (.I0(neg_ti1_reg_1066[38]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[38]),
        .O(tmp_2_fu_565_p3[38]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[39]_i_1 
       (.I0(neg_ti1_reg_1066[39]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[39]),
        .O(tmp_2_fu_565_p3[39]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[3]_i_1 
       (.I0(neg_ti1_reg_1066[3]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[3]),
        .O(tmp_2_fu_565_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[40]_i_1 
       (.I0(neg_ti1_reg_1066[40]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[40]),
        .O(tmp_2_fu_565_p3[40]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[41]_i_1 
       (.I0(neg_ti1_reg_1066[41]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[41]),
        .O(tmp_2_fu_565_p3[41]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[42]_i_1 
       (.I0(neg_ti1_reg_1066[42]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[42]),
        .O(tmp_2_fu_565_p3[42]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[43]_i_1 
       (.I0(neg_ti1_reg_1066[43]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[43]),
        .O(tmp_2_fu_565_p3[43]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[44]_i_1 
       (.I0(neg_ti1_reg_1066[44]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[44]),
        .O(tmp_2_fu_565_p3[44]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[45]_i_1 
       (.I0(neg_ti1_reg_1066[45]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[45]),
        .O(tmp_2_fu_565_p3[45]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[46]_i_1 
       (.I0(neg_ti1_reg_1066[46]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[46]),
        .O(tmp_2_fu_565_p3[46]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[47]_i_1 
       (.I0(neg_ti1_reg_1066[47]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[47]),
        .O(tmp_2_fu_565_p3[47]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[48]_i_1 
       (.I0(neg_ti1_reg_1066[48]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[48]),
        .O(tmp_2_fu_565_p3[48]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[49]_i_1 
       (.I0(neg_ti1_reg_1066[49]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[49]),
        .O(tmp_2_fu_565_p3[49]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[4]_i_1 
       (.I0(neg_ti1_reg_1066[4]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[4]),
        .O(tmp_2_fu_565_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[50]_i_1 
       (.I0(neg_ti1_reg_1066[50]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[50]),
        .O(tmp_2_fu_565_p3[50]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[51]_i_1 
       (.I0(neg_ti1_reg_1066[51]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[51]),
        .O(tmp_2_fu_565_p3[51]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[52]_i_1 
       (.I0(neg_ti1_reg_1066[52]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[52]),
        .O(tmp_2_fu_565_p3[52]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[53]_i_1 
       (.I0(neg_ti1_reg_1066[53]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[53]),
        .O(tmp_2_fu_565_p3[53]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[54]_i_1 
       (.I0(neg_ti1_reg_1066[54]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[54]),
        .O(tmp_2_fu_565_p3[54]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[55]_i_1 
       (.I0(neg_ti1_reg_1066[55]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[55]),
        .O(tmp_2_fu_565_p3[55]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[56]_i_1 
       (.I0(neg_ti1_reg_1066[56]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[56]),
        .O(tmp_2_fu_565_p3[56]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[57]_i_1 
       (.I0(neg_ti1_reg_1066[57]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[57]),
        .O(tmp_2_fu_565_p3[57]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[58]_i_1 
       (.I0(neg_ti1_reg_1066[58]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[57]),
        .O(tmp_2_fu_565_p3[58]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[5]_i_1 
       (.I0(neg_ti1_reg_1066[5]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[5]),
        .O(tmp_2_fu_565_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[6]_i_1 
       (.I0(neg_ti1_reg_1066[6]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[6]),
        .O(tmp_2_fu_565_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[7]_i_1 
       (.I0(neg_ti1_reg_1066[7]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[7]),
        .O(tmp_2_fu_565_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[8]_i_1 
       (.I0(neg_ti1_reg_1066[8]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[8]),
        .O(tmp_2_fu_565_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1091[9]_i_1 
       (.I0(neg_ti1_reg_1066[9]),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .I2(tmp_19_reg_1061[9]),
        .O(tmp_2_fu_565_p3[9]));
  FDRE \tmp_2_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[0]),
        .Q(tmp_2_reg_1091[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[10]),
        .Q(tmp_2_reg_1091[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[11]),
        .Q(tmp_2_reg_1091[11]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[12]),
        .Q(tmp_2_reg_1091[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[13]),
        .Q(tmp_2_reg_1091[13]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[14]),
        .Q(tmp_2_reg_1091[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[15]),
        .Q(tmp_2_reg_1091[15]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[16]),
        .Q(tmp_2_reg_1091[16]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[17]),
        .Q(tmp_2_reg_1091[17]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[18]),
        .Q(tmp_2_reg_1091[18]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[19]),
        .Q(tmp_2_reg_1091[19]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[1]),
        .Q(tmp_2_reg_1091[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[20]),
        .Q(tmp_2_reg_1091[20]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[21]),
        .Q(tmp_2_reg_1091[21]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[22]),
        .Q(tmp_2_reg_1091[22]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[23]),
        .Q(tmp_2_reg_1091[23]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[24]),
        .Q(tmp_2_reg_1091[24]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[25]),
        .Q(tmp_2_reg_1091[25]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[26]),
        .Q(tmp_2_reg_1091[26]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[27]),
        .Q(tmp_2_reg_1091[27]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[28]),
        .Q(tmp_2_reg_1091[28]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[29]),
        .Q(tmp_2_reg_1091[29]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[2]),
        .Q(tmp_2_reg_1091[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[30]),
        .Q(tmp_2_reg_1091[30]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[31]),
        .Q(tmp_2_reg_1091[31]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[32]),
        .Q(tmp_2_reg_1091[32]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[33]),
        .Q(tmp_2_reg_1091[33]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[34]),
        .Q(tmp_2_reg_1091[34]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[35]),
        .Q(tmp_2_reg_1091[35]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[36]),
        .Q(tmp_2_reg_1091[36]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[37]),
        .Q(tmp_2_reg_1091[37]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[38]),
        .Q(tmp_2_reg_1091[38]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[39]),
        .Q(tmp_2_reg_1091[39]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[3]),
        .Q(tmp_2_reg_1091[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[40]),
        .Q(tmp_2_reg_1091[40]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[41]),
        .Q(tmp_2_reg_1091[41]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[42]),
        .Q(tmp_2_reg_1091[42]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[43]),
        .Q(tmp_2_reg_1091[43]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[44]),
        .Q(tmp_2_reg_1091[44]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[45]),
        .Q(tmp_2_reg_1091[45]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[46]),
        .Q(tmp_2_reg_1091[46]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[47]),
        .Q(tmp_2_reg_1091[47]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[48]),
        .Q(tmp_2_reg_1091[48]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[49]),
        .Q(tmp_2_reg_1091[49]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[4]),
        .Q(tmp_2_reg_1091[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[50]),
        .Q(tmp_2_reg_1091[50]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[51]),
        .Q(tmp_2_reg_1091[51]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[52]),
        .Q(tmp_2_reg_1091[52]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[53]),
        .Q(tmp_2_reg_1091[53]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[54]),
        .Q(tmp_2_reg_1091[54]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[55]),
        .Q(tmp_2_reg_1091[55]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[56]),
        .Q(tmp_2_reg_1091[56]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[57] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[57]),
        .Q(tmp_2_reg_1091[57]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[58] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[58]),
        .Q(tmp_2_reg_1091[58]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[5]),
        .Q(tmp_2_reg_1091[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[6]),
        .Q(tmp_2_reg_1091[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[7]),
        .Q(tmp_2_reg_1091[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[8]),
        .Q(tmp_2_reg_1091[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_1091_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_2_fu_565_p3[9]),
        .Q(tmp_2_reg_1091[9]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[0]),
        .Q(tmp_30_reg_1116[0]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[10] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[10]),
        .Q(tmp_30_reg_1116[10]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[11] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[11]),
        .Q(tmp_30_reg_1116[11]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[12] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[12]),
        .Q(tmp_30_reg_1116[12]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[13] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[13]),
        .Q(tmp_30_reg_1116[13]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[14] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[14]),
        .Q(tmp_30_reg_1116[14]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[15] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[15]),
        .Q(tmp_30_reg_1116[15]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[16] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[16]),
        .Q(tmp_30_reg_1116[16]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[17] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[17]),
        .Q(tmp_30_reg_1116[17]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[18] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[18]),
        .Q(tmp_30_reg_1116[18]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[19] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[19]),
        .Q(tmp_30_reg_1116[19]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[1]),
        .Q(tmp_30_reg_1116[1]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[20] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[20]),
        .Q(tmp_30_reg_1116[20]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[21] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[21]),
        .Q(tmp_30_reg_1116[21]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[22] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[22]),
        .Q(tmp_30_reg_1116[22]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[23] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[23]),
        .Q(tmp_30_reg_1116[23]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[24] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[24]),
        .Q(tmp_30_reg_1116[24]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[25] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[25]),
        .Q(tmp_30_reg_1116[25]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[26] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[26]),
        .Q(tmp_30_reg_1116[26]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[27] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[27]),
        .Q(tmp_30_reg_1116[27]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[28] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[28]),
        .Q(tmp_30_reg_1116[28]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[29] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[29]),
        .Q(tmp_30_reg_1116[29]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[2] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[2]),
        .Q(tmp_30_reg_1116[2]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[30] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[30]),
        .Q(tmp_30_reg_1116[30]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[31] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[31]),
        .Q(tmp_30_reg_1116[31]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[32] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[32]),
        .Q(tmp_30_reg_1116[32]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[33] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[33]),
        .Q(tmp_30_reg_1116[33]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[34] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[34]),
        .Q(tmp_30_reg_1116[34]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[35] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[35]),
        .Q(tmp_30_reg_1116[35]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[36] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[36]),
        .Q(tmp_30_reg_1116[36]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[37] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[37]),
        .Q(tmp_30_reg_1116[37]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[38] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[38]),
        .Q(tmp_30_reg_1116[38]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[39] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[39]),
        .Q(tmp_30_reg_1116[39]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[3] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[3]),
        .Q(tmp_30_reg_1116[3]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[40] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[40]),
        .Q(tmp_30_reg_1116[40]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[41] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[41]),
        .Q(tmp_30_reg_1116[41]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[42] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[42]),
        .Q(tmp_30_reg_1116[42]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[43] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[43]),
        .Q(tmp_30_reg_1116[43]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[44] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[44]),
        .Q(tmp_30_reg_1116[44]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[45] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[45]),
        .Q(tmp_30_reg_1116[45]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[46] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[46]),
        .Q(tmp_30_reg_1116[46]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[47] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[47]),
        .Q(tmp_30_reg_1116[47]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[48] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[48]),
        .Q(tmp_30_reg_1116[48]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[49] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[49]),
        .Q(tmp_30_reg_1116[49]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[4]),
        .Q(tmp_30_reg_1116[4]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[50] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[50]),
        .Q(tmp_30_reg_1116[50]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[51] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[51]),
        .Q(tmp_30_reg_1116[51]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[52] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[52]),
        .Q(tmp_30_reg_1116[52]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[53] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[53]),
        .Q(tmp_30_reg_1116[53]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[54] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[54]),
        .Q(tmp_30_reg_1116[54]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[55] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[55]),
        .Q(tmp_30_reg_1116[55]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[56] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[56]),
        .Q(tmp_30_reg_1116[56]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[57] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[57]),
        .Q(tmp_30_reg_1116[57]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[5]),
        .Q(tmp_30_reg_1116[5]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[6]),
        .Q(tmp_30_reg_1116[6]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[7]),
        .Q(tmp_30_reg_1116[7]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[8] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[8]),
        .Q(tmp_30_reg_1116[8]),
        .R(1'b0));
  FDRE \tmp_30_reg_1116_reg[9] 
       (.C(ap_clk),
        .CE(ce113_out),
        .D(tmp_40_reg_1051[9]),
        .Q(tmp_30_reg_1116[9]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_117),
        .Q(tmp_33_reg_1031[0]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_107),
        .Q(tmp_33_reg_1031[10]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_106),
        .Q(tmp_33_reg_1031[11]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_105),
        .Q(tmp_33_reg_1031[12]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_104),
        .Q(tmp_33_reg_1031[13]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_103),
        .Q(tmp_33_reg_1031[14]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_102),
        .Q(tmp_33_reg_1031[15]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_101),
        .Q(tmp_33_reg_1031[16]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_100),
        .Q(tmp_33_reg_1031[17]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_99),
        .Q(tmp_33_reg_1031[18]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_98),
        .Q(tmp_33_reg_1031[19]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_116),
        .Q(tmp_33_reg_1031[1]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_97),
        .Q(tmp_33_reg_1031[20]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_96),
        .Q(tmp_33_reg_1031[21]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_95),
        .Q(tmp_33_reg_1031[22]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_94),
        .Q(tmp_33_reg_1031[23]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_93),
        .Q(tmp_33_reg_1031[24]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_92),
        .Q(tmp_33_reg_1031[25]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_91),
        .Q(tmp_33_reg_1031[26]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_90),
        .Q(tmp_33_reg_1031[27]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_89),
        .Q(tmp_33_reg_1031[28]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_88),
        .Q(tmp_33_reg_1031[29]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_115),
        .Q(tmp_33_reg_1031[2]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_87),
        .Q(tmp_33_reg_1031[30]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_86),
        .Q(tmp_33_reg_1031[31]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_85),
        .Q(tmp_33_reg_1031[32]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_84),
        .Q(tmp_33_reg_1031[33]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_83),
        .Q(tmp_33_reg_1031[34]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_82),
        .Q(tmp_33_reg_1031[35]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_81),
        .Q(tmp_33_reg_1031[36]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_80),
        .Q(tmp_33_reg_1031[37]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_79),
        .Q(tmp_33_reg_1031[38]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_78),
        .Q(tmp_33_reg_1031[39]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_114),
        .Q(tmp_33_reg_1031[3]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_77),
        .Q(tmp_33_reg_1031[40]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_76),
        .Q(tmp_33_reg_1031[41]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_75),
        .Q(tmp_33_reg_1031[42]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_74),
        .Q(tmp_33_reg_1031[43]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_73),
        .Q(tmp_33_reg_1031[44]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_72),
        .Q(tmp_33_reg_1031[45]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_71),
        .Q(tmp_33_reg_1031[46]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_70),
        .Q(tmp_33_reg_1031[47]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_69),
        .Q(tmp_33_reg_1031[48]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_68),
        .Q(tmp_33_reg_1031[49]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_113),
        .Q(tmp_33_reg_1031[4]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_67),
        .Q(tmp_33_reg_1031[50]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_66),
        .Q(tmp_33_reg_1031[51]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_65),
        .Q(tmp_33_reg_1031[52]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_64),
        .Q(tmp_33_reg_1031[53]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_63),
        .Q(tmp_33_reg_1031[54]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_62),
        .Q(tmp_33_reg_1031[55]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_61),
        .Q(tmp_33_reg_1031[56]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_112),
        .Q(tmp_33_reg_1031[5]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_111),
        .Q(tmp_33_reg_1031[6]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_110),
        .Q(tmp_33_reg_1031[7]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_109),
        .Q(tmp_33_reg_1031[8]),
        .R(1'b0));
  FDRE \tmp_33_reg_1031_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U6_n_108),
        .Q(tmp_33_reg_1031[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_34_reg_979[0]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[56]),
        .I1(p_Val2_7_3_reg_942[56]),
        .O(\tmp_34_reg_979[0]_i_2_n_0 ));
  FDRE \tmp_34_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_3_tr_fu_401_p2[58]),
        .Q(tmp_34_reg_979),
        .R(1'b0));
  CARRY4 \tmp_34_reg_979_reg[0]_i_1 
       (.CI(\r_V_2_tr_3_tr_reg_974_reg[55]_i_1_n_0 ),
        .CO({\NLW_tmp_34_reg_979_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_34_reg_979_reg[0]_i_1_n_2 ,\tmp_34_reg_979_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_cast_12_fu_364_p1[56]}),
        .O({\NLW_tmp_34_reg_979_reg[0]_i_1_O_UNCONNECTED [3],r_V_2_tr_3_tr_fu_401_p2[58:56]}),
        .S({1'b0,p_Val2_7_3_reg_942[58:57],\tmp_34_reg_979[0]_i_2_n_0 }));
  FDRE \tmp_36_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_117),
        .Q(tmp_36_reg_1041[0]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_107),
        .Q(tmp_36_reg_1041[10]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_106),
        .Q(tmp_36_reg_1041[11]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_105),
        .Q(tmp_36_reg_1041[12]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_104),
        .Q(tmp_36_reg_1041[13]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_103),
        .Q(tmp_36_reg_1041[14]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_102),
        .Q(tmp_36_reg_1041[15]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_101),
        .Q(tmp_36_reg_1041[16]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_100),
        .Q(tmp_36_reg_1041[17]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_99),
        .Q(tmp_36_reg_1041[18]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_98),
        .Q(tmp_36_reg_1041[19]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_116),
        .Q(tmp_36_reg_1041[1]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_97),
        .Q(tmp_36_reg_1041[20]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_96),
        .Q(tmp_36_reg_1041[21]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_95),
        .Q(tmp_36_reg_1041[22]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_94),
        .Q(tmp_36_reg_1041[23]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_93),
        .Q(tmp_36_reg_1041[24]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_92),
        .Q(tmp_36_reg_1041[25]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_91),
        .Q(tmp_36_reg_1041[26]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_90),
        .Q(tmp_36_reg_1041[27]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_89),
        .Q(tmp_36_reg_1041[28]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_88),
        .Q(tmp_36_reg_1041[29]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_115),
        .Q(tmp_36_reg_1041[2]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_87),
        .Q(tmp_36_reg_1041[30]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_86),
        .Q(tmp_36_reg_1041[31]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_85),
        .Q(tmp_36_reg_1041[32]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_84),
        .Q(tmp_36_reg_1041[33]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_83),
        .Q(tmp_36_reg_1041[34]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_82),
        .Q(tmp_36_reg_1041[35]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_81),
        .Q(tmp_36_reg_1041[36]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_80),
        .Q(tmp_36_reg_1041[37]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_79),
        .Q(tmp_36_reg_1041[38]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_78),
        .Q(tmp_36_reg_1041[39]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_114),
        .Q(tmp_36_reg_1041[3]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_77),
        .Q(tmp_36_reg_1041[40]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_76),
        .Q(tmp_36_reg_1041[41]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_75),
        .Q(tmp_36_reg_1041[42]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_74),
        .Q(tmp_36_reg_1041[43]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_73),
        .Q(tmp_36_reg_1041[44]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_72),
        .Q(tmp_36_reg_1041[45]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_71),
        .Q(tmp_36_reg_1041[46]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_70),
        .Q(tmp_36_reg_1041[47]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_69),
        .Q(tmp_36_reg_1041[48]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_68),
        .Q(tmp_36_reg_1041[49]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_113),
        .Q(tmp_36_reg_1041[4]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_67),
        .Q(tmp_36_reg_1041[50]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_66),
        .Q(tmp_36_reg_1041[51]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_65),
        .Q(tmp_36_reg_1041[52]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_64),
        .Q(tmp_36_reg_1041[53]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_63),
        .Q(tmp_36_reg_1041[54]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_62),
        .Q(tmp_36_reg_1041[55]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_61),
        .Q(tmp_36_reg_1041[56]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_112),
        .Q(tmp_36_reg_1041[5]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_111),
        .Q(tmp_36_reg_1041[6]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_110),
        .Q(tmp_36_reg_1041[7]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_109),
        .Q(tmp_36_reg_1041[8]),
        .R(1'b0));
  FDRE \tmp_36_reg_1041_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61nfYi_U7_n_108),
        .Q(tmp_36_reg_1041[9]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_56),
        .Q(tmp_37_reg_1161[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_46),
        .Q(tmp_37_reg_1161[10]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_45),
        .Q(tmp_37_reg_1161[11]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_44),
        .Q(tmp_37_reg_1161[12]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_43),
        .Q(tmp_37_reg_1161[13]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_42),
        .Q(tmp_37_reg_1161[14]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_41),
        .Q(tmp_37_reg_1161[15]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_40),
        .Q(tmp_37_reg_1161[16]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_39),
        .Q(tmp_37_reg_1161[17]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_38),
        .Q(tmp_37_reg_1161[18]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_37),
        .Q(tmp_37_reg_1161[19]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_55),
        .Q(tmp_37_reg_1161[1]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_36),
        .Q(tmp_37_reg_1161[20]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_35),
        .Q(tmp_37_reg_1161[21]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_34),
        .Q(tmp_37_reg_1161[22]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_33),
        .Q(tmp_37_reg_1161[23]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_32),
        .Q(tmp_37_reg_1161[24]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_31),
        .Q(tmp_37_reg_1161[25]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_30),
        .Q(tmp_37_reg_1161[26]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_29),
        .Q(tmp_37_reg_1161[27]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_28),
        .Q(tmp_37_reg_1161[28]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_27),
        .Q(tmp_37_reg_1161[29]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_54),
        .Q(tmp_37_reg_1161[2]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_26),
        .Q(tmp_37_reg_1161[30]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_25),
        .Q(tmp_37_reg_1161[31]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_24),
        .Q(tmp_37_reg_1161[32]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_23),
        .Q(tmp_37_reg_1161[33]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_22),
        .Q(tmp_37_reg_1161[34]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_21),
        .Q(tmp_37_reg_1161[35]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_20),
        .Q(tmp_37_reg_1161[36]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_19),
        .Q(tmp_37_reg_1161[37]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_18),
        .Q(tmp_37_reg_1161[38]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_17),
        .Q(tmp_37_reg_1161[39]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_53),
        .Q(tmp_37_reg_1161[3]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_16),
        .Q(tmp_37_reg_1161[40]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_15),
        .Q(tmp_37_reg_1161[41]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_14),
        .Q(tmp_37_reg_1161[42]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_13),
        .Q(tmp_37_reg_1161[43]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_12),
        .Q(tmp_37_reg_1161[44]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_11),
        .Q(tmp_37_reg_1161[45]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_10),
        .Q(tmp_37_reg_1161[46]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_9),
        .Q(tmp_37_reg_1161[47]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_8),
        .Q(tmp_37_reg_1161[48]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_7),
        .Q(tmp_37_reg_1161[49]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_52),
        .Q(tmp_37_reg_1161[4]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_6),
        .Q(tmp_37_reg_1161[50]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_5),
        .Q(tmp_37_reg_1161[51]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_4),
        .Q(tmp_37_reg_1161[52]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_3),
        .Q(tmp_37_reg_1161[53]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_2),
        .Q(tmp_37_reg_1161[54]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_1),
        .Q(tmp_37_reg_1161[55]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_0),
        .Q(tmp_37_reg_1161[56]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_51),
        .Q(tmp_37_reg_1161[5]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_50),
        .Q(tmp_37_reg_1161[6]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_49),
        .Q(tmp_37_reg_1161[7]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_48),
        .Q(tmp_37_reg_1161[8]),
        .R(1'b0));
  FDRE \tmp_37_reg_1161_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_1),
        .D(mixer_mul_58ns_60dEe_U4_n_47),
        .Q(tmp_37_reg_1161[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_990[0]_i_2 
       (.I0(tmp_cast_12_fu_364_p1[56]),
        .I1(p_Val2_7_5_reg_947[56]),
        .O(\tmp_38_reg_990[0]_i_2_n_0 ));
  FDRE \tmp_38_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(p_0_in),
        .Q(tmp_38_reg_990),
        .R(1'b0));
  CARRY4 \tmp_38_reg_990_reg[0]_i_1 
       (.CI(\r_V_2_tr_5_tr_reg_985_reg[55]_i_1_n_0 ),
        .CO({\NLW_tmp_38_reg_990_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_38_reg_990_reg[0]_i_1_n_2 ,\tmp_38_reg_990_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,tmp_cast_12_fu_364_p1[56]}),
        .O({\NLW_tmp_38_reg_990_reg[0]_i_1_O_UNCONNECTED [3],p_0_in,\tmp_38_reg_990_reg[0]_i_1_n_6 ,\tmp_38_reg_990_reg[0]_i_1_n_7 }),
        .S({1'b0,1'b1,p_Val2_7_5_reg_947[57],\tmp_38_reg_990[0]_i_2_n_0 }));
  FDRE \tmp_40_reg_1051_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_118),
        .Q(tmp_40_reg_1051[0]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_108),
        .Q(tmp_40_reg_1051[10]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_107),
        .Q(tmp_40_reg_1051[11]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_106),
        .Q(tmp_40_reg_1051[12]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_105),
        .Q(tmp_40_reg_1051[13]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_104),
        .Q(tmp_40_reg_1051[14]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_103),
        .Q(tmp_40_reg_1051[15]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_102),
        .Q(tmp_40_reg_1051[16]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_101),
        .Q(tmp_40_reg_1051[17]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_100),
        .Q(tmp_40_reg_1051[18]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_99),
        .Q(tmp_40_reg_1051[19]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_117),
        .Q(tmp_40_reg_1051[1]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_98),
        .Q(tmp_40_reg_1051[20]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_97),
        .Q(tmp_40_reg_1051[21]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_96),
        .Q(tmp_40_reg_1051[22]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_95),
        .Q(tmp_40_reg_1051[23]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_94),
        .Q(tmp_40_reg_1051[24]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_93),
        .Q(tmp_40_reg_1051[25]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_92),
        .Q(tmp_40_reg_1051[26]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_91),
        .Q(tmp_40_reg_1051[27]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_90),
        .Q(tmp_40_reg_1051[28]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_89),
        .Q(tmp_40_reg_1051[29]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_116),
        .Q(tmp_40_reg_1051[2]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_88),
        .Q(tmp_40_reg_1051[30]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_87),
        .Q(tmp_40_reg_1051[31]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_86),
        .Q(tmp_40_reg_1051[32]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_85),
        .Q(tmp_40_reg_1051[33]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_84),
        .Q(tmp_40_reg_1051[34]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_83),
        .Q(tmp_40_reg_1051[35]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_82),
        .Q(tmp_40_reg_1051[36]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_81),
        .Q(tmp_40_reg_1051[37]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_80),
        .Q(tmp_40_reg_1051[38]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_79),
        .Q(tmp_40_reg_1051[39]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_115),
        .Q(tmp_40_reg_1051[3]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_78),
        .Q(tmp_40_reg_1051[40]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_77),
        .Q(tmp_40_reg_1051[41]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_76),
        .Q(tmp_40_reg_1051[42]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_75),
        .Q(tmp_40_reg_1051[43]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_74),
        .Q(tmp_40_reg_1051[44]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_73),
        .Q(tmp_40_reg_1051[45]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_72),
        .Q(tmp_40_reg_1051[46]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_71),
        .Q(tmp_40_reg_1051[47]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_70),
        .Q(tmp_40_reg_1051[48]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_69),
        .Q(tmp_40_reg_1051[49]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_114),
        .Q(tmp_40_reg_1051[4]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_68),
        .Q(tmp_40_reg_1051[50]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_67),
        .Q(tmp_40_reg_1051[51]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_66),
        .Q(tmp_40_reg_1051[52]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_65),
        .Q(tmp_40_reg_1051[53]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_64),
        .Q(tmp_40_reg_1051[54]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_63),
        .Q(tmp_40_reg_1051[55]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_62),
        .Q(tmp_40_reg_1051[56]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_61),
        .Q(tmp_40_reg_1051[57]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_113),
        .Q(tmp_40_reg_1051[5]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_112),
        .Q(tmp_40_reg_1051[6]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_111),
        .Q(tmp_40_reg_1051[7]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_110),
        .Q(tmp_40_reg_1051[8]),
        .R(1'b0));
  FDRE \tmp_40_reg_1051_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_59s_61neOg_U8_n_109),
        .Q(tmp_40_reg_1051[9]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[53]),
        .Q(tmp_4_reg_1216[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[63]),
        .Q(tmp_4_reg_1216[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[64]),
        .Q(tmp_4_reg_1216[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[65]),
        .Q(tmp_4_reg_1216[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[66]),
        .Q(tmp_4_reg_1216[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[67]),
        .Q(tmp_4_reg_1216[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[68]),
        .Q(tmp_4_reg_1216[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[69]),
        .Q(tmp_4_reg_1216[16]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[70]),
        .Q(tmp_4_reg_1216[17]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[71]),
        .Q(tmp_4_reg_1216[18]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[72]),
        .Q(tmp_4_reg_1216[19]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[54]),
        .Q(tmp_4_reg_1216[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[73]),
        .Q(tmp_4_reg_1216[20]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[74]),
        .Q(tmp_4_reg_1216[21]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[75]),
        .Q(tmp_4_reg_1216[22]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[76]),
        .Q(tmp_4_reg_1216[23]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[77]),
        .Q(tmp_4_reg_1216[24]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[78]),
        .Q(tmp_4_reg_1216[25]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[79]),
        .Q(tmp_4_reg_1216[26]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[80]),
        .Q(tmp_4_reg_1216[27]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[28] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[81]),
        .Q(tmp_4_reg_1216[28]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[29] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[82]),
        .Q(tmp_4_reg_1216[29]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[55]),
        .Q(tmp_4_reg_1216[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[30] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[83]),
        .Q(tmp_4_reg_1216[30]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[31] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[84]),
        .Q(tmp_4_reg_1216[31]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[56]),
        .Q(tmp_4_reg_1216[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[57]),
        .Q(tmp_4_reg_1216[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[58]),
        .Q(tmp_4_reg_1216[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[59]),
        .Q(tmp_4_reg_1216[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[60]),
        .Q(tmp_4_reg_1216[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[61]),
        .Q(tmp_4_reg_1216[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_1216_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(grp_fu_760_p2[62]),
        .Q(tmp_4_reg_1216[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_reg_957[0]_i_2 
       (.I0(p_Val2_7_reg_932[57]),
        .O(\tmp_6_reg_957[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_6_reg_957[0]_i_3 
       (.I0(p_Val2_7_reg_932[56]),
        .I1(tmp_cast_12_fu_364_p1[56]),
        .O(\tmp_6_reg_957[0]_i_3_n_0 ));
  FDRE \tmp_6_reg_957_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(r_V_2_tr_0_tr_fu_370_p2[58]),
        .Q(tmp_6_reg_957),
        .R(1'b0));
  CARRY4 \tmp_6_reg_957_reg[0]_i_1 
       (.CI(\r_V_2_tr_0_tr_reg_952_reg[55]_i_1_n_0 ),
        .CO({\NLW_tmp_6_reg_957_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_6_reg_957_reg[0]_i_1_n_2 ,\tmp_6_reg_957_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Val2_7_reg_932[56]}),
        .O({\NLW_tmp_6_reg_957_reg[0]_i_1_O_UNCONNECTED [3],r_V_2_tr_0_tr_fu_370_p2[58:56]}),
        .S({1'b0,1'b1,\tmp_6_reg_957[0]_i_2_n_0 ,\tmp_6_reg_957[0]_i_3_n_0 }));
  FDRE \tmp_7_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[3]),
        .Q(tmp_7_reg_890[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_28),
        .Q(\tmp_7_reg_890_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[13]),
        .Q(tmp_7_reg_890[10]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_18),
        .Q(\tmp_7_reg_890_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[14]),
        .Q(tmp_7_reg_890[11]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_17),
        .Q(\tmp_7_reg_890_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[15]),
        .Q(tmp_7_reg_890[12]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_16),
        .Q(\tmp_7_reg_890_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[16]),
        .Q(tmp_7_reg_890[13]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_15),
        .Q(\tmp_7_reg_890_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[14] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[17]),
        .Q(tmp_7_reg_890[14]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_14),
        .Q(\tmp_7_reg_890_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[15] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[18]),
        .Q(tmp_7_reg_890[15]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_13),
        .Q(\tmp_7_reg_890_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[16] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[19]),
        .Q(tmp_7_reg_890[16]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_12),
        .Q(\tmp_7_reg_890_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[17] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[20]),
        .Q(tmp_7_reg_890[17]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_11),
        .Q(\tmp_7_reg_890_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[18] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[21]),
        .Q(tmp_7_reg_890[18]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_10),
        .Q(\tmp_7_reg_890_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[19] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[22]),
        .Q(tmp_7_reg_890[19]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_9),
        .Q(\tmp_7_reg_890_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[4]),
        .Q(tmp_7_reg_890[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_27),
        .Q(\tmp_7_reg_890_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[20] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[23]),
        .Q(tmp_7_reg_890[20]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_8),
        .Q(\tmp_7_reg_890_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[21] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[24]),
        .Q(tmp_7_reg_890[21]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_7),
        .Q(\tmp_7_reg_890_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[22] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[25]),
        .Q(tmp_7_reg_890[22]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_6),
        .Q(\tmp_7_reg_890_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[23] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[26]),
        .Q(tmp_7_reg_890[23]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_5),
        .Q(\tmp_7_reg_890_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[24] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[27]),
        .Q(tmp_7_reg_890[24]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_4),
        .Q(\tmp_7_reg_890_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[25] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[28]),
        .Q(tmp_7_reg_890[25]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_3),
        .Q(\tmp_7_reg_890_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[26] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[29]),
        .Q(tmp_7_reg_890[26]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_2),
        .Q(\tmp_7_reg_890_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[27] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[30]),
        .Q(tmp_7_reg_890[27]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_1),
        .Q(\tmp_7_reg_890_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[28] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[31]),
        .Q(tmp_7_reg_890[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_7_reg_890_reg[28]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regs_in_V_ce0),
        .Q(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[28]_i_4 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_0),
        .Q(\tmp_7_reg_890_reg[28]_i_4_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[5]),
        .Q(tmp_7_reg_890[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_26),
        .Q(\tmp_7_reg_890_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[6]),
        .Q(tmp_7_reg_890[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_25),
        .Q(\tmp_7_reg_890_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[7]),
        .Q(tmp_7_reg_890[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_24),
        .Q(\tmp_7_reg_890_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[8]),
        .Q(tmp_7_reg_890[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_23),
        .Q(\tmp_7_reg_890_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[9]),
        .Q(tmp_7_reg_890[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_22),
        .Q(\tmp_7_reg_890_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[10]),
        .Q(tmp_7_reg_890[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_21),
        .Q(\tmp_7_reg_890_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[11]),
        .Q(tmp_7_reg_890[8]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_20),
        .Q(\tmp_7_reg_890_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(tmp_7_reg_8900),
        .D(regs_in_V_q0[12]),
        .Q(tmp_7_reg_890[9]),
        .R(1'b0));
  FDRE \tmp_7_reg_890_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\tmp_7_reg_890_reg[28]_i_3_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_19),
        .Q(\tmp_7_reg_890_reg[9]_i_2_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[0]_i_1 
       (.I0(neg_ti2_reg_1101[0]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[0]),
        .O(tmp_8_fu_669_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[10]_i_1 
       (.I0(neg_ti2_reg_1101[10]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[10]),
        .O(tmp_8_fu_669_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[11]_i_1 
       (.I0(neg_ti2_reg_1101[11]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[11]),
        .O(tmp_8_fu_669_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[12]_i_1 
       (.I0(neg_ti2_reg_1101[12]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[12]),
        .O(tmp_8_fu_669_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[13]_i_1 
       (.I0(neg_ti2_reg_1101[13]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[13]),
        .O(tmp_8_fu_669_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[14]_i_1 
       (.I0(neg_ti2_reg_1101[14]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[14]),
        .O(tmp_8_fu_669_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[15]_i_1 
       (.I0(neg_ti2_reg_1101[15]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[15]),
        .O(tmp_8_fu_669_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[16]_i_1 
       (.I0(neg_ti2_reg_1101[16]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[16]),
        .O(tmp_8_fu_669_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[17]_i_1 
       (.I0(neg_ti2_reg_1101[17]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[17]),
        .O(tmp_8_fu_669_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[18]_i_1 
       (.I0(neg_ti2_reg_1101[18]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[18]),
        .O(tmp_8_fu_669_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[19]_i_1 
       (.I0(neg_ti2_reg_1101[19]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[19]),
        .O(tmp_8_fu_669_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[1]_i_1 
       (.I0(neg_ti2_reg_1101[1]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[1]),
        .O(tmp_8_fu_669_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[20]_i_1 
       (.I0(neg_ti2_reg_1101[20]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[20]),
        .O(tmp_8_fu_669_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[21]_i_1 
       (.I0(neg_ti2_reg_1101[21]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[21]),
        .O(tmp_8_fu_669_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[22]_i_1 
       (.I0(neg_ti2_reg_1101[22]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[22]),
        .O(tmp_8_fu_669_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[23]_i_1 
       (.I0(neg_ti2_reg_1101[23]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[23]),
        .O(tmp_8_fu_669_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[24]_i_1 
       (.I0(neg_ti2_reg_1101[24]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[24]),
        .O(tmp_8_fu_669_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[25]_i_1 
       (.I0(neg_ti2_reg_1101[25]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[25]),
        .O(tmp_8_fu_669_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[26]_i_1 
       (.I0(neg_ti2_reg_1101[26]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[26]),
        .O(tmp_8_fu_669_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[27]_i_1 
       (.I0(neg_ti2_reg_1101[27]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[27]),
        .O(tmp_8_fu_669_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[28]_i_1 
       (.I0(neg_ti2_reg_1101[28]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[28]),
        .O(tmp_8_fu_669_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[29]_i_1 
       (.I0(neg_ti2_reg_1101[29]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[29]),
        .O(tmp_8_fu_669_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[2]_i_1 
       (.I0(neg_ti2_reg_1101[2]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[2]),
        .O(tmp_8_fu_669_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[30]_i_1 
       (.I0(neg_ti2_reg_1101[30]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[30]),
        .O(tmp_8_fu_669_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[31]_i_1 
       (.I0(neg_ti2_reg_1101[31]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[31]),
        .O(tmp_8_fu_669_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[32]_i_1 
       (.I0(neg_ti2_reg_1101[32]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[32]),
        .O(tmp_8_fu_669_p3[32]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[33]_i_1 
       (.I0(neg_ti2_reg_1101[33]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[33]),
        .O(tmp_8_fu_669_p3[33]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[34]_i_1 
       (.I0(neg_ti2_reg_1101[34]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[34]),
        .O(tmp_8_fu_669_p3[34]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[35]_i_1 
       (.I0(neg_ti2_reg_1101[35]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[35]),
        .O(tmp_8_fu_669_p3[35]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[36]_i_1 
       (.I0(neg_ti2_reg_1101[36]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[36]),
        .O(tmp_8_fu_669_p3[36]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[37]_i_1 
       (.I0(neg_ti2_reg_1101[37]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[37]),
        .O(tmp_8_fu_669_p3[37]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[38]_i_1 
       (.I0(neg_ti2_reg_1101[38]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[38]),
        .O(tmp_8_fu_669_p3[38]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[39]_i_1 
       (.I0(neg_ti2_reg_1101[39]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[39]),
        .O(tmp_8_fu_669_p3[39]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[3]_i_1 
       (.I0(neg_ti2_reg_1101[3]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[3]),
        .O(tmp_8_fu_669_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[40]_i_1 
       (.I0(neg_ti2_reg_1101[40]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[40]),
        .O(tmp_8_fu_669_p3[40]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[41]_i_1 
       (.I0(neg_ti2_reg_1101[41]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[41]),
        .O(tmp_8_fu_669_p3[41]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[42]_i_1 
       (.I0(neg_ti2_reg_1101[42]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[42]),
        .O(tmp_8_fu_669_p3[42]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[43]_i_1 
       (.I0(neg_ti2_reg_1101[43]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[43]),
        .O(tmp_8_fu_669_p3[43]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[44]_i_1 
       (.I0(neg_ti2_reg_1101[44]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[44]),
        .O(tmp_8_fu_669_p3[44]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[45]_i_1 
       (.I0(neg_ti2_reg_1101[45]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[45]),
        .O(tmp_8_fu_669_p3[45]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[46]_i_1 
       (.I0(neg_ti2_reg_1101[46]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[46]),
        .O(tmp_8_fu_669_p3[46]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[47]_i_1 
       (.I0(neg_ti2_reg_1101[47]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[47]),
        .O(tmp_8_fu_669_p3[47]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[48]_i_1 
       (.I0(neg_ti2_reg_1101[48]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[48]),
        .O(tmp_8_fu_669_p3[48]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[49]_i_1 
       (.I0(neg_ti2_reg_1101[49]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[49]),
        .O(tmp_8_fu_669_p3[49]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[4]_i_1 
       (.I0(neg_ti2_reg_1101[4]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[4]),
        .O(tmp_8_fu_669_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[50]_i_1 
       (.I0(neg_ti2_reg_1101[50]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[50]),
        .O(tmp_8_fu_669_p3[50]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[51]_i_1 
       (.I0(neg_ti2_reg_1101[51]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[51]),
        .O(tmp_8_fu_669_p3[51]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[52]_i_1 
       (.I0(neg_ti2_reg_1101[52]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[52]),
        .O(tmp_8_fu_669_p3[52]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[53]_i_1 
       (.I0(neg_ti2_reg_1101[53]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[53]),
        .O(tmp_8_fu_669_p3[53]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[54]_i_1 
       (.I0(neg_ti2_reg_1101[54]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[54]),
        .O(tmp_8_fu_669_p3[54]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[55]_i_1 
       (.I0(neg_ti2_reg_1101[55]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[55]),
        .O(tmp_8_fu_669_p3[55]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[56]_i_1 
       (.I0(neg_ti2_reg_1101[56]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[56]),
        .O(tmp_8_fu_669_p3[56]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[57]_i_1 
       (.I0(neg_ti2_reg_1101[57]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[56]),
        .O(tmp_8_fu_669_p3[57]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[58]_i_1 
       (.I0(neg_ti2_reg_1101[58]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[56]),
        .O(tmp_8_fu_669_p3[58]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[5]_i_1 
       (.I0(neg_ti2_reg_1101[5]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[5]),
        .O(tmp_8_fu_669_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[6]_i_1 
       (.I0(neg_ti2_reg_1101[6]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[6]),
        .O(tmp_8_fu_669_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[7]_i_1 
       (.I0(neg_ti2_reg_1101[7]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[7]),
        .O(tmp_8_fu_669_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[8]_i_1 
       (.I0(neg_ti2_reg_1101[8]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[8]),
        .O(tmp_8_fu_669_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1141[9]_i_1 
       (.I0(neg_ti2_reg_1101[9]),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .I2(tmp_24_reg_1096[9]),
        .O(tmp_8_fu_669_p3[9]));
  FDRE \tmp_8_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[0]),
        .Q(tmp_8_reg_1141[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[10]),
        .Q(tmp_8_reg_1141[10]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[11]),
        .Q(tmp_8_reg_1141[11]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[12]),
        .Q(tmp_8_reg_1141[12]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[13]),
        .Q(tmp_8_reg_1141[13]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[14]),
        .Q(tmp_8_reg_1141[14]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[15]),
        .Q(tmp_8_reg_1141[15]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[16]),
        .Q(tmp_8_reg_1141[16]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[17]),
        .Q(tmp_8_reg_1141[17]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[18]),
        .Q(tmp_8_reg_1141[18]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[19]),
        .Q(tmp_8_reg_1141[19]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[1]),
        .Q(tmp_8_reg_1141[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[20]),
        .Q(tmp_8_reg_1141[20]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[21]),
        .Q(tmp_8_reg_1141[21]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[22]),
        .Q(tmp_8_reg_1141[22]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[23]),
        .Q(tmp_8_reg_1141[23]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[24]),
        .Q(tmp_8_reg_1141[24]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[25]),
        .Q(tmp_8_reg_1141[25]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[26]),
        .Q(tmp_8_reg_1141[26]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[27]),
        .Q(tmp_8_reg_1141[27]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[28]),
        .Q(tmp_8_reg_1141[28]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[29]),
        .Q(tmp_8_reg_1141[29]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[2]),
        .Q(tmp_8_reg_1141[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[30]),
        .Q(tmp_8_reg_1141[30]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[31]),
        .Q(tmp_8_reg_1141[31]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[32]),
        .Q(tmp_8_reg_1141[32]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[33]),
        .Q(tmp_8_reg_1141[33]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[34]),
        .Q(tmp_8_reg_1141[34]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[35]),
        .Q(tmp_8_reg_1141[35]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[36]),
        .Q(tmp_8_reg_1141[36]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[37]),
        .Q(tmp_8_reg_1141[37]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[38]),
        .Q(tmp_8_reg_1141[38]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[39]),
        .Q(tmp_8_reg_1141[39]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[3]),
        .Q(tmp_8_reg_1141[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[40]),
        .Q(tmp_8_reg_1141[40]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[41]),
        .Q(tmp_8_reg_1141[41]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[42]),
        .Q(tmp_8_reg_1141[42]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[43]),
        .Q(tmp_8_reg_1141[43]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[44]),
        .Q(tmp_8_reg_1141[44]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[45]),
        .Q(tmp_8_reg_1141[45]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[46]),
        .Q(tmp_8_reg_1141[46]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[47]),
        .Q(tmp_8_reg_1141[47]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[48]),
        .Q(tmp_8_reg_1141[48]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[49]),
        .Q(tmp_8_reg_1141[49]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[4]),
        .Q(tmp_8_reg_1141[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[50]),
        .Q(tmp_8_reg_1141[50]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[51]),
        .Q(tmp_8_reg_1141[51]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[52]),
        .Q(tmp_8_reg_1141[52]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[53]),
        .Q(tmp_8_reg_1141[53]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[54]),
        .Q(tmp_8_reg_1141[54]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[55]),
        .Q(tmp_8_reg_1141[55]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[56]),
        .Q(tmp_8_reg_1141[56]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[57]),
        .Q(tmp_8_reg_1141[57]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[58] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[58]),
        .Q(tmp_8_reg_1141[58]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[5]),
        .Q(tmp_8_reg_1141[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[6]),
        .Q(tmp_8_reg_1141[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[7]),
        .Q(tmp_8_reg_1141[7]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[8]),
        .Q(tmp_8_reg_1141[8]),
        .R(1'b0));
  FDRE \tmp_8_reg_1141_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_3_cast1_reg_11260),
        .D(tmp_8_fu_669_p3[9]),
        .Q(tmp_8_reg_1141[9]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[3]),
        .Q(tmp_reg_863[0]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[10] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[13]),
        .Q(tmp_reg_863[10]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[11] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[14]),
        .Q(tmp_reg_863[11]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[12] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[15]),
        .Q(tmp_reg_863[12]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[13] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[16]),
        .Q(tmp_reg_863[13]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[14] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[17]),
        .Q(tmp_reg_863[14]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[15] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[18]),
        .Q(tmp_reg_863[15]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[16] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[19]),
        .Q(tmp_reg_863[16]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[17] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[20]),
        .Q(tmp_reg_863[17]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[18] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[21]),
        .Q(tmp_reg_863[18]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[19] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[22]),
        .Q(tmp_reg_863[19]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[1] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[4]),
        .Q(tmp_reg_863[1]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[20] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[23]),
        .Q(tmp_reg_863[20]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[21] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[24]),
        .Q(tmp_reg_863[21]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[22] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[25]),
        .Q(tmp_reg_863[22]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[23] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[26]),
        .Q(tmp_reg_863[23]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[24] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[27]),
        .Q(tmp_reg_863[24]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[25] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[28]),
        .Q(tmp_reg_863[25]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[26] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[29]),
        .Q(tmp_reg_863[26]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[27] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[30]),
        .Q(tmp_reg_863[27]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[28] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[31]),
        .Q(tmp_reg_863[28]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[2] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[5]),
        .Q(tmp_reg_863[2]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[3] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[6]),
        .Q(tmp_reg_863[3]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[4] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[7]),
        .Q(tmp_reg_863[4]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[5] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[8]),
        .Q(tmp_reg_863[5]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[6] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[9]),
        .Q(tmp_reg_863[6]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[7] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[10]),
        .Q(tmp_reg_863[7]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[8] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[11]),
        .Q(tmp_reg_863[8]),
        .R(1'b0));
  FDRE \tmp_reg_863_reg[9] 
       (.C(ap_clk),
        .CE(regs_in_V_ce03),
        .D(regs_in_V_q0[12]),
        .Q(tmp_reg_863[9]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[56]),
        .Q(tmp_s_reg_1206[56]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[57]),
        .Q(tmp_s_reg_1206[57]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[58] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[58]),
        .Q(tmp_s_reg_1206[58]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[59] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[59]),
        .Q(tmp_s_reg_1206[59]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[60] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[60]),
        .Q(tmp_s_reg_1206[60]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[61] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[61]),
        .Q(tmp_s_reg_1206[61]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[62] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[62]),
        .Q(tmp_s_reg_1206[62]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[63] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[63]),
        .Q(tmp_s_reg_1206[63]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[64] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[64]),
        .Q(tmp_s_reg_1206[64]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[65] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[65]),
        .Q(tmp_s_reg_1206[65]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[66] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[66]),
        .Q(tmp_s_reg_1206[66]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[67] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[67]),
        .Q(tmp_s_reg_1206[67]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[68] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[68]),
        .Q(tmp_s_reg_1206[68]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[69] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[69]),
        .Q(tmp_s_reg_1206[69]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[70] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[70]),
        .Q(tmp_s_reg_1206[70]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[71] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[71]),
        .Q(tmp_s_reg_1206[71]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[72] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[72]),
        .Q(tmp_s_reg_1206[72]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[73] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[73]),
        .Q(tmp_s_reg_1206[73]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[74] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[74]),
        .Q(tmp_s_reg_1206[74]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[75] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[75]),
        .Q(tmp_s_reg_1206[75]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[76] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[76]),
        .Q(tmp_s_reg_1206[76]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[77] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[77]),
        .Q(tmp_s_reg_1206[77]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[78] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[78]),
        .Q(tmp_s_reg_1206[78]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[79] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[79]),
        .Q(tmp_s_reg_1206[79]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[80] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[80]),
        .Q(tmp_s_reg_1206[80]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[81] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[81]),
        .Q(tmp_s_reg_1206[81]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[82] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[82]),
        .Q(tmp_s_reg_1206[82]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[83] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[83]),
        .Q(tmp_s_reg_1206[83]),
        .R(1'b0));
  FDRE \tmp_s_reg_1206_reg[84] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_s_fu_753_p3[84]),
        .Q(tmp_s_reg_1206[84]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    D,
    out,
    ap_block_pp0_stage0_01001,
    ap_start,
    ap_enable_reg_pp0_iter0,
    int_ap_idle_reg_0,
    s_axi_AXILiteS_RDATA,
    int_regs_in_V_ce1,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RVALID,
    interrupt,
    ap_clk,
    ADDRARDADDR,
    s_axi_AXILiteS_WDATA,
    SR,
    ap_ready,
    \tmp_7_reg_890_reg[28]_i_3 ,
    \tmp_7_reg_890_reg[0]_i_2 ,
    \tmp_7_reg_890_reg[1]_i_2 ,
    \tmp_7_reg_890_reg[2]_i_2 ,
    \tmp_7_reg_890_reg[3]_i_2 ,
    \tmp_7_reg_890_reg[4]_i_2 ,
    \tmp_7_reg_890_reg[5]_i_2 ,
    \tmp_7_reg_890_reg[6]_i_2 ,
    \tmp_7_reg_890_reg[7]_i_2 ,
    \tmp_7_reg_890_reg[8]_i_2 ,
    \tmp_7_reg_890_reg[9]_i_2 ,
    \tmp_7_reg_890_reg[10]_i_2 ,
    \tmp_7_reg_890_reg[11]_i_2 ,
    \tmp_7_reg_890_reg[12]_i_2 ,
    \tmp_7_reg_890_reg[13]_i_2 ,
    \tmp_7_reg_890_reg[14]_i_2 ,
    \tmp_7_reg_890_reg[15]_i_2 ,
    \tmp_7_reg_890_reg[16]_i_2 ,
    \tmp_7_reg_890_reg[17]_i_2 ,
    \tmp_7_reg_890_reg[18]_i_2 ,
    \tmp_7_reg_890_reg[19]_i_2 ,
    \tmp_7_reg_890_reg[20]_i_2 ,
    \tmp_7_reg_890_reg[21]_i_2 ,
    \tmp_7_reg_890_reg[22]_i_2 ,
    \tmp_7_reg_890_reg[23]_i_2 ,
    \tmp_7_reg_890_reg[24]_i_2 ,
    \tmp_7_reg_890_reg[25]_i_2 ,
    \tmp_7_reg_890_reg[26]_i_2 ,
    \tmp_7_reg_890_reg[27]_i_2 ,
    \tmp_7_reg_890_reg[28]_i_4 ,
    \rdata_reg[31]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    ap_enable_reg_pp0_iter7_reg,
    ce5,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    m_V_BVALID,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter6_reg,
    ap_enable_reg_pp0_iter5,
    s_axi_AXILiteS_BREADY,
    \ap_CS_fsm_reg[5] ,
    s_axi_AXILiteS_ARVALID,
    \rdata_reg[0]_i_3 ,
    s_axi_AXILiteS_ARADDR,
    \rdata_reg[1]_i_5 ,
    \rdata_reg[2]_i_2 ,
    \rdata_reg[3]_i_2 ,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_RREADY);
  output [28:0]DOADO;
  output [31:0]DOBDO;
  output [28:0]D;
  output [2:0]out;
  output ap_block_pp0_stage0_01001;
  output ap_start;
  output ap_enable_reg_pp0_iter0;
  output int_ap_idle_reg_0;
  output [31:0]s_axi_AXILiteS_RDATA;
  output int_regs_in_V_ce1;
  output s_axi_AXILiteS_ARREADY;
  output s_axi_AXILiteS_RVALID;
  output interrupt;
  input ap_clk;
  input [0:0]ADDRARDADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [0:0]SR;
  input ap_ready;
  input \tmp_7_reg_890_reg[28]_i_3 ;
  input \tmp_7_reg_890_reg[0]_i_2 ;
  input \tmp_7_reg_890_reg[1]_i_2 ;
  input \tmp_7_reg_890_reg[2]_i_2 ;
  input \tmp_7_reg_890_reg[3]_i_2 ;
  input \tmp_7_reg_890_reg[4]_i_2 ;
  input \tmp_7_reg_890_reg[5]_i_2 ;
  input \tmp_7_reg_890_reg[6]_i_2 ;
  input \tmp_7_reg_890_reg[7]_i_2 ;
  input \tmp_7_reg_890_reg[8]_i_2 ;
  input \tmp_7_reg_890_reg[9]_i_2 ;
  input \tmp_7_reg_890_reg[10]_i_2 ;
  input \tmp_7_reg_890_reg[11]_i_2 ;
  input \tmp_7_reg_890_reg[12]_i_2 ;
  input \tmp_7_reg_890_reg[13]_i_2 ;
  input \tmp_7_reg_890_reg[14]_i_2 ;
  input \tmp_7_reg_890_reg[15]_i_2 ;
  input \tmp_7_reg_890_reg[16]_i_2 ;
  input \tmp_7_reg_890_reg[17]_i_2 ;
  input \tmp_7_reg_890_reg[18]_i_2 ;
  input \tmp_7_reg_890_reg[19]_i_2 ;
  input \tmp_7_reg_890_reg[20]_i_2 ;
  input \tmp_7_reg_890_reg[21]_i_2 ;
  input \tmp_7_reg_890_reg[22]_i_2 ;
  input \tmp_7_reg_890_reg[23]_i_2 ;
  input \tmp_7_reg_890_reg[24]_i_2 ;
  input \tmp_7_reg_890_reg[25]_i_2 ;
  input \tmp_7_reg_890_reg[26]_i_2 ;
  input \tmp_7_reg_890_reg[27]_i_2 ;
  input \tmp_7_reg_890_reg[28]_i_4 ;
  input \rdata_reg[31]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input ap_enable_reg_pp0_iter7_reg;
  input ce5;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input m_V_BVALID;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter6_reg;
  input ap_enable_reg_pp0_iter5;
  input s_axi_AXILiteS_BREADY;
  input \ap_CS_fsm_reg[5] ;
  input s_axi_AXILiteS_ARVALID;
  input \rdata_reg[0]_i_3 ;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input \rdata_reg[1]_i_5 ;
  input \rdata_reg[2]_i_2 ;
  input \rdata_reg[3]_i_2 ;
  input \rdata_reg[7]_i_4 ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_RREADY;

  wire \/FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_0 ;
  wire [0:0]ADDRARDADDR;
  wire [28:0]D;
  wire [28:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_enable_reg_pp0_iter7_reg;
  wire ap_idle;
  wire ap_ready;
  wire ap_start;
  wire ar_hs;
  wire aw_hs;
  wire ce5;
  wire [7:7]data0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_idle;
  wire int_ap_idle_reg_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_regs_in_V_ce1;
  wire int_regs_in_V_n_117;
  wire int_regs_in_V_n_118;
  wire int_regs_in_V_n_119;
  wire int_regs_in_V_n_120;
  wire int_regs_in_V_n_121;
  wire [31:4]int_regs_in_V_q1;
  wire int_regs_in_V_read;
  wire int_regs_in_V_read0;
  wire int_regs_in_V_write_i_1_n_0;
  wire int_regs_in_V_write_reg_n_0;
  wire interrupt;
  wire m_V_BVALID;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [1:0]p_0_in;
  wire p_1_in;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_5 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_2 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_2 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \tmp_7_reg_890_reg[0]_i_2 ;
  wire \tmp_7_reg_890_reg[10]_i_2 ;
  wire \tmp_7_reg_890_reg[11]_i_2 ;
  wire \tmp_7_reg_890_reg[12]_i_2 ;
  wire \tmp_7_reg_890_reg[13]_i_2 ;
  wire \tmp_7_reg_890_reg[14]_i_2 ;
  wire \tmp_7_reg_890_reg[15]_i_2 ;
  wire \tmp_7_reg_890_reg[16]_i_2 ;
  wire \tmp_7_reg_890_reg[17]_i_2 ;
  wire \tmp_7_reg_890_reg[18]_i_2 ;
  wire \tmp_7_reg_890_reg[19]_i_2 ;
  wire \tmp_7_reg_890_reg[1]_i_2 ;
  wire \tmp_7_reg_890_reg[20]_i_2 ;
  wire \tmp_7_reg_890_reg[21]_i_2 ;
  wire \tmp_7_reg_890_reg[22]_i_2 ;
  wire \tmp_7_reg_890_reg[23]_i_2 ;
  wire \tmp_7_reg_890_reg[24]_i_2 ;
  wire \tmp_7_reg_890_reg[25]_i_2 ;
  wire \tmp_7_reg_890_reg[26]_i_2 ;
  wire \tmp_7_reg_890_reg[27]_i_2 ;
  wire \tmp_7_reg_890_reg[28]_i_3 ;
  wire \tmp_7_reg_890_reg[28]_i_4 ;
  wire \tmp_7_reg_890_reg[2]_i_2 ;
  wire \tmp_7_reg_890_reg[3]_i_2 ;
  wire \tmp_7_reg_890_reg[4]_i_2 ;
  wire \tmp_7_reg_890_reg[5]_i_2 ;
  wire \tmp_7_reg_890_reg[6]_i_2 ;
  wire \tmp_7_reg_890_reg[7]_i_2 ;
  wire \tmp_7_reg_890_reg[8]_i_2 ;
  wire \tmp_7_reg_890_reg[9]_i_2 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[4] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT4 #(
    .INIT(16'hD5C0)) 
    int_ap_done_i_1
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(ce5),
        .I3(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    int_ap_idle_i_1
       (.I0(ap_enable_reg_pp0_iter7_reg),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(int_ap_idle_reg_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter6_reg),
        .I5(ap_enable_reg_pp0_iter5),
        .O(int_ap_idle_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SR));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8CCCCC)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(int_ap_start3_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(p_0_in[0]),
        .I1(s_axi_AXILiteS_WDATA[0]),
        .I2(p_0_in[1]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ce5),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram int_regs_in_V
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q[3:1]),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .data0(data0),
        .int_ap_done(int_ap_done),
        .int_ap_idle(int_ap_idle),
        .int_ap_ready(int_ap_ready),
        .\int_ier_reg[0] (\rdata[0]_i_2_n_0 ),
        .\int_ier_reg[1] (\rdata[1]_i_3_n_0 ),
        .int_regs_in_V_q1({int_regs_in_V_q1[31:8],int_regs_in_V_q1[6:4]}),
        .int_regs_in_V_write_reg(int_regs_in_V_write_reg_n_0),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_5 (\rdata_reg[1]_i_5 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_2 (\rdata_reg[2]_i_2 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5 ),
        .\rdata_reg[3]_i_2 (\rdata_reg[3]_i_2 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7] ({int_regs_in_V_n_117,int_regs_in_V_n_118,int_regs_in_V_n_119,int_regs_in_V_n_120,int_regs_in_V_n_121}),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .rstate(rstate),
        .\rstate_reg[1] (\rdata[1]_i_4_n_0 ),
        .\rstate_reg[1]_0 (\rdata[7]_i_2_n_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR[3:2]),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\tmp_7_reg_890_reg[0]_i_2 (\tmp_7_reg_890_reg[0]_i_2 ),
        .\tmp_7_reg_890_reg[10]_i_2 (\tmp_7_reg_890_reg[10]_i_2 ),
        .\tmp_7_reg_890_reg[11]_i_2 (\tmp_7_reg_890_reg[11]_i_2 ),
        .\tmp_7_reg_890_reg[12]_i_2 (\tmp_7_reg_890_reg[12]_i_2 ),
        .\tmp_7_reg_890_reg[13]_i_2 (\tmp_7_reg_890_reg[13]_i_2 ),
        .\tmp_7_reg_890_reg[14]_i_2 (\tmp_7_reg_890_reg[14]_i_2 ),
        .\tmp_7_reg_890_reg[15]_i_2 (\tmp_7_reg_890_reg[15]_i_2 ),
        .\tmp_7_reg_890_reg[16]_i_2 (\tmp_7_reg_890_reg[16]_i_2 ),
        .\tmp_7_reg_890_reg[17]_i_2 (\tmp_7_reg_890_reg[17]_i_2 ),
        .\tmp_7_reg_890_reg[18]_i_2 (\tmp_7_reg_890_reg[18]_i_2 ),
        .\tmp_7_reg_890_reg[19]_i_2 (\tmp_7_reg_890_reg[19]_i_2 ),
        .\tmp_7_reg_890_reg[1]_i_2 (\tmp_7_reg_890_reg[1]_i_2 ),
        .\tmp_7_reg_890_reg[20]_i_2 (\tmp_7_reg_890_reg[20]_i_2 ),
        .\tmp_7_reg_890_reg[21]_i_2 (\tmp_7_reg_890_reg[21]_i_2 ),
        .\tmp_7_reg_890_reg[22]_i_2 (\tmp_7_reg_890_reg[22]_i_2 ),
        .\tmp_7_reg_890_reg[23]_i_2 (\tmp_7_reg_890_reg[23]_i_2 ),
        .\tmp_7_reg_890_reg[24]_i_2 (\tmp_7_reg_890_reg[24]_i_2 ),
        .\tmp_7_reg_890_reg[25]_i_2 (\tmp_7_reg_890_reg[25]_i_2 ),
        .\tmp_7_reg_890_reg[26]_i_2 (\tmp_7_reg_890_reg[26]_i_2 ),
        .\tmp_7_reg_890_reg[27]_i_2 (\tmp_7_reg_890_reg[27]_i_2 ),
        .\tmp_7_reg_890_reg[28]_i_3 (\tmp_7_reg_890_reg[28]_i_3 ),
        .\tmp_7_reg_890_reg[28]_i_4 (\tmp_7_reg_890_reg[28]_i_4 ),
        .\tmp_7_reg_890_reg[2]_i_2 (\tmp_7_reg_890_reg[2]_i_2 ),
        .\tmp_7_reg_890_reg[3]_i_2 (\tmp_7_reg_890_reg[3]_i_2 ),
        .\tmp_7_reg_890_reg[4]_i_2 (\tmp_7_reg_890_reg[4]_i_2 ),
        .\tmp_7_reg_890_reg[5]_i_2 (\tmp_7_reg_890_reg[5]_i_2 ),
        .\tmp_7_reg_890_reg[6]_i_2 (\tmp_7_reg_890_reg[6]_i_2 ),
        .\tmp_7_reg_890_reg[7]_i_2 (\tmp_7_reg_890_reg[7]_i_2 ),
        .\tmp_7_reg_890_reg[8]_i_2 (\tmp_7_reg_890_reg[8]_i_2 ),
        .\tmp_7_reg_890_reg[9]_i_2 (\tmp_7_reg_890_reg[9]_i_2 ),
        .\waddr_reg[3] (p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_regs_in_V_read_i_1
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .O(int_regs_in_V_read0));
  FDRE int_regs_in_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_read0),
        .Q(int_regs_in_V_read),
        .R(SR));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    int_regs_in_V_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[4]),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(int_regs_in_V_write_reg_n_0),
        .O(int_regs_in_V_write_i_1_n_0));
  FDRE int_regs_in_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_write_i_1_n_0),
        .Q(int_regs_in_V_write_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(ap_start),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[1]_i_3 
       (.I0(\int_ier_reg_n_0_[1] ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(p_1_in),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_1 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF02)) 
    \rdata[31]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_regs_in_V_read),
        .O(\rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h888888F8)) 
    \rdata[31]_i_6 
       (.I0(int_regs_in_V_write_reg_n_0),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .O(int_regs_in_V_ce1));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(ar_hs),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[7]_i_3 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_121),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_120),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_119),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_118),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_117),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_q1[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \rstate[0]_i_1 
       (.I0(int_regs_in_V_read),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(rstate[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_regs_in_V_read),
        .O(s_axi_AXILiteS_RVALID));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \tmp_s_reg_1206[84]_i_2 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(m_V_BVALID),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .O(ap_block_pp0_stage0_01001));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    int_regs_in_V_q1,
    \rdata_reg[7] ,
    ap_clk,
    ADDRARDADDR,
    s_axi_AXILiteS_WDATA,
    \tmp_7_reg_890_reg[28]_i_3 ,
    \tmp_7_reg_890_reg[0]_i_2 ,
    \tmp_7_reg_890_reg[1]_i_2 ,
    \tmp_7_reg_890_reg[2]_i_2 ,
    \tmp_7_reg_890_reg[3]_i_2 ,
    \tmp_7_reg_890_reg[4]_i_2 ,
    \tmp_7_reg_890_reg[5]_i_2 ,
    \tmp_7_reg_890_reg[6]_i_2 ,
    \tmp_7_reg_890_reg[7]_i_2 ,
    \tmp_7_reg_890_reg[8]_i_2 ,
    \tmp_7_reg_890_reg[9]_i_2 ,
    \tmp_7_reg_890_reg[10]_i_2 ,
    \tmp_7_reg_890_reg[11]_i_2 ,
    \tmp_7_reg_890_reg[12]_i_2 ,
    \tmp_7_reg_890_reg[13]_i_2 ,
    \tmp_7_reg_890_reg[14]_i_2 ,
    \tmp_7_reg_890_reg[15]_i_2 ,
    \tmp_7_reg_890_reg[16]_i_2 ,
    \tmp_7_reg_890_reg[17]_i_2 ,
    \tmp_7_reg_890_reg[18]_i_2 ,
    \tmp_7_reg_890_reg[19]_i_2 ,
    \tmp_7_reg_890_reg[20]_i_2 ,
    \tmp_7_reg_890_reg[21]_i_2 ,
    \tmp_7_reg_890_reg[22]_i_2 ,
    \tmp_7_reg_890_reg[23]_i_2 ,
    \tmp_7_reg_890_reg[24]_i_2 ,
    \tmp_7_reg_890_reg[25]_i_2 ,
    \tmp_7_reg_890_reg[26]_i_2 ,
    \tmp_7_reg_890_reg[27]_i_2 ,
    \tmp_7_reg_890_reg[28]_i_4 ,
    \rdata_reg[31]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    Q,
    \int_ier_reg[0] ,
    \rstate_reg[1] ,
    ar_hs,
    \rdata_reg[0]_i_3 ,
    \int_ier_reg[1] ,
    int_ap_done,
    s_axi_AXILiteS_ARADDR,
    \rdata_reg[1]_i_5 ,
    s_axi_AXILiteS_ARVALID,
    rstate,
    int_ap_idle,
    \rstate_reg[1]_0 ,
    \rdata_reg[2]_i_2 ,
    int_ap_ready,
    \rdata_reg[3]_i_2 ,
    data0,
    \rdata_reg[7]_i_4 ,
    \waddr_reg[3] ,
    int_regs_in_V_write_reg,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WSTRB);
  output [28:0]DOADO;
  output [31:0]DOBDO;
  output [28:0]D;
  output [26:0]int_regs_in_V_q1;
  output [4:0]\rdata_reg[7] ;
  input ap_clk;
  input [0:0]ADDRARDADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \tmp_7_reg_890_reg[28]_i_3 ;
  input \tmp_7_reg_890_reg[0]_i_2 ;
  input \tmp_7_reg_890_reg[1]_i_2 ;
  input \tmp_7_reg_890_reg[2]_i_2 ;
  input \tmp_7_reg_890_reg[3]_i_2 ;
  input \tmp_7_reg_890_reg[4]_i_2 ;
  input \tmp_7_reg_890_reg[5]_i_2 ;
  input \tmp_7_reg_890_reg[6]_i_2 ;
  input \tmp_7_reg_890_reg[7]_i_2 ;
  input \tmp_7_reg_890_reg[8]_i_2 ;
  input \tmp_7_reg_890_reg[9]_i_2 ;
  input \tmp_7_reg_890_reg[10]_i_2 ;
  input \tmp_7_reg_890_reg[11]_i_2 ;
  input \tmp_7_reg_890_reg[12]_i_2 ;
  input \tmp_7_reg_890_reg[13]_i_2 ;
  input \tmp_7_reg_890_reg[14]_i_2 ;
  input \tmp_7_reg_890_reg[15]_i_2 ;
  input \tmp_7_reg_890_reg[16]_i_2 ;
  input \tmp_7_reg_890_reg[17]_i_2 ;
  input \tmp_7_reg_890_reg[18]_i_2 ;
  input \tmp_7_reg_890_reg[19]_i_2 ;
  input \tmp_7_reg_890_reg[20]_i_2 ;
  input \tmp_7_reg_890_reg[21]_i_2 ;
  input \tmp_7_reg_890_reg[22]_i_2 ;
  input \tmp_7_reg_890_reg[23]_i_2 ;
  input \tmp_7_reg_890_reg[24]_i_2 ;
  input \tmp_7_reg_890_reg[25]_i_2 ;
  input \tmp_7_reg_890_reg[26]_i_2 ;
  input \tmp_7_reg_890_reg[27]_i_2 ;
  input \tmp_7_reg_890_reg[28]_i_4 ;
  input \rdata_reg[31]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input [2:0]Q;
  input \int_ier_reg[0] ;
  input \rstate_reg[1] ;
  input ar_hs;
  input \rdata_reg[0]_i_3 ;
  input \int_ier_reg[1] ;
  input int_ap_done;
  input [1:0]s_axi_AXILiteS_ARADDR;
  input \rdata_reg[1]_i_5 ;
  input s_axi_AXILiteS_ARVALID;
  input [1:0]rstate;
  input int_ap_idle;
  input \rstate_reg[1]_0 ;
  input \rdata_reg[2]_i_2 ;
  input int_ap_ready;
  input \rdata_reg[3]_i_2 ;
  input [0:0]data0;
  input \rdata_reg[7]_i_4 ;
  input [1:0]\waddr_reg[3] ;
  input int_regs_in_V_write_reg;
  input s_axi_AXILiteS_WVALID;
  input [3:0]s_axi_AXILiteS_WSTRB;

  wire [0:0]ADDRARDADDR;
  wire [28:0]D;
  wire [28:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire [0:0]data0;
  wire \gen_write[1].mem_reg_i_2_n_0 ;
  wire \gen_write[1].mem_reg_i_5_n_0 ;
  wire \gen_write[1].mem_reg_i_6_n_0 ;
  wire \gen_write[1].mem_reg_i_7_n_0 ;
  wire \gen_write[1].mem_reg_i_8_n_0 ;
  wire \gen_write[1].mem_reg_n_50 ;
  wire \gen_write[1].mem_reg_n_51 ;
  wire \gen_write[1].mem_reg_n_52 ;
  wire int_ap_done;
  wire int_ap_idle;
  wire int_ap_ready;
  wire \int_ier_reg[0] ;
  wire \int_ier_reg[1] ;
  wire [1:0]int_regs_in_V_address1;
  wire [26:0]int_regs_in_V_q1;
  wire int_regs_in_V_write_reg;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_5 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_2 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_2 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire [4:0]\rdata_reg[7] ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire \rstate_reg[1] ;
  wire \rstate_reg[1]_0 ;
  wire [1:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \tmp_7_reg_890_reg[0]_i_2 ;
  wire \tmp_7_reg_890_reg[10]_i_2 ;
  wire \tmp_7_reg_890_reg[11]_i_2 ;
  wire \tmp_7_reg_890_reg[12]_i_2 ;
  wire \tmp_7_reg_890_reg[13]_i_2 ;
  wire \tmp_7_reg_890_reg[14]_i_2 ;
  wire \tmp_7_reg_890_reg[15]_i_2 ;
  wire \tmp_7_reg_890_reg[16]_i_2 ;
  wire \tmp_7_reg_890_reg[17]_i_2 ;
  wire \tmp_7_reg_890_reg[18]_i_2 ;
  wire \tmp_7_reg_890_reg[19]_i_2 ;
  wire \tmp_7_reg_890_reg[1]_i_2 ;
  wire \tmp_7_reg_890_reg[20]_i_2 ;
  wire \tmp_7_reg_890_reg[21]_i_2 ;
  wire \tmp_7_reg_890_reg[22]_i_2 ;
  wire \tmp_7_reg_890_reg[23]_i_2 ;
  wire \tmp_7_reg_890_reg[24]_i_2 ;
  wire \tmp_7_reg_890_reg[25]_i_2 ;
  wire \tmp_7_reg_890_reg[26]_i_2 ;
  wire \tmp_7_reg_890_reg[27]_i_2 ;
  wire \tmp_7_reg_890_reg[28]_i_3 ;
  wire \tmp_7_reg_890_reg[28]_i_4 ;
  wire \tmp_7_reg_890_reg[2]_i_2 ;
  wire \tmp_7_reg_890_reg[3]_i_2 ;
  wire \tmp_7_reg_890_reg[4]_i_2 ;
  wire \tmp_7_reg_890_reg[5]_i_2 ;
  wire \tmp_7_reg_890_reg[6]_i_2 ;
  wire \tmp_7_reg_890_reg[7]_i_2 ;
  wire \tmp_7_reg_890_reg[8]_i_2 ;
  wire \tmp_7_reg_890_reg[9]_i_2 ;
  wire [1:0]\waddr_reg[3] ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "3" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,\gen_write[1].mem_reg_i_2_n_0 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_regs_in_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_AXILiteS_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({DOADO,\gen_write[1].mem_reg_n_50 ,\gen_write[1].mem_reg_n_51 ,\gen_write[1].mem_reg_n_52 }),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_5_n_0 ,\gen_write[1].mem_reg_i_6_n_0 ,\gen_write[1].mem_reg_i_7_n_0 ,\gen_write[1].mem_reg_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hF1)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\gen_write[1].mem_reg_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(\waddr_reg[3] [1]),
        .O(int_regs_in_V_address1[1]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(\waddr_reg[3] [0]),
        .O(int_regs_in_V_address1[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(int_regs_in_V_write_reg),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_WSTRB[3]),
        .O(\gen_write[1].mem_reg_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(int_regs_in_V_write_reg),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_WSTRB[2]),
        .O(\gen_write[1].mem_reg_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(int_regs_in_V_write_reg),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_WSTRB[1]),
        .O(\gen_write[1].mem_reg_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(int_regs_in_V_write_reg),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(\gen_write[1].mem_reg_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[0]_i_1 
       (.I0(\int_ier_reg[0] ),
        .I1(\rstate_reg[1] ),
        .I2(ar_hs),
        .I3(DOBDO[0]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[0]_i_3 ),
        .O(\rdata_reg[7] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[10]_i_2 ),
        .O(int_regs_in_V_q1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[11]_i_2 ),
        .O(int_regs_in_V_q1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[12]_i_2 ),
        .O(int_regs_in_V_q1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[13]_i_2 ),
        .O(int_regs_in_V_q1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[14]_i_2 ),
        .O(int_regs_in_V_q1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[15]_i_2 ),
        .O(int_regs_in_V_q1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[16]_i_2 ),
        .O(int_regs_in_V_q1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[17]_i_2 ),
        .O(int_regs_in_V_q1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[18]_i_2 ),
        .O(int_regs_in_V_q1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[19]_i_2 ),
        .O(int_regs_in_V_q1[14]));
  LUT6 #(
    .INIT(64'hEEEEEEFEAAAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\int_ier_reg[1] ),
        .I2(int_ap_done),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .I5(\rstate_reg[1] ),
        .O(\rdata_reg[7] [1]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[1]_i_5 ),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(DOBDO[1]),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[20]_i_2 ),
        .O(int_regs_in_V_q1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[21]_i_2 ),
        .O(int_regs_in_V_q1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[22]_i_2 ),
        .O(int_regs_in_V_q1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[23]_i_2 ),
        .O(int_regs_in_V_q1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[24]_i_2 ),
        .O(int_regs_in_V_q1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[25]_i_2 ),
        .O(int_regs_in_V_q1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[26]_i_2 ),
        .O(int_regs_in_V_q1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[27]_i_2 ),
        .O(int_regs_in_V_q1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[28]_i_2 ),
        .O(int_regs_in_V_q1[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[29]_i_2 ),
        .O(int_regs_in_V_q1[24]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[2]_i_1 
       (.I0(int_ap_idle),
        .I1(\rstate_reg[1]_0 ),
        .I2(ar_hs),
        .I3(DOBDO[2]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[2]_i_2 ),
        .O(\rdata_reg[7] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[30]_i_2 ),
        .O(int_regs_in_V_q1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[31]_i_5 ),
        .O(int_regs_in_V_q1[26]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready),
        .I1(\rstate_reg[1]_0 ),
        .I2(ar_hs),
        .I3(DOBDO[3]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[3]_i_2 ),
        .O(\rdata_reg[7] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[4]_i_2 ),
        .O(int_regs_in_V_q1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[5]_i_2 ),
        .O(int_regs_in_V_q1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[6]_i_2 ),
        .O(int_regs_in_V_q1[2]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[7]_i_1 
       (.I0(data0),
        .I1(\rstate_reg[1]_0 ),
        .I2(ar_hs),
        .I3(DOBDO[7]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[7]_i_4 ),
        .O(\rdata_reg[7] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[8]_i_2 ),
        .O(int_regs_in_V_q1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[9]_i_2 ),
        .O(int_regs_in_V_q1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[0]_i_2 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[10]_i_1 
       (.I0(DOADO[10]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[10]_i_2 ),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[11]_i_1 
       (.I0(DOADO[11]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[11]_i_2 ),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[12]_i_1 
       (.I0(DOADO[12]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[12]_i_2 ),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[13]_i_1 
       (.I0(DOADO[13]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[13]_i_2 ),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[14]_i_1 
       (.I0(DOADO[14]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[14]_i_2 ),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[15]_i_1 
       (.I0(DOADO[15]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[15]_i_2 ),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[16]_i_1 
       (.I0(DOADO[16]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[16]_i_2 ),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[17]_i_1 
       (.I0(DOADO[17]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[17]_i_2 ),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[18]_i_1 
       (.I0(DOADO[18]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[18]_i_2 ),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[19]_i_1 
       (.I0(DOADO[19]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[19]_i_2 ),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[1]_i_2 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[20]_i_1 
       (.I0(DOADO[20]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[20]_i_2 ),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[21]_i_1 
       (.I0(DOADO[21]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[21]_i_2 ),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[22]_i_1 
       (.I0(DOADO[22]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[22]_i_2 ),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[23]_i_1 
       (.I0(DOADO[23]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[23]_i_2 ),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[24]_i_1 
       (.I0(DOADO[24]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[24]_i_2 ),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[25]_i_1 
       (.I0(DOADO[25]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[25]_i_2 ),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[26]_i_1 
       (.I0(DOADO[26]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[26]_i_2 ),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[27]_i_1 
       (.I0(DOADO[27]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[27]_i_2 ),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[28]_i_2 
       (.I0(DOADO[28]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[28]_i_4 ),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[2]_i_2 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[3]_i_2 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[4]_i_2 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[5]_i_2 ),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[6]_i_2 ),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[7]_i_2 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[8]_i_1 
       (.I0(DOADO[8]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[8]_i_2 ),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_890[9]_i_1 
       (.I0(DOADO[9]),
        .I1(\tmp_7_reg_890_reg[28]_i_3 ),
        .I2(\tmp_7_reg_890_reg[9]_i_2 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW
   (ain_s1,
    D,
    E,
    Q,
    ap_clk,
    \tmp_15_cast_reg_1196_reg[84] );
  output [28:0]ain_s1;
  output [31:0]D;
  input [0:0]E;
  input [28:0]Q;
  input ap_clk;
  input [31:0]\tmp_15_cast_reg_1196_reg[84] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;
  wire [31:0]\tmp_15_cast_reg_1196_reg[84] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_31 mixer_add_85ns_85lbW_AddSubnS_2_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .\tmp_15_cast_reg_1196_reg[84] (\tmp_15_cast_reg_1196_reg[84] ));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_0
   (D,
    E,
    Q,
    ap_clk,
    ain_s1);
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]ain_s1;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_29 mixer_add_85ns_85lbW_AddSubnS_2_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_1
   (D,
    E,
    Q,
    ap_clk,
    ain_s1);
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]ain_s1;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_27 mixer_add_85ns_85lbW_AddSubnS_2_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_2
   (ain_s1,
    D,
    E,
    Q,
    ap_clk,
    \p_Val2_9_3_reg_1242_reg[84] );
  output [28:0]ain_s1;
  output [31:0]D;
  input [0:0]E;
  input [28:0]Q;
  input ap_clk;
  input [31:0]\p_Val2_9_3_reg_1242_reg[84] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;
  wire [31:0]\p_Val2_9_3_reg_1242_reg[84] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_25 mixer_add_85ns_85lbW_AddSubnS_2_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk),
        .\p_Val2_9_3_reg_1242_reg[84] (\p_Val2_9_3_reg_1242_reg[84] ));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_3
   (D,
    E,
    Q,
    ap_clk,
    ain_s1);
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]ain_s1;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_23 mixer_add_85ns_85lbW_AddSubnS_2_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ain_s1(ain_s1),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_4
   (D,
    E,
    Q,
    ap_clk,
    \tmp_s_reg_1206_reg[84] );
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]\tmp_s_reg_1206_reg[84] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire [28:0]\tmp_s_reg_1206_reg[84] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2 mixer_add_85ns_85lbW_AddSubnS_2_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .\tmp_s_reg_1206_reg[84] (\tmp_s_reg_1206_reg[84] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2
   (D,
    E,
    Q,
    ap_clk,
    \tmp_s_reg_1206_reg[84] );
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]\tmp_s_reg_1206_reg[84] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [42:14]ain_s1;
  wire ap_clk;
  wire [42:14]bin_s1;
  wire [28:0]\tmp_s_reg_1206_reg[84] ;

  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [0]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [1]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [2]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [3]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [4]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [5]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [6]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [7]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [8]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [9]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [10]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [11]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [12]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [13]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [14]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [15]),
        .Q(ain_s1[29]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [16]),
        .Q(ain_s1[30]),
        .R(1'b0));
  FDRE \ain_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [17]),
        .Q(ain_s1[31]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [18]),
        .Q(ain_s1[32]),
        .R(1'b0));
  FDRE \ain_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [19]),
        .Q(ain_s1[33]),
        .R(1'b0));
  FDRE \ain_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [20]),
        .Q(ain_s1[34]),
        .R(1'b0));
  FDRE \ain_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [21]),
        .Q(ain_s1[35]),
        .R(1'b0));
  FDRE \ain_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [22]),
        .Q(ain_s1[36]),
        .R(1'b0));
  FDRE \ain_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [23]),
        .Q(ain_s1[37]),
        .R(1'b0));
  FDRE \ain_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [24]),
        .Q(ain_s1[38]),
        .R(1'b0));
  FDRE \ain_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [25]),
        .Q(ain_s1[39]),
        .R(1'b0));
  FDRE \ain_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [26]),
        .Q(ain_s1[40]),
        .R(1'b0));
  FDRE \ain_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [27]),
        .Q(ain_s1[41]),
        .R(1'b0));
  FDRE \ain_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_s_reg_1206_reg[84] [28]),
        .Q(ain_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[31]),
        .Q(bin_s1[42]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0 u2
       (.D(D[31:3]),
        .Q(ain_s1),
        .\bin_s1_reg[42] (bin_s1));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_23
   (D,
    E,
    Q,
    ap_clk,
    ain_s1);
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]ain_s1;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;
  wire [42:14]bin_s1;

  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[31]),
        .Q(bin_s1[42]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_24 u2
       (.D(D[31:3]),
        .Q(bin_s1),
        .ain_s1(ain_s1));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_25
   (ain_s1,
    D,
    E,
    Q,
    ap_clk,
    \p_Val2_9_3_reg_1242_reg[84] );
  output [28:0]ain_s1;
  output [31:0]D;
  input [0:0]E;
  input [28:0]Q;
  input ap_clk;
  input [31:0]\p_Val2_9_3_reg_1242_reg[84] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;
  wire [42:14]bin_s1;
  wire [31:0]\p_Val2_9_3_reg_1242_reg[84] ;

  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [3]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [4]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [5]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [6]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [7]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [8]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [9]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [10]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [11]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [12]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [13]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [14]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [15]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [16]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [17]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [18]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [19]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [20]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [21]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [22]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [23]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [24]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [25]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [26]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [27]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [28]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [29]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [30]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_9_3_reg_1242_reg[84] [31]),
        .Q(bin_s1[42]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_26 u2
       (.D(D[31:3]),
        .Q(bin_s1),
        .ain_s1(ain_s1));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_27
   (D,
    E,
    Q,
    ap_clk,
    ain_s1);
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]ain_s1;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;
  wire [42:14]bin_s1;

  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[31]),
        .Q(bin_s1[42]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_28 u2
       (.D(D[31:3]),
        .Q(bin_s1),
        .ain_s1(ain_s1));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_29
   (D,
    E,
    Q,
    ap_clk,
    ain_s1);
  output [31:0]D;
  input [0:0]E;
  input [31:0]Q;
  input ap_clk;
  input [28:0]ain_s1;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;
  wire [42:14]bin_s1;

  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[31]),
        .Q(bin_s1[42]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_30 u2
       (.D(D[31:3]),
        .Q(bin_s1),
        .ain_s1(ain_s1));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_31
   (ain_s1,
    D,
    E,
    Q,
    ap_clk,
    \tmp_15_cast_reg_1196_reg[84] );
  output [28:0]ain_s1;
  output [31:0]D;
  input [0:0]E;
  input [28:0]Q;
  input ap_clk;
  input [31:0]\tmp_15_cast_reg_1196_reg[84] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire ap_clk;
  wire [42:14]bin_s1;
  wire [31:0]\tmp_15_cast_reg_1196_reg[84] ;

  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [3]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [4]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [5]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [6]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [7]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [8]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [9]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [10]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [11]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [12]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [13]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [14]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [15]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [16]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [17]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [18]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [19]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [20]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [21]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [22]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [23]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [24]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [25]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [26]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [27]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [28]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [29]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [30]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_15_cast_reg_1196_reg[84] [31]),
        .Q(bin_s1[42]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_32 u2
       (.D(D[31:3]),
        .Q(bin_s1),
        .ain_s1(ain_s1));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0
   (D,
    Q,
    \bin_s1_reg[42] );
  output [28:0]D;
  input [28:0]Q;
  input [28:0]\bin_s1_reg[42] ;

  wire [28:0]D;
  wire [28:0]Q;
  wire [28:0]\bin_s1_reg[42] ;
  wire \tmp_13_5_reg_1272[10]_i_2_n_0 ;
  wire \tmp_13_5_reg_1272[10]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[10]_i_4_n_0 ;
  wire \tmp_13_5_reg_1272[10]_i_5_n_0 ;
  wire \tmp_13_5_reg_1272[14]_i_2_n_0 ;
  wire \tmp_13_5_reg_1272[14]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[14]_i_4_n_0 ;
  wire \tmp_13_5_reg_1272[14]_i_5_n_0 ;
  wire \tmp_13_5_reg_1272[18]_i_2_n_0 ;
  wire \tmp_13_5_reg_1272[18]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[18]_i_4_n_0 ;
  wire \tmp_13_5_reg_1272[18]_i_5_n_0 ;
  wire \tmp_13_5_reg_1272[22]_i_2_n_0 ;
  wire \tmp_13_5_reg_1272[22]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[22]_i_4_n_0 ;
  wire \tmp_13_5_reg_1272[22]_i_5_n_0 ;
  wire \tmp_13_5_reg_1272[26]_i_2_n_0 ;
  wire \tmp_13_5_reg_1272[26]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[26]_i_4_n_0 ;
  wire \tmp_13_5_reg_1272[26]_i_5_n_0 ;
  wire \tmp_13_5_reg_1272[30]_i_2_n_0 ;
  wire \tmp_13_5_reg_1272[30]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[30]_i_4_n_0 ;
  wire \tmp_13_5_reg_1272[30]_i_5_n_0 ;
  wire \tmp_13_5_reg_1272[31]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[6]_i_2_n_0 ;
  wire \tmp_13_5_reg_1272[6]_i_3_n_0 ;
  wire \tmp_13_5_reg_1272[6]_i_4_n_0 ;
  wire \tmp_13_5_reg_1272[6]_i_5_n_0 ;
  wire \tmp_13_5_reg_1272_reg[10]_i_1_n_0 ;
  wire \tmp_13_5_reg_1272_reg[10]_i_1_n_1 ;
  wire \tmp_13_5_reg_1272_reg[10]_i_1_n_2 ;
  wire \tmp_13_5_reg_1272_reg[10]_i_1_n_3 ;
  wire \tmp_13_5_reg_1272_reg[14]_i_1_n_0 ;
  wire \tmp_13_5_reg_1272_reg[14]_i_1_n_1 ;
  wire \tmp_13_5_reg_1272_reg[14]_i_1_n_2 ;
  wire \tmp_13_5_reg_1272_reg[14]_i_1_n_3 ;
  wire \tmp_13_5_reg_1272_reg[18]_i_1_n_0 ;
  wire \tmp_13_5_reg_1272_reg[18]_i_1_n_1 ;
  wire \tmp_13_5_reg_1272_reg[18]_i_1_n_2 ;
  wire \tmp_13_5_reg_1272_reg[18]_i_1_n_3 ;
  wire \tmp_13_5_reg_1272_reg[22]_i_1_n_0 ;
  wire \tmp_13_5_reg_1272_reg[22]_i_1_n_1 ;
  wire \tmp_13_5_reg_1272_reg[22]_i_1_n_2 ;
  wire \tmp_13_5_reg_1272_reg[22]_i_1_n_3 ;
  wire \tmp_13_5_reg_1272_reg[26]_i_1_n_0 ;
  wire \tmp_13_5_reg_1272_reg[26]_i_1_n_1 ;
  wire \tmp_13_5_reg_1272_reg[26]_i_1_n_2 ;
  wire \tmp_13_5_reg_1272_reg[26]_i_1_n_3 ;
  wire \tmp_13_5_reg_1272_reg[30]_i_1_n_0 ;
  wire \tmp_13_5_reg_1272_reg[30]_i_1_n_1 ;
  wire \tmp_13_5_reg_1272_reg[30]_i_1_n_2 ;
  wire \tmp_13_5_reg_1272_reg[30]_i_1_n_3 ;
  wire \tmp_13_5_reg_1272_reg[6]_i_1_n_0 ;
  wire \tmp_13_5_reg_1272_reg[6]_i_1_n_1 ;
  wire \tmp_13_5_reg_1272_reg[6]_i_1_n_2 ;
  wire \tmp_13_5_reg_1272_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_13_5_reg_1272_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_5_reg_1272_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_5_reg_1272_reg[6]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[10]_i_2 
       (.I0(Q[7]),
        .I1(\bin_s1_reg[42] [7]),
        .O(\tmp_13_5_reg_1272[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[10]_i_3 
       (.I0(Q[6]),
        .I1(\bin_s1_reg[42] [6]),
        .O(\tmp_13_5_reg_1272[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[10]_i_4 
       (.I0(Q[5]),
        .I1(\bin_s1_reg[42] [5]),
        .O(\tmp_13_5_reg_1272[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[10]_i_5 
       (.I0(Q[4]),
        .I1(\bin_s1_reg[42] [4]),
        .O(\tmp_13_5_reg_1272[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[14]_i_2 
       (.I0(Q[11]),
        .I1(\bin_s1_reg[42] [11]),
        .O(\tmp_13_5_reg_1272[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[14]_i_3 
       (.I0(Q[10]),
        .I1(\bin_s1_reg[42] [10]),
        .O(\tmp_13_5_reg_1272[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[14]_i_4 
       (.I0(Q[9]),
        .I1(\bin_s1_reg[42] [9]),
        .O(\tmp_13_5_reg_1272[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[14]_i_5 
       (.I0(Q[8]),
        .I1(\bin_s1_reg[42] [8]),
        .O(\tmp_13_5_reg_1272[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[18]_i_2 
       (.I0(Q[15]),
        .I1(\bin_s1_reg[42] [15]),
        .O(\tmp_13_5_reg_1272[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[18]_i_3 
       (.I0(Q[14]),
        .I1(\bin_s1_reg[42] [14]),
        .O(\tmp_13_5_reg_1272[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[18]_i_4 
       (.I0(Q[13]),
        .I1(\bin_s1_reg[42] [13]),
        .O(\tmp_13_5_reg_1272[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[18]_i_5 
       (.I0(Q[12]),
        .I1(\bin_s1_reg[42] [12]),
        .O(\tmp_13_5_reg_1272[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[22]_i_2 
       (.I0(Q[19]),
        .I1(\bin_s1_reg[42] [19]),
        .O(\tmp_13_5_reg_1272[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[22]_i_3 
       (.I0(Q[18]),
        .I1(\bin_s1_reg[42] [18]),
        .O(\tmp_13_5_reg_1272[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[22]_i_4 
       (.I0(Q[17]),
        .I1(\bin_s1_reg[42] [17]),
        .O(\tmp_13_5_reg_1272[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[22]_i_5 
       (.I0(Q[16]),
        .I1(\bin_s1_reg[42] [16]),
        .O(\tmp_13_5_reg_1272[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[26]_i_2 
       (.I0(Q[23]),
        .I1(\bin_s1_reg[42] [23]),
        .O(\tmp_13_5_reg_1272[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[26]_i_3 
       (.I0(Q[22]),
        .I1(\bin_s1_reg[42] [22]),
        .O(\tmp_13_5_reg_1272[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[26]_i_4 
       (.I0(Q[21]),
        .I1(\bin_s1_reg[42] [21]),
        .O(\tmp_13_5_reg_1272[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[26]_i_5 
       (.I0(Q[20]),
        .I1(\bin_s1_reg[42] [20]),
        .O(\tmp_13_5_reg_1272[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[30]_i_2 
       (.I0(Q[27]),
        .I1(\bin_s1_reg[42] [27]),
        .O(\tmp_13_5_reg_1272[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[30]_i_3 
       (.I0(Q[26]),
        .I1(\bin_s1_reg[42] [26]),
        .O(\tmp_13_5_reg_1272[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[30]_i_4 
       (.I0(Q[25]),
        .I1(\bin_s1_reg[42] [25]),
        .O(\tmp_13_5_reg_1272[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[30]_i_5 
       (.I0(Q[24]),
        .I1(\bin_s1_reg[42] [24]),
        .O(\tmp_13_5_reg_1272[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[31]_i_3 
       (.I0(Q[28]),
        .I1(\bin_s1_reg[42] [28]),
        .O(\tmp_13_5_reg_1272[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[3]_i_1 
       (.I0(Q[0]),
        .I1(\bin_s1_reg[42] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[6]_i_2 
       (.I0(Q[3]),
        .I1(\bin_s1_reg[42] [3]),
        .O(\tmp_13_5_reg_1272[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[6]_i_3 
       (.I0(Q[2]),
        .I1(\bin_s1_reg[42] [2]),
        .O(\tmp_13_5_reg_1272[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[6]_i_4 
       (.I0(Q[1]),
        .I1(\bin_s1_reg[42] [1]),
        .O(\tmp_13_5_reg_1272[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_5_reg_1272[6]_i_5 
       (.I0(Q[0]),
        .I1(\bin_s1_reg[42] [0]),
        .O(\tmp_13_5_reg_1272[6]_i_5_n_0 ));
  CARRY4 \tmp_13_5_reg_1272_reg[10]_i_1 
       (.CI(\tmp_13_5_reg_1272_reg[6]_i_1_n_0 ),
        .CO({\tmp_13_5_reg_1272_reg[10]_i_1_n_0 ,\tmp_13_5_reg_1272_reg[10]_i_1_n_1 ,\tmp_13_5_reg_1272_reg[10]_i_1_n_2 ,\tmp_13_5_reg_1272_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S({\tmp_13_5_reg_1272[10]_i_2_n_0 ,\tmp_13_5_reg_1272[10]_i_3_n_0 ,\tmp_13_5_reg_1272[10]_i_4_n_0 ,\tmp_13_5_reg_1272[10]_i_5_n_0 }));
  CARRY4 \tmp_13_5_reg_1272_reg[14]_i_1 
       (.CI(\tmp_13_5_reg_1272_reg[10]_i_1_n_0 ),
        .CO({\tmp_13_5_reg_1272_reg[14]_i_1_n_0 ,\tmp_13_5_reg_1272_reg[14]_i_1_n_1 ,\tmp_13_5_reg_1272_reg[14]_i_1_n_2 ,\tmp_13_5_reg_1272_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S({\tmp_13_5_reg_1272[14]_i_2_n_0 ,\tmp_13_5_reg_1272[14]_i_3_n_0 ,\tmp_13_5_reg_1272[14]_i_4_n_0 ,\tmp_13_5_reg_1272[14]_i_5_n_0 }));
  CARRY4 \tmp_13_5_reg_1272_reg[18]_i_1 
       (.CI(\tmp_13_5_reg_1272_reg[14]_i_1_n_0 ),
        .CO({\tmp_13_5_reg_1272_reg[18]_i_1_n_0 ,\tmp_13_5_reg_1272_reg[18]_i_1_n_1 ,\tmp_13_5_reg_1272_reg[18]_i_1_n_2 ,\tmp_13_5_reg_1272_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(D[15:12]),
        .S({\tmp_13_5_reg_1272[18]_i_2_n_0 ,\tmp_13_5_reg_1272[18]_i_3_n_0 ,\tmp_13_5_reg_1272[18]_i_4_n_0 ,\tmp_13_5_reg_1272[18]_i_5_n_0 }));
  CARRY4 \tmp_13_5_reg_1272_reg[22]_i_1 
       (.CI(\tmp_13_5_reg_1272_reg[18]_i_1_n_0 ),
        .CO({\tmp_13_5_reg_1272_reg[22]_i_1_n_0 ,\tmp_13_5_reg_1272_reg[22]_i_1_n_1 ,\tmp_13_5_reg_1272_reg[22]_i_1_n_2 ,\tmp_13_5_reg_1272_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(D[19:16]),
        .S({\tmp_13_5_reg_1272[22]_i_2_n_0 ,\tmp_13_5_reg_1272[22]_i_3_n_0 ,\tmp_13_5_reg_1272[22]_i_4_n_0 ,\tmp_13_5_reg_1272[22]_i_5_n_0 }));
  CARRY4 \tmp_13_5_reg_1272_reg[26]_i_1 
       (.CI(\tmp_13_5_reg_1272_reg[22]_i_1_n_0 ),
        .CO({\tmp_13_5_reg_1272_reg[26]_i_1_n_0 ,\tmp_13_5_reg_1272_reg[26]_i_1_n_1 ,\tmp_13_5_reg_1272_reg[26]_i_1_n_2 ,\tmp_13_5_reg_1272_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(D[23:20]),
        .S({\tmp_13_5_reg_1272[26]_i_2_n_0 ,\tmp_13_5_reg_1272[26]_i_3_n_0 ,\tmp_13_5_reg_1272[26]_i_4_n_0 ,\tmp_13_5_reg_1272[26]_i_5_n_0 }));
  CARRY4 \tmp_13_5_reg_1272_reg[30]_i_1 
       (.CI(\tmp_13_5_reg_1272_reg[26]_i_1_n_0 ),
        .CO({\tmp_13_5_reg_1272_reg[30]_i_1_n_0 ,\tmp_13_5_reg_1272_reg[30]_i_1_n_1 ,\tmp_13_5_reg_1272_reg[30]_i_1_n_2 ,\tmp_13_5_reg_1272_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(D[27:24]),
        .S({\tmp_13_5_reg_1272[30]_i_2_n_0 ,\tmp_13_5_reg_1272[30]_i_3_n_0 ,\tmp_13_5_reg_1272[30]_i_4_n_0 ,\tmp_13_5_reg_1272[30]_i_5_n_0 }));
  CARRY4 \tmp_13_5_reg_1272_reg[31]_i_2 
       (.CI(\tmp_13_5_reg_1272_reg[30]_i_1_n_0 ),
        .CO(\NLW_tmp_13_5_reg_1272_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_5_reg_1272_reg[31]_i_2_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\tmp_13_5_reg_1272[31]_i_3_n_0 }));
  CARRY4 \tmp_13_5_reg_1272_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_5_reg_1272_reg[6]_i_1_n_0 ,\tmp_13_5_reg_1272_reg[6]_i_1_n_1 ,\tmp_13_5_reg_1272_reg[6]_i_1_n_2 ,\tmp_13_5_reg_1272_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({D[3:1],\NLW_tmp_13_5_reg_1272_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_13_5_reg_1272[6]_i_2_n_0 ,\tmp_13_5_reg_1272[6]_i_3_n_0 ,\tmp_13_5_reg_1272[6]_i_4_n_0 ,\tmp_13_5_reg_1272[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_24
   (D,
    ain_s1,
    Q);
  output [28:0]D;
  input [28:0]ain_s1;
  input [28:0]Q;

  wire [28:0]D;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire \tmp_13_4_reg_1267[10]_i_2_n_0 ;
  wire \tmp_13_4_reg_1267[10]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[10]_i_4_n_0 ;
  wire \tmp_13_4_reg_1267[10]_i_5_n_0 ;
  wire \tmp_13_4_reg_1267[14]_i_2_n_0 ;
  wire \tmp_13_4_reg_1267[14]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[14]_i_4_n_0 ;
  wire \tmp_13_4_reg_1267[14]_i_5_n_0 ;
  wire \tmp_13_4_reg_1267[18]_i_2_n_0 ;
  wire \tmp_13_4_reg_1267[18]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[18]_i_4_n_0 ;
  wire \tmp_13_4_reg_1267[18]_i_5_n_0 ;
  wire \tmp_13_4_reg_1267[22]_i_2_n_0 ;
  wire \tmp_13_4_reg_1267[22]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[22]_i_4_n_0 ;
  wire \tmp_13_4_reg_1267[22]_i_5_n_0 ;
  wire \tmp_13_4_reg_1267[26]_i_2_n_0 ;
  wire \tmp_13_4_reg_1267[26]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[26]_i_4_n_0 ;
  wire \tmp_13_4_reg_1267[26]_i_5_n_0 ;
  wire \tmp_13_4_reg_1267[30]_i_2_n_0 ;
  wire \tmp_13_4_reg_1267[30]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[30]_i_4_n_0 ;
  wire \tmp_13_4_reg_1267[30]_i_5_n_0 ;
  wire \tmp_13_4_reg_1267[31]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[6]_i_2_n_0 ;
  wire \tmp_13_4_reg_1267[6]_i_3_n_0 ;
  wire \tmp_13_4_reg_1267[6]_i_4_n_0 ;
  wire \tmp_13_4_reg_1267[6]_i_5_n_0 ;
  wire \tmp_13_4_reg_1267_reg[10]_i_1_n_0 ;
  wire \tmp_13_4_reg_1267_reg[10]_i_1_n_1 ;
  wire \tmp_13_4_reg_1267_reg[10]_i_1_n_2 ;
  wire \tmp_13_4_reg_1267_reg[10]_i_1_n_3 ;
  wire \tmp_13_4_reg_1267_reg[14]_i_1_n_0 ;
  wire \tmp_13_4_reg_1267_reg[14]_i_1_n_1 ;
  wire \tmp_13_4_reg_1267_reg[14]_i_1_n_2 ;
  wire \tmp_13_4_reg_1267_reg[14]_i_1_n_3 ;
  wire \tmp_13_4_reg_1267_reg[18]_i_1_n_0 ;
  wire \tmp_13_4_reg_1267_reg[18]_i_1_n_1 ;
  wire \tmp_13_4_reg_1267_reg[18]_i_1_n_2 ;
  wire \tmp_13_4_reg_1267_reg[18]_i_1_n_3 ;
  wire \tmp_13_4_reg_1267_reg[22]_i_1_n_0 ;
  wire \tmp_13_4_reg_1267_reg[22]_i_1_n_1 ;
  wire \tmp_13_4_reg_1267_reg[22]_i_1_n_2 ;
  wire \tmp_13_4_reg_1267_reg[22]_i_1_n_3 ;
  wire \tmp_13_4_reg_1267_reg[26]_i_1_n_0 ;
  wire \tmp_13_4_reg_1267_reg[26]_i_1_n_1 ;
  wire \tmp_13_4_reg_1267_reg[26]_i_1_n_2 ;
  wire \tmp_13_4_reg_1267_reg[26]_i_1_n_3 ;
  wire \tmp_13_4_reg_1267_reg[30]_i_1_n_0 ;
  wire \tmp_13_4_reg_1267_reg[30]_i_1_n_1 ;
  wire \tmp_13_4_reg_1267_reg[30]_i_1_n_2 ;
  wire \tmp_13_4_reg_1267_reg[30]_i_1_n_3 ;
  wire \tmp_13_4_reg_1267_reg[6]_i_1_n_0 ;
  wire \tmp_13_4_reg_1267_reg[6]_i_1_n_1 ;
  wire \tmp_13_4_reg_1267_reg[6]_i_1_n_2 ;
  wire \tmp_13_4_reg_1267_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_13_4_reg_1267_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_4_reg_1267_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_4_reg_1267_reg[6]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[10]_i_2 
       (.I0(ain_s1[7]),
        .I1(Q[7]),
        .O(\tmp_13_4_reg_1267[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[10]_i_3 
       (.I0(ain_s1[6]),
        .I1(Q[6]),
        .O(\tmp_13_4_reg_1267[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[10]_i_4 
       (.I0(ain_s1[5]),
        .I1(Q[5]),
        .O(\tmp_13_4_reg_1267[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[10]_i_5 
       (.I0(ain_s1[4]),
        .I1(Q[4]),
        .O(\tmp_13_4_reg_1267[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[14]_i_2 
       (.I0(ain_s1[11]),
        .I1(Q[11]),
        .O(\tmp_13_4_reg_1267[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[14]_i_3 
       (.I0(ain_s1[10]),
        .I1(Q[10]),
        .O(\tmp_13_4_reg_1267[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[14]_i_4 
       (.I0(ain_s1[9]),
        .I1(Q[9]),
        .O(\tmp_13_4_reg_1267[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[14]_i_5 
       (.I0(ain_s1[8]),
        .I1(Q[8]),
        .O(\tmp_13_4_reg_1267[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[18]_i_2 
       (.I0(ain_s1[15]),
        .I1(Q[15]),
        .O(\tmp_13_4_reg_1267[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[18]_i_3 
       (.I0(ain_s1[14]),
        .I1(Q[14]),
        .O(\tmp_13_4_reg_1267[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[18]_i_4 
       (.I0(ain_s1[13]),
        .I1(Q[13]),
        .O(\tmp_13_4_reg_1267[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[18]_i_5 
       (.I0(ain_s1[12]),
        .I1(Q[12]),
        .O(\tmp_13_4_reg_1267[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[22]_i_2 
       (.I0(ain_s1[19]),
        .I1(Q[19]),
        .O(\tmp_13_4_reg_1267[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[22]_i_3 
       (.I0(ain_s1[18]),
        .I1(Q[18]),
        .O(\tmp_13_4_reg_1267[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[22]_i_4 
       (.I0(ain_s1[17]),
        .I1(Q[17]),
        .O(\tmp_13_4_reg_1267[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[22]_i_5 
       (.I0(ain_s1[16]),
        .I1(Q[16]),
        .O(\tmp_13_4_reg_1267[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[26]_i_2 
       (.I0(ain_s1[23]),
        .I1(Q[23]),
        .O(\tmp_13_4_reg_1267[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[26]_i_3 
       (.I0(ain_s1[22]),
        .I1(Q[22]),
        .O(\tmp_13_4_reg_1267[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[26]_i_4 
       (.I0(ain_s1[21]),
        .I1(Q[21]),
        .O(\tmp_13_4_reg_1267[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[26]_i_5 
       (.I0(ain_s1[20]),
        .I1(Q[20]),
        .O(\tmp_13_4_reg_1267[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[30]_i_2 
       (.I0(ain_s1[27]),
        .I1(Q[27]),
        .O(\tmp_13_4_reg_1267[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[30]_i_3 
       (.I0(ain_s1[26]),
        .I1(Q[26]),
        .O(\tmp_13_4_reg_1267[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[30]_i_4 
       (.I0(ain_s1[25]),
        .I1(Q[25]),
        .O(\tmp_13_4_reg_1267[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[30]_i_5 
       (.I0(ain_s1[24]),
        .I1(Q[24]),
        .O(\tmp_13_4_reg_1267[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[31]_i_3 
       (.I0(ain_s1[28]),
        .I1(Q[28]),
        .O(\tmp_13_4_reg_1267[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[3]_i_1 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[6]_i_2 
       (.I0(ain_s1[3]),
        .I1(Q[3]),
        .O(\tmp_13_4_reg_1267[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[6]_i_3 
       (.I0(ain_s1[2]),
        .I1(Q[2]),
        .O(\tmp_13_4_reg_1267[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[6]_i_4 
       (.I0(ain_s1[1]),
        .I1(Q[1]),
        .O(\tmp_13_4_reg_1267[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_4_reg_1267[6]_i_5 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(\tmp_13_4_reg_1267[6]_i_5_n_0 ));
  CARRY4 \tmp_13_4_reg_1267_reg[10]_i_1 
       (.CI(\tmp_13_4_reg_1267_reg[6]_i_1_n_0 ),
        .CO({\tmp_13_4_reg_1267_reg[10]_i_1_n_0 ,\tmp_13_4_reg_1267_reg[10]_i_1_n_1 ,\tmp_13_4_reg_1267_reg[10]_i_1_n_2 ,\tmp_13_4_reg_1267_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(D[7:4]),
        .S({\tmp_13_4_reg_1267[10]_i_2_n_0 ,\tmp_13_4_reg_1267[10]_i_3_n_0 ,\tmp_13_4_reg_1267[10]_i_4_n_0 ,\tmp_13_4_reg_1267[10]_i_5_n_0 }));
  CARRY4 \tmp_13_4_reg_1267_reg[14]_i_1 
       (.CI(\tmp_13_4_reg_1267_reg[10]_i_1_n_0 ),
        .CO({\tmp_13_4_reg_1267_reg[14]_i_1_n_0 ,\tmp_13_4_reg_1267_reg[14]_i_1_n_1 ,\tmp_13_4_reg_1267_reg[14]_i_1_n_2 ,\tmp_13_4_reg_1267_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(D[11:8]),
        .S({\tmp_13_4_reg_1267[14]_i_2_n_0 ,\tmp_13_4_reg_1267[14]_i_3_n_0 ,\tmp_13_4_reg_1267[14]_i_4_n_0 ,\tmp_13_4_reg_1267[14]_i_5_n_0 }));
  CARRY4 \tmp_13_4_reg_1267_reg[18]_i_1 
       (.CI(\tmp_13_4_reg_1267_reg[14]_i_1_n_0 ),
        .CO({\tmp_13_4_reg_1267_reg[18]_i_1_n_0 ,\tmp_13_4_reg_1267_reg[18]_i_1_n_1 ,\tmp_13_4_reg_1267_reg[18]_i_1_n_2 ,\tmp_13_4_reg_1267_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(D[15:12]),
        .S({\tmp_13_4_reg_1267[18]_i_2_n_0 ,\tmp_13_4_reg_1267[18]_i_3_n_0 ,\tmp_13_4_reg_1267[18]_i_4_n_0 ,\tmp_13_4_reg_1267[18]_i_5_n_0 }));
  CARRY4 \tmp_13_4_reg_1267_reg[22]_i_1 
       (.CI(\tmp_13_4_reg_1267_reg[18]_i_1_n_0 ),
        .CO({\tmp_13_4_reg_1267_reg[22]_i_1_n_0 ,\tmp_13_4_reg_1267_reg[22]_i_1_n_1 ,\tmp_13_4_reg_1267_reg[22]_i_1_n_2 ,\tmp_13_4_reg_1267_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(D[19:16]),
        .S({\tmp_13_4_reg_1267[22]_i_2_n_0 ,\tmp_13_4_reg_1267[22]_i_3_n_0 ,\tmp_13_4_reg_1267[22]_i_4_n_0 ,\tmp_13_4_reg_1267[22]_i_5_n_0 }));
  CARRY4 \tmp_13_4_reg_1267_reg[26]_i_1 
       (.CI(\tmp_13_4_reg_1267_reg[22]_i_1_n_0 ),
        .CO({\tmp_13_4_reg_1267_reg[26]_i_1_n_0 ,\tmp_13_4_reg_1267_reg[26]_i_1_n_1 ,\tmp_13_4_reg_1267_reg[26]_i_1_n_2 ,\tmp_13_4_reg_1267_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(D[23:20]),
        .S({\tmp_13_4_reg_1267[26]_i_2_n_0 ,\tmp_13_4_reg_1267[26]_i_3_n_0 ,\tmp_13_4_reg_1267[26]_i_4_n_0 ,\tmp_13_4_reg_1267[26]_i_5_n_0 }));
  CARRY4 \tmp_13_4_reg_1267_reg[30]_i_1 
       (.CI(\tmp_13_4_reg_1267_reg[26]_i_1_n_0 ),
        .CO({\tmp_13_4_reg_1267_reg[30]_i_1_n_0 ,\tmp_13_4_reg_1267_reg[30]_i_1_n_1 ,\tmp_13_4_reg_1267_reg[30]_i_1_n_2 ,\tmp_13_4_reg_1267_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(D[27:24]),
        .S({\tmp_13_4_reg_1267[30]_i_2_n_0 ,\tmp_13_4_reg_1267[30]_i_3_n_0 ,\tmp_13_4_reg_1267[30]_i_4_n_0 ,\tmp_13_4_reg_1267[30]_i_5_n_0 }));
  CARRY4 \tmp_13_4_reg_1267_reg[31]_i_2 
       (.CI(\tmp_13_4_reg_1267_reg[30]_i_1_n_0 ),
        .CO(\NLW_tmp_13_4_reg_1267_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_4_reg_1267_reg[31]_i_2_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\tmp_13_4_reg_1267[31]_i_3_n_0 }));
  CARRY4 \tmp_13_4_reg_1267_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_4_reg_1267_reg[6]_i_1_n_0 ,\tmp_13_4_reg_1267_reg[6]_i_1_n_1 ,\tmp_13_4_reg_1267_reg[6]_i_1_n_2 ,\tmp_13_4_reg_1267_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[3:0]),
        .O({D[3:1],\NLW_tmp_13_4_reg_1267_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_13_4_reg_1267[6]_i_2_n_0 ,\tmp_13_4_reg_1267[6]_i_3_n_0 ,\tmp_13_4_reg_1267[6]_i_4_n_0 ,\tmp_13_4_reg_1267[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_26
   (D,
    ain_s1,
    Q);
  output [28:0]D;
  input [28:0]ain_s1;
  input [28:0]Q;

  wire [28:0]D;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire \tmp_13_3_reg_1262[10]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[10]_i_3_n_0 ;
  wire \tmp_13_3_reg_1262[10]_i_4_n_0 ;
  wire \tmp_13_3_reg_1262[10]_i_5_n_0 ;
  wire \tmp_13_3_reg_1262[14]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[14]_i_3_n_0 ;
  wire \tmp_13_3_reg_1262[14]_i_4_n_0 ;
  wire \tmp_13_3_reg_1262[14]_i_5_n_0 ;
  wire \tmp_13_3_reg_1262[18]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[18]_i_3_n_0 ;
  wire \tmp_13_3_reg_1262[18]_i_4_n_0 ;
  wire \tmp_13_3_reg_1262[18]_i_5_n_0 ;
  wire \tmp_13_3_reg_1262[22]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[22]_i_3_n_0 ;
  wire \tmp_13_3_reg_1262[22]_i_4_n_0 ;
  wire \tmp_13_3_reg_1262[22]_i_5_n_0 ;
  wire \tmp_13_3_reg_1262[26]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[26]_i_3_n_0 ;
  wire \tmp_13_3_reg_1262[26]_i_4_n_0 ;
  wire \tmp_13_3_reg_1262[26]_i_5_n_0 ;
  wire \tmp_13_3_reg_1262[30]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[30]_i_3_n_0 ;
  wire \tmp_13_3_reg_1262[30]_i_4_n_0 ;
  wire \tmp_13_3_reg_1262[30]_i_5_n_0 ;
  wire \tmp_13_3_reg_1262[31]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[6]_i_2_n_0 ;
  wire \tmp_13_3_reg_1262[6]_i_3_n_0 ;
  wire \tmp_13_3_reg_1262[6]_i_4_n_0 ;
  wire \tmp_13_3_reg_1262[6]_i_5_n_0 ;
  wire \tmp_13_3_reg_1262_reg[10]_i_1_n_0 ;
  wire \tmp_13_3_reg_1262_reg[10]_i_1_n_1 ;
  wire \tmp_13_3_reg_1262_reg[10]_i_1_n_2 ;
  wire \tmp_13_3_reg_1262_reg[10]_i_1_n_3 ;
  wire \tmp_13_3_reg_1262_reg[14]_i_1_n_0 ;
  wire \tmp_13_3_reg_1262_reg[14]_i_1_n_1 ;
  wire \tmp_13_3_reg_1262_reg[14]_i_1_n_2 ;
  wire \tmp_13_3_reg_1262_reg[14]_i_1_n_3 ;
  wire \tmp_13_3_reg_1262_reg[18]_i_1_n_0 ;
  wire \tmp_13_3_reg_1262_reg[18]_i_1_n_1 ;
  wire \tmp_13_3_reg_1262_reg[18]_i_1_n_2 ;
  wire \tmp_13_3_reg_1262_reg[18]_i_1_n_3 ;
  wire \tmp_13_3_reg_1262_reg[22]_i_1_n_0 ;
  wire \tmp_13_3_reg_1262_reg[22]_i_1_n_1 ;
  wire \tmp_13_3_reg_1262_reg[22]_i_1_n_2 ;
  wire \tmp_13_3_reg_1262_reg[22]_i_1_n_3 ;
  wire \tmp_13_3_reg_1262_reg[26]_i_1_n_0 ;
  wire \tmp_13_3_reg_1262_reg[26]_i_1_n_1 ;
  wire \tmp_13_3_reg_1262_reg[26]_i_1_n_2 ;
  wire \tmp_13_3_reg_1262_reg[26]_i_1_n_3 ;
  wire \tmp_13_3_reg_1262_reg[30]_i_1_n_0 ;
  wire \tmp_13_3_reg_1262_reg[30]_i_1_n_1 ;
  wire \tmp_13_3_reg_1262_reg[30]_i_1_n_2 ;
  wire \tmp_13_3_reg_1262_reg[30]_i_1_n_3 ;
  wire \tmp_13_3_reg_1262_reg[6]_i_1_n_0 ;
  wire \tmp_13_3_reg_1262_reg[6]_i_1_n_1 ;
  wire \tmp_13_3_reg_1262_reg[6]_i_1_n_2 ;
  wire \tmp_13_3_reg_1262_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_13_3_reg_1262_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_3_reg_1262_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_3_reg_1262_reg[6]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[10]_i_2 
       (.I0(ain_s1[7]),
        .I1(Q[7]),
        .O(\tmp_13_3_reg_1262[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[10]_i_3 
       (.I0(ain_s1[6]),
        .I1(Q[6]),
        .O(\tmp_13_3_reg_1262[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[10]_i_4 
       (.I0(ain_s1[5]),
        .I1(Q[5]),
        .O(\tmp_13_3_reg_1262[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[10]_i_5 
       (.I0(ain_s1[4]),
        .I1(Q[4]),
        .O(\tmp_13_3_reg_1262[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[14]_i_2 
       (.I0(ain_s1[11]),
        .I1(Q[11]),
        .O(\tmp_13_3_reg_1262[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[14]_i_3 
       (.I0(ain_s1[10]),
        .I1(Q[10]),
        .O(\tmp_13_3_reg_1262[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[14]_i_4 
       (.I0(ain_s1[9]),
        .I1(Q[9]),
        .O(\tmp_13_3_reg_1262[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[14]_i_5 
       (.I0(ain_s1[8]),
        .I1(Q[8]),
        .O(\tmp_13_3_reg_1262[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[18]_i_2 
       (.I0(ain_s1[15]),
        .I1(Q[15]),
        .O(\tmp_13_3_reg_1262[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[18]_i_3 
       (.I0(ain_s1[14]),
        .I1(Q[14]),
        .O(\tmp_13_3_reg_1262[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[18]_i_4 
       (.I0(ain_s1[13]),
        .I1(Q[13]),
        .O(\tmp_13_3_reg_1262[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[18]_i_5 
       (.I0(ain_s1[12]),
        .I1(Q[12]),
        .O(\tmp_13_3_reg_1262[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[22]_i_2 
       (.I0(ain_s1[19]),
        .I1(Q[19]),
        .O(\tmp_13_3_reg_1262[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[22]_i_3 
       (.I0(ain_s1[18]),
        .I1(Q[18]),
        .O(\tmp_13_3_reg_1262[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[22]_i_4 
       (.I0(ain_s1[17]),
        .I1(Q[17]),
        .O(\tmp_13_3_reg_1262[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[22]_i_5 
       (.I0(ain_s1[16]),
        .I1(Q[16]),
        .O(\tmp_13_3_reg_1262[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[26]_i_2 
       (.I0(ain_s1[23]),
        .I1(Q[23]),
        .O(\tmp_13_3_reg_1262[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[26]_i_3 
       (.I0(ain_s1[22]),
        .I1(Q[22]),
        .O(\tmp_13_3_reg_1262[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[26]_i_4 
       (.I0(ain_s1[21]),
        .I1(Q[21]),
        .O(\tmp_13_3_reg_1262[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[26]_i_5 
       (.I0(ain_s1[20]),
        .I1(Q[20]),
        .O(\tmp_13_3_reg_1262[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[30]_i_2 
       (.I0(ain_s1[27]),
        .I1(Q[27]),
        .O(\tmp_13_3_reg_1262[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[30]_i_3 
       (.I0(ain_s1[26]),
        .I1(Q[26]),
        .O(\tmp_13_3_reg_1262[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[30]_i_4 
       (.I0(ain_s1[25]),
        .I1(Q[25]),
        .O(\tmp_13_3_reg_1262[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[30]_i_5 
       (.I0(ain_s1[24]),
        .I1(Q[24]),
        .O(\tmp_13_3_reg_1262[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[31]_i_2 
       (.I0(ain_s1[28]),
        .I1(Q[28]),
        .O(\tmp_13_3_reg_1262[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[3]_i_1 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[6]_i_2 
       (.I0(ain_s1[3]),
        .I1(Q[3]),
        .O(\tmp_13_3_reg_1262[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[6]_i_3 
       (.I0(ain_s1[2]),
        .I1(Q[2]),
        .O(\tmp_13_3_reg_1262[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[6]_i_4 
       (.I0(ain_s1[1]),
        .I1(Q[1]),
        .O(\tmp_13_3_reg_1262[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_3_reg_1262[6]_i_5 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(\tmp_13_3_reg_1262[6]_i_5_n_0 ));
  CARRY4 \tmp_13_3_reg_1262_reg[10]_i_1 
       (.CI(\tmp_13_3_reg_1262_reg[6]_i_1_n_0 ),
        .CO({\tmp_13_3_reg_1262_reg[10]_i_1_n_0 ,\tmp_13_3_reg_1262_reg[10]_i_1_n_1 ,\tmp_13_3_reg_1262_reg[10]_i_1_n_2 ,\tmp_13_3_reg_1262_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(D[7:4]),
        .S({\tmp_13_3_reg_1262[10]_i_2_n_0 ,\tmp_13_3_reg_1262[10]_i_3_n_0 ,\tmp_13_3_reg_1262[10]_i_4_n_0 ,\tmp_13_3_reg_1262[10]_i_5_n_0 }));
  CARRY4 \tmp_13_3_reg_1262_reg[14]_i_1 
       (.CI(\tmp_13_3_reg_1262_reg[10]_i_1_n_0 ),
        .CO({\tmp_13_3_reg_1262_reg[14]_i_1_n_0 ,\tmp_13_3_reg_1262_reg[14]_i_1_n_1 ,\tmp_13_3_reg_1262_reg[14]_i_1_n_2 ,\tmp_13_3_reg_1262_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(D[11:8]),
        .S({\tmp_13_3_reg_1262[14]_i_2_n_0 ,\tmp_13_3_reg_1262[14]_i_3_n_0 ,\tmp_13_3_reg_1262[14]_i_4_n_0 ,\tmp_13_3_reg_1262[14]_i_5_n_0 }));
  CARRY4 \tmp_13_3_reg_1262_reg[18]_i_1 
       (.CI(\tmp_13_3_reg_1262_reg[14]_i_1_n_0 ),
        .CO({\tmp_13_3_reg_1262_reg[18]_i_1_n_0 ,\tmp_13_3_reg_1262_reg[18]_i_1_n_1 ,\tmp_13_3_reg_1262_reg[18]_i_1_n_2 ,\tmp_13_3_reg_1262_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(D[15:12]),
        .S({\tmp_13_3_reg_1262[18]_i_2_n_0 ,\tmp_13_3_reg_1262[18]_i_3_n_0 ,\tmp_13_3_reg_1262[18]_i_4_n_0 ,\tmp_13_3_reg_1262[18]_i_5_n_0 }));
  CARRY4 \tmp_13_3_reg_1262_reg[22]_i_1 
       (.CI(\tmp_13_3_reg_1262_reg[18]_i_1_n_0 ),
        .CO({\tmp_13_3_reg_1262_reg[22]_i_1_n_0 ,\tmp_13_3_reg_1262_reg[22]_i_1_n_1 ,\tmp_13_3_reg_1262_reg[22]_i_1_n_2 ,\tmp_13_3_reg_1262_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(D[19:16]),
        .S({\tmp_13_3_reg_1262[22]_i_2_n_0 ,\tmp_13_3_reg_1262[22]_i_3_n_0 ,\tmp_13_3_reg_1262[22]_i_4_n_0 ,\tmp_13_3_reg_1262[22]_i_5_n_0 }));
  CARRY4 \tmp_13_3_reg_1262_reg[26]_i_1 
       (.CI(\tmp_13_3_reg_1262_reg[22]_i_1_n_0 ),
        .CO({\tmp_13_3_reg_1262_reg[26]_i_1_n_0 ,\tmp_13_3_reg_1262_reg[26]_i_1_n_1 ,\tmp_13_3_reg_1262_reg[26]_i_1_n_2 ,\tmp_13_3_reg_1262_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(D[23:20]),
        .S({\tmp_13_3_reg_1262[26]_i_2_n_0 ,\tmp_13_3_reg_1262[26]_i_3_n_0 ,\tmp_13_3_reg_1262[26]_i_4_n_0 ,\tmp_13_3_reg_1262[26]_i_5_n_0 }));
  CARRY4 \tmp_13_3_reg_1262_reg[30]_i_1 
       (.CI(\tmp_13_3_reg_1262_reg[26]_i_1_n_0 ),
        .CO({\tmp_13_3_reg_1262_reg[30]_i_1_n_0 ,\tmp_13_3_reg_1262_reg[30]_i_1_n_1 ,\tmp_13_3_reg_1262_reg[30]_i_1_n_2 ,\tmp_13_3_reg_1262_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(D[27:24]),
        .S({\tmp_13_3_reg_1262[30]_i_2_n_0 ,\tmp_13_3_reg_1262[30]_i_3_n_0 ,\tmp_13_3_reg_1262[30]_i_4_n_0 ,\tmp_13_3_reg_1262[30]_i_5_n_0 }));
  CARRY4 \tmp_13_3_reg_1262_reg[31]_i_1 
       (.CI(\tmp_13_3_reg_1262_reg[30]_i_1_n_0 ),
        .CO(\NLW_tmp_13_3_reg_1262_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_3_reg_1262_reg[31]_i_1_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\tmp_13_3_reg_1262[31]_i_2_n_0 }));
  CARRY4 \tmp_13_3_reg_1262_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_3_reg_1262_reg[6]_i_1_n_0 ,\tmp_13_3_reg_1262_reg[6]_i_1_n_1 ,\tmp_13_3_reg_1262_reg[6]_i_1_n_2 ,\tmp_13_3_reg_1262_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[3:0]),
        .O({D[3:1],\NLW_tmp_13_3_reg_1262_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_13_3_reg_1262[6]_i_2_n_0 ,\tmp_13_3_reg_1262[6]_i_3_n_0 ,\tmp_13_3_reg_1262[6]_i_4_n_0 ,\tmp_13_3_reg_1262[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_28
   (D,
    ain_s1,
    Q);
  output [28:0]D;
  input [28:0]ain_s1;
  input [28:0]Q;

  wire [28:0]D;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire \tmp_13_2_reg_1257[10]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[10]_i_3_n_0 ;
  wire \tmp_13_2_reg_1257[10]_i_4_n_0 ;
  wire \tmp_13_2_reg_1257[10]_i_5_n_0 ;
  wire \tmp_13_2_reg_1257[14]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[14]_i_3_n_0 ;
  wire \tmp_13_2_reg_1257[14]_i_4_n_0 ;
  wire \tmp_13_2_reg_1257[14]_i_5_n_0 ;
  wire \tmp_13_2_reg_1257[18]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[18]_i_3_n_0 ;
  wire \tmp_13_2_reg_1257[18]_i_4_n_0 ;
  wire \tmp_13_2_reg_1257[18]_i_5_n_0 ;
  wire \tmp_13_2_reg_1257[22]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[22]_i_3_n_0 ;
  wire \tmp_13_2_reg_1257[22]_i_4_n_0 ;
  wire \tmp_13_2_reg_1257[22]_i_5_n_0 ;
  wire \tmp_13_2_reg_1257[26]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[26]_i_3_n_0 ;
  wire \tmp_13_2_reg_1257[26]_i_4_n_0 ;
  wire \tmp_13_2_reg_1257[26]_i_5_n_0 ;
  wire \tmp_13_2_reg_1257[30]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[30]_i_3_n_0 ;
  wire \tmp_13_2_reg_1257[30]_i_4_n_0 ;
  wire \tmp_13_2_reg_1257[30]_i_5_n_0 ;
  wire \tmp_13_2_reg_1257[31]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[6]_i_2_n_0 ;
  wire \tmp_13_2_reg_1257[6]_i_3_n_0 ;
  wire \tmp_13_2_reg_1257[6]_i_4_n_0 ;
  wire \tmp_13_2_reg_1257[6]_i_5_n_0 ;
  wire \tmp_13_2_reg_1257_reg[10]_i_1_n_0 ;
  wire \tmp_13_2_reg_1257_reg[10]_i_1_n_1 ;
  wire \tmp_13_2_reg_1257_reg[10]_i_1_n_2 ;
  wire \tmp_13_2_reg_1257_reg[10]_i_1_n_3 ;
  wire \tmp_13_2_reg_1257_reg[14]_i_1_n_0 ;
  wire \tmp_13_2_reg_1257_reg[14]_i_1_n_1 ;
  wire \tmp_13_2_reg_1257_reg[14]_i_1_n_2 ;
  wire \tmp_13_2_reg_1257_reg[14]_i_1_n_3 ;
  wire \tmp_13_2_reg_1257_reg[18]_i_1_n_0 ;
  wire \tmp_13_2_reg_1257_reg[18]_i_1_n_1 ;
  wire \tmp_13_2_reg_1257_reg[18]_i_1_n_2 ;
  wire \tmp_13_2_reg_1257_reg[18]_i_1_n_3 ;
  wire \tmp_13_2_reg_1257_reg[22]_i_1_n_0 ;
  wire \tmp_13_2_reg_1257_reg[22]_i_1_n_1 ;
  wire \tmp_13_2_reg_1257_reg[22]_i_1_n_2 ;
  wire \tmp_13_2_reg_1257_reg[22]_i_1_n_3 ;
  wire \tmp_13_2_reg_1257_reg[26]_i_1_n_0 ;
  wire \tmp_13_2_reg_1257_reg[26]_i_1_n_1 ;
  wire \tmp_13_2_reg_1257_reg[26]_i_1_n_2 ;
  wire \tmp_13_2_reg_1257_reg[26]_i_1_n_3 ;
  wire \tmp_13_2_reg_1257_reg[30]_i_1_n_0 ;
  wire \tmp_13_2_reg_1257_reg[30]_i_1_n_1 ;
  wire \tmp_13_2_reg_1257_reg[30]_i_1_n_2 ;
  wire \tmp_13_2_reg_1257_reg[30]_i_1_n_3 ;
  wire \tmp_13_2_reg_1257_reg[6]_i_1_n_0 ;
  wire \tmp_13_2_reg_1257_reg[6]_i_1_n_1 ;
  wire \tmp_13_2_reg_1257_reg[6]_i_1_n_2 ;
  wire \tmp_13_2_reg_1257_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_13_2_reg_1257_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_2_reg_1257_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_2_reg_1257_reg[6]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[10]_i_2 
       (.I0(ain_s1[7]),
        .I1(Q[7]),
        .O(\tmp_13_2_reg_1257[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[10]_i_3 
       (.I0(ain_s1[6]),
        .I1(Q[6]),
        .O(\tmp_13_2_reg_1257[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[10]_i_4 
       (.I0(ain_s1[5]),
        .I1(Q[5]),
        .O(\tmp_13_2_reg_1257[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[10]_i_5 
       (.I0(ain_s1[4]),
        .I1(Q[4]),
        .O(\tmp_13_2_reg_1257[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[14]_i_2 
       (.I0(ain_s1[11]),
        .I1(Q[11]),
        .O(\tmp_13_2_reg_1257[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[14]_i_3 
       (.I0(ain_s1[10]),
        .I1(Q[10]),
        .O(\tmp_13_2_reg_1257[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[14]_i_4 
       (.I0(ain_s1[9]),
        .I1(Q[9]),
        .O(\tmp_13_2_reg_1257[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[14]_i_5 
       (.I0(ain_s1[8]),
        .I1(Q[8]),
        .O(\tmp_13_2_reg_1257[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[18]_i_2 
       (.I0(ain_s1[15]),
        .I1(Q[15]),
        .O(\tmp_13_2_reg_1257[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[18]_i_3 
       (.I0(ain_s1[14]),
        .I1(Q[14]),
        .O(\tmp_13_2_reg_1257[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[18]_i_4 
       (.I0(ain_s1[13]),
        .I1(Q[13]),
        .O(\tmp_13_2_reg_1257[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[18]_i_5 
       (.I0(ain_s1[12]),
        .I1(Q[12]),
        .O(\tmp_13_2_reg_1257[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[22]_i_2 
       (.I0(ain_s1[19]),
        .I1(Q[19]),
        .O(\tmp_13_2_reg_1257[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[22]_i_3 
       (.I0(ain_s1[18]),
        .I1(Q[18]),
        .O(\tmp_13_2_reg_1257[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[22]_i_4 
       (.I0(ain_s1[17]),
        .I1(Q[17]),
        .O(\tmp_13_2_reg_1257[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[22]_i_5 
       (.I0(ain_s1[16]),
        .I1(Q[16]),
        .O(\tmp_13_2_reg_1257[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[26]_i_2 
       (.I0(ain_s1[23]),
        .I1(Q[23]),
        .O(\tmp_13_2_reg_1257[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[26]_i_3 
       (.I0(ain_s1[22]),
        .I1(Q[22]),
        .O(\tmp_13_2_reg_1257[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[26]_i_4 
       (.I0(ain_s1[21]),
        .I1(Q[21]),
        .O(\tmp_13_2_reg_1257[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[26]_i_5 
       (.I0(ain_s1[20]),
        .I1(Q[20]),
        .O(\tmp_13_2_reg_1257[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[30]_i_2 
       (.I0(ain_s1[27]),
        .I1(Q[27]),
        .O(\tmp_13_2_reg_1257[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[30]_i_3 
       (.I0(ain_s1[26]),
        .I1(Q[26]),
        .O(\tmp_13_2_reg_1257[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[30]_i_4 
       (.I0(ain_s1[25]),
        .I1(Q[25]),
        .O(\tmp_13_2_reg_1257[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[30]_i_5 
       (.I0(ain_s1[24]),
        .I1(Q[24]),
        .O(\tmp_13_2_reg_1257[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[31]_i_2 
       (.I0(ain_s1[28]),
        .I1(Q[28]),
        .O(\tmp_13_2_reg_1257[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[3]_i_1 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[6]_i_2 
       (.I0(ain_s1[3]),
        .I1(Q[3]),
        .O(\tmp_13_2_reg_1257[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[6]_i_3 
       (.I0(ain_s1[2]),
        .I1(Q[2]),
        .O(\tmp_13_2_reg_1257[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[6]_i_4 
       (.I0(ain_s1[1]),
        .I1(Q[1]),
        .O(\tmp_13_2_reg_1257[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_2_reg_1257[6]_i_5 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(\tmp_13_2_reg_1257[6]_i_5_n_0 ));
  CARRY4 \tmp_13_2_reg_1257_reg[10]_i_1 
       (.CI(\tmp_13_2_reg_1257_reg[6]_i_1_n_0 ),
        .CO({\tmp_13_2_reg_1257_reg[10]_i_1_n_0 ,\tmp_13_2_reg_1257_reg[10]_i_1_n_1 ,\tmp_13_2_reg_1257_reg[10]_i_1_n_2 ,\tmp_13_2_reg_1257_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(D[7:4]),
        .S({\tmp_13_2_reg_1257[10]_i_2_n_0 ,\tmp_13_2_reg_1257[10]_i_3_n_0 ,\tmp_13_2_reg_1257[10]_i_4_n_0 ,\tmp_13_2_reg_1257[10]_i_5_n_0 }));
  CARRY4 \tmp_13_2_reg_1257_reg[14]_i_1 
       (.CI(\tmp_13_2_reg_1257_reg[10]_i_1_n_0 ),
        .CO({\tmp_13_2_reg_1257_reg[14]_i_1_n_0 ,\tmp_13_2_reg_1257_reg[14]_i_1_n_1 ,\tmp_13_2_reg_1257_reg[14]_i_1_n_2 ,\tmp_13_2_reg_1257_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(D[11:8]),
        .S({\tmp_13_2_reg_1257[14]_i_2_n_0 ,\tmp_13_2_reg_1257[14]_i_3_n_0 ,\tmp_13_2_reg_1257[14]_i_4_n_0 ,\tmp_13_2_reg_1257[14]_i_5_n_0 }));
  CARRY4 \tmp_13_2_reg_1257_reg[18]_i_1 
       (.CI(\tmp_13_2_reg_1257_reg[14]_i_1_n_0 ),
        .CO({\tmp_13_2_reg_1257_reg[18]_i_1_n_0 ,\tmp_13_2_reg_1257_reg[18]_i_1_n_1 ,\tmp_13_2_reg_1257_reg[18]_i_1_n_2 ,\tmp_13_2_reg_1257_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(D[15:12]),
        .S({\tmp_13_2_reg_1257[18]_i_2_n_0 ,\tmp_13_2_reg_1257[18]_i_3_n_0 ,\tmp_13_2_reg_1257[18]_i_4_n_0 ,\tmp_13_2_reg_1257[18]_i_5_n_0 }));
  CARRY4 \tmp_13_2_reg_1257_reg[22]_i_1 
       (.CI(\tmp_13_2_reg_1257_reg[18]_i_1_n_0 ),
        .CO({\tmp_13_2_reg_1257_reg[22]_i_1_n_0 ,\tmp_13_2_reg_1257_reg[22]_i_1_n_1 ,\tmp_13_2_reg_1257_reg[22]_i_1_n_2 ,\tmp_13_2_reg_1257_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(D[19:16]),
        .S({\tmp_13_2_reg_1257[22]_i_2_n_0 ,\tmp_13_2_reg_1257[22]_i_3_n_0 ,\tmp_13_2_reg_1257[22]_i_4_n_0 ,\tmp_13_2_reg_1257[22]_i_5_n_0 }));
  CARRY4 \tmp_13_2_reg_1257_reg[26]_i_1 
       (.CI(\tmp_13_2_reg_1257_reg[22]_i_1_n_0 ),
        .CO({\tmp_13_2_reg_1257_reg[26]_i_1_n_0 ,\tmp_13_2_reg_1257_reg[26]_i_1_n_1 ,\tmp_13_2_reg_1257_reg[26]_i_1_n_2 ,\tmp_13_2_reg_1257_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(D[23:20]),
        .S({\tmp_13_2_reg_1257[26]_i_2_n_0 ,\tmp_13_2_reg_1257[26]_i_3_n_0 ,\tmp_13_2_reg_1257[26]_i_4_n_0 ,\tmp_13_2_reg_1257[26]_i_5_n_0 }));
  CARRY4 \tmp_13_2_reg_1257_reg[30]_i_1 
       (.CI(\tmp_13_2_reg_1257_reg[26]_i_1_n_0 ),
        .CO({\tmp_13_2_reg_1257_reg[30]_i_1_n_0 ,\tmp_13_2_reg_1257_reg[30]_i_1_n_1 ,\tmp_13_2_reg_1257_reg[30]_i_1_n_2 ,\tmp_13_2_reg_1257_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(D[27:24]),
        .S({\tmp_13_2_reg_1257[30]_i_2_n_0 ,\tmp_13_2_reg_1257[30]_i_3_n_0 ,\tmp_13_2_reg_1257[30]_i_4_n_0 ,\tmp_13_2_reg_1257[30]_i_5_n_0 }));
  CARRY4 \tmp_13_2_reg_1257_reg[31]_i_1 
       (.CI(\tmp_13_2_reg_1257_reg[30]_i_1_n_0 ),
        .CO(\NLW_tmp_13_2_reg_1257_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_2_reg_1257_reg[31]_i_1_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\tmp_13_2_reg_1257[31]_i_2_n_0 }));
  CARRY4 \tmp_13_2_reg_1257_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_2_reg_1257_reg[6]_i_1_n_0 ,\tmp_13_2_reg_1257_reg[6]_i_1_n_1 ,\tmp_13_2_reg_1257_reg[6]_i_1_n_2 ,\tmp_13_2_reg_1257_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[3:0]),
        .O({D[3:1],\NLW_tmp_13_2_reg_1257_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_13_2_reg_1257[6]_i_2_n_0 ,\tmp_13_2_reg_1257[6]_i_3_n_0 ,\tmp_13_2_reg_1257[6]_i_4_n_0 ,\tmp_13_2_reg_1257[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_30
   (D,
    ain_s1,
    Q);
  output [28:0]D;
  input [28:0]ain_s1;
  input [28:0]Q;

  wire [28:0]D;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire \tmp_13_1_reg_1232[10]_i_2_n_0 ;
  wire \tmp_13_1_reg_1232[10]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[10]_i_4_n_0 ;
  wire \tmp_13_1_reg_1232[10]_i_5_n_0 ;
  wire \tmp_13_1_reg_1232[14]_i_2_n_0 ;
  wire \tmp_13_1_reg_1232[14]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[14]_i_4_n_0 ;
  wire \tmp_13_1_reg_1232[14]_i_5_n_0 ;
  wire \tmp_13_1_reg_1232[18]_i_2_n_0 ;
  wire \tmp_13_1_reg_1232[18]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[18]_i_4_n_0 ;
  wire \tmp_13_1_reg_1232[18]_i_5_n_0 ;
  wire \tmp_13_1_reg_1232[22]_i_2_n_0 ;
  wire \tmp_13_1_reg_1232[22]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[22]_i_4_n_0 ;
  wire \tmp_13_1_reg_1232[22]_i_5_n_0 ;
  wire \tmp_13_1_reg_1232[26]_i_2_n_0 ;
  wire \tmp_13_1_reg_1232[26]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[26]_i_4_n_0 ;
  wire \tmp_13_1_reg_1232[26]_i_5_n_0 ;
  wire \tmp_13_1_reg_1232[30]_i_2_n_0 ;
  wire \tmp_13_1_reg_1232[30]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[30]_i_4_n_0 ;
  wire \tmp_13_1_reg_1232[30]_i_5_n_0 ;
  wire \tmp_13_1_reg_1232[31]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[6]_i_2_n_0 ;
  wire \tmp_13_1_reg_1232[6]_i_3_n_0 ;
  wire \tmp_13_1_reg_1232[6]_i_4_n_0 ;
  wire \tmp_13_1_reg_1232[6]_i_5_n_0 ;
  wire \tmp_13_1_reg_1232_reg[10]_i_1_n_0 ;
  wire \tmp_13_1_reg_1232_reg[10]_i_1_n_1 ;
  wire \tmp_13_1_reg_1232_reg[10]_i_1_n_2 ;
  wire \tmp_13_1_reg_1232_reg[10]_i_1_n_3 ;
  wire \tmp_13_1_reg_1232_reg[14]_i_1_n_0 ;
  wire \tmp_13_1_reg_1232_reg[14]_i_1_n_1 ;
  wire \tmp_13_1_reg_1232_reg[14]_i_1_n_2 ;
  wire \tmp_13_1_reg_1232_reg[14]_i_1_n_3 ;
  wire \tmp_13_1_reg_1232_reg[18]_i_1_n_0 ;
  wire \tmp_13_1_reg_1232_reg[18]_i_1_n_1 ;
  wire \tmp_13_1_reg_1232_reg[18]_i_1_n_2 ;
  wire \tmp_13_1_reg_1232_reg[18]_i_1_n_3 ;
  wire \tmp_13_1_reg_1232_reg[22]_i_1_n_0 ;
  wire \tmp_13_1_reg_1232_reg[22]_i_1_n_1 ;
  wire \tmp_13_1_reg_1232_reg[22]_i_1_n_2 ;
  wire \tmp_13_1_reg_1232_reg[22]_i_1_n_3 ;
  wire \tmp_13_1_reg_1232_reg[26]_i_1_n_0 ;
  wire \tmp_13_1_reg_1232_reg[26]_i_1_n_1 ;
  wire \tmp_13_1_reg_1232_reg[26]_i_1_n_2 ;
  wire \tmp_13_1_reg_1232_reg[26]_i_1_n_3 ;
  wire \tmp_13_1_reg_1232_reg[30]_i_1_n_0 ;
  wire \tmp_13_1_reg_1232_reg[30]_i_1_n_1 ;
  wire \tmp_13_1_reg_1232_reg[30]_i_1_n_2 ;
  wire \tmp_13_1_reg_1232_reg[30]_i_1_n_3 ;
  wire \tmp_13_1_reg_1232_reg[6]_i_1_n_0 ;
  wire \tmp_13_1_reg_1232_reg[6]_i_1_n_1 ;
  wire \tmp_13_1_reg_1232_reg[6]_i_1_n_2 ;
  wire \tmp_13_1_reg_1232_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_13_1_reg_1232_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_1_reg_1232_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_1_reg_1232_reg[6]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[10]_i_2 
       (.I0(ain_s1[7]),
        .I1(Q[7]),
        .O(\tmp_13_1_reg_1232[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[10]_i_3 
       (.I0(ain_s1[6]),
        .I1(Q[6]),
        .O(\tmp_13_1_reg_1232[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[10]_i_4 
       (.I0(ain_s1[5]),
        .I1(Q[5]),
        .O(\tmp_13_1_reg_1232[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[10]_i_5 
       (.I0(ain_s1[4]),
        .I1(Q[4]),
        .O(\tmp_13_1_reg_1232[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[14]_i_2 
       (.I0(ain_s1[11]),
        .I1(Q[11]),
        .O(\tmp_13_1_reg_1232[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[14]_i_3 
       (.I0(ain_s1[10]),
        .I1(Q[10]),
        .O(\tmp_13_1_reg_1232[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[14]_i_4 
       (.I0(ain_s1[9]),
        .I1(Q[9]),
        .O(\tmp_13_1_reg_1232[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[14]_i_5 
       (.I0(ain_s1[8]),
        .I1(Q[8]),
        .O(\tmp_13_1_reg_1232[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[18]_i_2 
       (.I0(ain_s1[15]),
        .I1(Q[15]),
        .O(\tmp_13_1_reg_1232[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[18]_i_3 
       (.I0(ain_s1[14]),
        .I1(Q[14]),
        .O(\tmp_13_1_reg_1232[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[18]_i_4 
       (.I0(ain_s1[13]),
        .I1(Q[13]),
        .O(\tmp_13_1_reg_1232[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[18]_i_5 
       (.I0(ain_s1[12]),
        .I1(Q[12]),
        .O(\tmp_13_1_reg_1232[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[22]_i_2 
       (.I0(ain_s1[19]),
        .I1(Q[19]),
        .O(\tmp_13_1_reg_1232[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[22]_i_3 
       (.I0(ain_s1[18]),
        .I1(Q[18]),
        .O(\tmp_13_1_reg_1232[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[22]_i_4 
       (.I0(ain_s1[17]),
        .I1(Q[17]),
        .O(\tmp_13_1_reg_1232[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[22]_i_5 
       (.I0(ain_s1[16]),
        .I1(Q[16]),
        .O(\tmp_13_1_reg_1232[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[26]_i_2 
       (.I0(ain_s1[23]),
        .I1(Q[23]),
        .O(\tmp_13_1_reg_1232[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[26]_i_3 
       (.I0(ain_s1[22]),
        .I1(Q[22]),
        .O(\tmp_13_1_reg_1232[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[26]_i_4 
       (.I0(ain_s1[21]),
        .I1(Q[21]),
        .O(\tmp_13_1_reg_1232[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[26]_i_5 
       (.I0(ain_s1[20]),
        .I1(Q[20]),
        .O(\tmp_13_1_reg_1232[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[30]_i_2 
       (.I0(ain_s1[27]),
        .I1(Q[27]),
        .O(\tmp_13_1_reg_1232[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[30]_i_3 
       (.I0(ain_s1[26]),
        .I1(Q[26]),
        .O(\tmp_13_1_reg_1232[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[30]_i_4 
       (.I0(ain_s1[25]),
        .I1(Q[25]),
        .O(\tmp_13_1_reg_1232[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[30]_i_5 
       (.I0(ain_s1[24]),
        .I1(Q[24]),
        .O(\tmp_13_1_reg_1232[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[31]_i_3 
       (.I0(ain_s1[28]),
        .I1(Q[28]),
        .O(\tmp_13_1_reg_1232[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[3]_i_1 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[6]_i_2 
       (.I0(ain_s1[3]),
        .I1(Q[3]),
        .O(\tmp_13_1_reg_1232[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[6]_i_3 
       (.I0(ain_s1[2]),
        .I1(Q[2]),
        .O(\tmp_13_1_reg_1232[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[6]_i_4 
       (.I0(ain_s1[1]),
        .I1(Q[1]),
        .O(\tmp_13_1_reg_1232[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_1_reg_1232[6]_i_5 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(\tmp_13_1_reg_1232[6]_i_5_n_0 ));
  CARRY4 \tmp_13_1_reg_1232_reg[10]_i_1 
       (.CI(\tmp_13_1_reg_1232_reg[6]_i_1_n_0 ),
        .CO({\tmp_13_1_reg_1232_reg[10]_i_1_n_0 ,\tmp_13_1_reg_1232_reg[10]_i_1_n_1 ,\tmp_13_1_reg_1232_reg[10]_i_1_n_2 ,\tmp_13_1_reg_1232_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(D[7:4]),
        .S({\tmp_13_1_reg_1232[10]_i_2_n_0 ,\tmp_13_1_reg_1232[10]_i_3_n_0 ,\tmp_13_1_reg_1232[10]_i_4_n_0 ,\tmp_13_1_reg_1232[10]_i_5_n_0 }));
  CARRY4 \tmp_13_1_reg_1232_reg[14]_i_1 
       (.CI(\tmp_13_1_reg_1232_reg[10]_i_1_n_0 ),
        .CO({\tmp_13_1_reg_1232_reg[14]_i_1_n_0 ,\tmp_13_1_reg_1232_reg[14]_i_1_n_1 ,\tmp_13_1_reg_1232_reg[14]_i_1_n_2 ,\tmp_13_1_reg_1232_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(D[11:8]),
        .S({\tmp_13_1_reg_1232[14]_i_2_n_0 ,\tmp_13_1_reg_1232[14]_i_3_n_0 ,\tmp_13_1_reg_1232[14]_i_4_n_0 ,\tmp_13_1_reg_1232[14]_i_5_n_0 }));
  CARRY4 \tmp_13_1_reg_1232_reg[18]_i_1 
       (.CI(\tmp_13_1_reg_1232_reg[14]_i_1_n_0 ),
        .CO({\tmp_13_1_reg_1232_reg[18]_i_1_n_0 ,\tmp_13_1_reg_1232_reg[18]_i_1_n_1 ,\tmp_13_1_reg_1232_reg[18]_i_1_n_2 ,\tmp_13_1_reg_1232_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(D[15:12]),
        .S({\tmp_13_1_reg_1232[18]_i_2_n_0 ,\tmp_13_1_reg_1232[18]_i_3_n_0 ,\tmp_13_1_reg_1232[18]_i_4_n_0 ,\tmp_13_1_reg_1232[18]_i_5_n_0 }));
  CARRY4 \tmp_13_1_reg_1232_reg[22]_i_1 
       (.CI(\tmp_13_1_reg_1232_reg[18]_i_1_n_0 ),
        .CO({\tmp_13_1_reg_1232_reg[22]_i_1_n_0 ,\tmp_13_1_reg_1232_reg[22]_i_1_n_1 ,\tmp_13_1_reg_1232_reg[22]_i_1_n_2 ,\tmp_13_1_reg_1232_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(D[19:16]),
        .S({\tmp_13_1_reg_1232[22]_i_2_n_0 ,\tmp_13_1_reg_1232[22]_i_3_n_0 ,\tmp_13_1_reg_1232[22]_i_4_n_0 ,\tmp_13_1_reg_1232[22]_i_5_n_0 }));
  CARRY4 \tmp_13_1_reg_1232_reg[26]_i_1 
       (.CI(\tmp_13_1_reg_1232_reg[22]_i_1_n_0 ),
        .CO({\tmp_13_1_reg_1232_reg[26]_i_1_n_0 ,\tmp_13_1_reg_1232_reg[26]_i_1_n_1 ,\tmp_13_1_reg_1232_reg[26]_i_1_n_2 ,\tmp_13_1_reg_1232_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(D[23:20]),
        .S({\tmp_13_1_reg_1232[26]_i_2_n_0 ,\tmp_13_1_reg_1232[26]_i_3_n_0 ,\tmp_13_1_reg_1232[26]_i_4_n_0 ,\tmp_13_1_reg_1232[26]_i_5_n_0 }));
  CARRY4 \tmp_13_1_reg_1232_reg[30]_i_1 
       (.CI(\tmp_13_1_reg_1232_reg[26]_i_1_n_0 ),
        .CO({\tmp_13_1_reg_1232_reg[30]_i_1_n_0 ,\tmp_13_1_reg_1232_reg[30]_i_1_n_1 ,\tmp_13_1_reg_1232_reg[30]_i_1_n_2 ,\tmp_13_1_reg_1232_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(D[27:24]),
        .S({\tmp_13_1_reg_1232[30]_i_2_n_0 ,\tmp_13_1_reg_1232[30]_i_3_n_0 ,\tmp_13_1_reg_1232[30]_i_4_n_0 ,\tmp_13_1_reg_1232[30]_i_5_n_0 }));
  CARRY4 \tmp_13_1_reg_1232_reg[31]_i_2 
       (.CI(\tmp_13_1_reg_1232_reg[30]_i_1_n_0 ),
        .CO(\NLW_tmp_13_1_reg_1232_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_1_reg_1232_reg[31]_i_2_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\tmp_13_1_reg_1232[31]_i_3_n_0 }));
  CARRY4 \tmp_13_1_reg_1232_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_1_reg_1232_reg[6]_i_1_n_0 ,\tmp_13_1_reg_1232_reg[6]_i_1_n_1 ,\tmp_13_1_reg_1232_reg[6]_i_1_n_2 ,\tmp_13_1_reg_1232_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[3:0]),
        .O({D[3:1],\NLW_tmp_13_1_reg_1232_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_13_1_reg_1232[6]_i_2_n_0 ,\tmp_13_1_reg_1232[6]_i_3_n_0 ,\tmp_13_1_reg_1232[6]_i_4_n_0 ,\tmp_13_1_reg_1232[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "mixer_add_85ns_85lbW_AddSubnS_2_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_add_85ns_85lbW_AddSubnS_2_comb_adder__parameterized0_32
   (D,
    ain_s1,
    Q);
  output [28:0]D;
  input [28:0]ain_s1;
  input [28:0]Q;

  wire [28:0]D;
  wire [28:0]Q;
  wire [28:0]ain_s1;
  wire \tmp_4_reg_1216[10]_i_2_n_0 ;
  wire \tmp_4_reg_1216[10]_i_3_n_0 ;
  wire \tmp_4_reg_1216[10]_i_4_n_0 ;
  wire \tmp_4_reg_1216[10]_i_5_n_0 ;
  wire \tmp_4_reg_1216[14]_i_2_n_0 ;
  wire \tmp_4_reg_1216[14]_i_3_n_0 ;
  wire \tmp_4_reg_1216[14]_i_4_n_0 ;
  wire \tmp_4_reg_1216[14]_i_5_n_0 ;
  wire \tmp_4_reg_1216[18]_i_2_n_0 ;
  wire \tmp_4_reg_1216[18]_i_3_n_0 ;
  wire \tmp_4_reg_1216[18]_i_4_n_0 ;
  wire \tmp_4_reg_1216[18]_i_5_n_0 ;
  wire \tmp_4_reg_1216[22]_i_2_n_0 ;
  wire \tmp_4_reg_1216[22]_i_3_n_0 ;
  wire \tmp_4_reg_1216[22]_i_4_n_0 ;
  wire \tmp_4_reg_1216[22]_i_5_n_0 ;
  wire \tmp_4_reg_1216[26]_i_2_n_0 ;
  wire \tmp_4_reg_1216[26]_i_3_n_0 ;
  wire \tmp_4_reg_1216[26]_i_4_n_0 ;
  wire \tmp_4_reg_1216[26]_i_5_n_0 ;
  wire \tmp_4_reg_1216[30]_i_2_n_0 ;
  wire \tmp_4_reg_1216[30]_i_3_n_0 ;
  wire \tmp_4_reg_1216[30]_i_4_n_0 ;
  wire \tmp_4_reg_1216[30]_i_5_n_0 ;
  wire \tmp_4_reg_1216[31]_i_2_n_0 ;
  wire \tmp_4_reg_1216[6]_i_2_n_0 ;
  wire \tmp_4_reg_1216[6]_i_3_n_0 ;
  wire \tmp_4_reg_1216[6]_i_4_n_0 ;
  wire \tmp_4_reg_1216[6]_i_5_n_0 ;
  wire \tmp_4_reg_1216_reg[10]_i_1_n_0 ;
  wire \tmp_4_reg_1216_reg[10]_i_1_n_1 ;
  wire \tmp_4_reg_1216_reg[10]_i_1_n_2 ;
  wire \tmp_4_reg_1216_reg[10]_i_1_n_3 ;
  wire \tmp_4_reg_1216_reg[14]_i_1_n_0 ;
  wire \tmp_4_reg_1216_reg[14]_i_1_n_1 ;
  wire \tmp_4_reg_1216_reg[14]_i_1_n_2 ;
  wire \tmp_4_reg_1216_reg[14]_i_1_n_3 ;
  wire \tmp_4_reg_1216_reg[18]_i_1_n_0 ;
  wire \tmp_4_reg_1216_reg[18]_i_1_n_1 ;
  wire \tmp_4_reg_1216_reg[18]_i_1_n_2 ;
  wire \tmp_4_reg_1216_reg[18]_i_1_n_3 ;
  wire \tmp_4_reg_1216_reg[22]_i_1_n_0 ;
  wire \tmp_4_reg_1216_reg[22]_i_1_n_1 ;
  wire \tmp_4_reg_1216_reg[22]_i_1_n_2 ;
  wire \tmp_4_reg_1216_reg[22]_i_1_n_3 ;
  wire \tmp_4_reg_1216_reg[26]_i_1_n_0 ;
  wire \tmp_4_reg_1216_reg[26]_i_1_n_1 ;
  wire \tmp_4_reg_1216_reg[26]_i_1_n_2 ;
  wire \tmp_4_reg_1216_reg[26]_i_1_n_3 ;
  wire \tmp_4_reg_1216_reg[30]_i_1_n_0 ;
  wire \tmp_4_reg_1216_reg[30]_i_1_n_1 ;
  wire \tmp_4_reg_1216_reg[30]_i_1_n_2 ;
  wire \tmp_4_reg_1216_reg[30]_i_1_n_3 ;
  wire \tmp_4_reg_1216_reg[6]_i_1_n_0 ;
  wire \tmp_4_reg_1216_reg[6]_i_1_n_1 ;
  wire \tmp_4_reg_1216_reg[6]_i_1_n_2 ;
  wire \tmp_4_reg_1216_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_4_reg_1216_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_4_reg_1216_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_4_reg_1216_reg[6]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[10]_i_2 
       (.I0(ain_s1[7]),
        .I1(Q[7]),
        .O(\tmp_4_reg_1216[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[10]_i_3 
       (.I0(ain_s1[6]),
        .I1(Q[6]),
        .O(\tmp_4_reg_1216[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[10]_i_4 
       (.I0(ain_s1[5]),
        .I1(Q[5]),
        .O(\tmp_4_reg_1216[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[10]_i_5 
       (.I0(ain_s1[4]),
        .I1(Q[4]),
        .O(\tmp_4_reg_1216[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[14]_i_2 
       (.I0(ain_s1[11]),
        .I1(Q[11]),
        .O(\tmp_4_reg_1216[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[14]_i_3 
       (.I0(ain_s1[10]),
        .I1(Q[10]),
        .O(\tmp_4_reg_1216[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[14]_i_4 
       (.I0(ain_s1[9]),
        .I1(Q[9]),
        .O(\tmp_4_reg_1216[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[14]_i_5 
       (.I0(ain_s1[8]),
        .I1(Q[8]),
        .O(\tmp_4_reg_1216[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[18]_i_2 
       (.I0(ain_s1[15]),
        .I1(Q[15]),
        .O(\tmp_4_reg_1216[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[18]_i_3 
       (.I0(ain_s1[14]),
        .I1(Q[14]),
        .O(\tmp_4_reg_1216[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[18]_i_4 
       (.I0(ain_s1[13]),
        .I1(Q[13]),
        .O(\tmp_4_reg_1216[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[18]_i_5 
       (.I0(ain_s1[12]),
        .I1(Q[12]),
        .O(\tmp_4_reg_1216[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[22]_i_2 
       (.I0(ain_s1[19]),
        .I1(Q[19]),
        .O(\tmp_4_reg_1216[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[22]_i_3 
       (.I0(ain_s1[18]),
        .I1(Q[18]),
        .O(\tmp_4_reg_1216[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[22]_i_4 
       (.I0(ain_s1[17]),
        .I1(Q[17]),
        .O(\tmp_4_reg_1216[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[22]_i_5 
       (.I0(ain_s1[16]),
        .I1(Q[16]),
        .O(\tmp_4_reg_1216[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[26]_i_2 
       (.I0(ain_s1[23]),
        .I1(Q[23]),
        .O(\tmp_4_reg_1216[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[26]_i_3 
       (.I0(ain_s1[22]),
        .I1(Q[22]),
        .O(\tmp_4_reg_1216[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[26]_i_4 
       (.I0(ain_s1[21]),
        .I1(Q[21]),
        .O(\tmp_4_reg_1216[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[26]_i_5 
       (.I0(ain_s1[20]),
        .I1(Q[20]),
        .O(\tmp_4_reg_1216[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[30]_i_2 
       (.I0(ain_s1[27]),
        .I1(Q[27]),
        .O(\tmp_4_reg_1216[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[30]_i_3 
       (.I0(ain_s1[26]),
        .I1(Q[26]),
        .O(\tmp_4_reg_1216[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[30]_i_4 
       (.I0(ain_s1[25]),
        .I1(Q[25]),
        .O(\tmp_4_reg_1216[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[30]_i_5 
       (.I0(ain_s1[24]),
        .I1(Q[24]),
        .O(\tmp_4_reg_1216[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[31]_i_2 
       (.I0(ain_s1[28]),
        .I1(Q[28]),
        .O(\tmp_4_reg_1216[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[3]_i_1 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[6]_i_2 
       (.I0(ain_s1[3]),
        .I1(Q[3]),
        .O(\tmp_4_reg_1216[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[6]_i_3 
       (.I0(ain_s1[2]),
        .I1(Q[2]),
        .O(\tmp_4_reg_1216[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[6]_i_4 
       (.I0(ain_s1[1]),
        .I1(Q[1]),
        .O(\tmp_4_reg_1216[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1216[6]_i_5 
       (.I0(ain_s1[0]),
        .I1(Q[0]),
        .O(\tmp_4_reg_1216[6]_i_5_n_0 ));
  CARRY4 \tmp_4_reg_1216_reg[10]_i_1 
       (.CI(\tmp_4_reg_1216_reg[6]_i_1_n_0 ),
        .CO({\tmp_4_reg_1216_reg[10]_i_1_n_0 ,\tmp_4_reg_1216_reg[10]_i_1_n_1 ,\tmp_4_reg_1216_reg[10]_i_1_n_2 ,\tmp_4_reg_1216_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(D[7:4]),
        .S({\tmp_4_reg_1216[10]_i_2_n_0 ,\tmp_4_reg_1216[10]_i_3_n_0 ,\tmp_4_reg_1216[10]_i_4_n_0 ,\tmp_4_reg_1216[10]_i_5_n_0 }));
  CARRY4 \tmp_4_reg_1216_reg[14]_i_1 
       (.CI(\tmp_4_reg_1216_reg[10]_i_1_n_0 ),
        .CO({\tmp_4_reg_1216_reg[14]_i_1_n_0 ,\tmp_4_reg_1216_reg[14]_i_1_n_1 ,\tmp_4_reg_1216_reg[14]_i_1_n_2 ,\tmp_4_reg_1216_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(D[11:8]),
        .S({\tmp_4_reg_1216[14]_i_2_n_0 ,\tmp_4_reg_1216[14]_i_3_n_0 ,\tmp_4_reg_1216[14]_i_4_n_0 ,\tmp_4_reg_1216[14]_i_5_n_0 }));
  CARRY4 \tmp_4_reg_1216_reg[18]_i_1 
       (.CI(\tmp_4_reg_1216_reg[14]_i_1_n_0 ),
        .CO({\tmp_4_reg_1216_reg[18]_i_1_n_0 ,\tmp_4_reg_1216_reg[18]_i_1_n_1 ,\tmp_4_reg_1216_reg[18]_i_1_n_2 ,\tmp_4_reg_1216_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(D[15:12]),
        .S({\tmp_4_reg_1216[18]_i_2_n_0 ,\tmp_4_reg_1216[18]_i_3_n_0 ,\tmp_4_reg_1216[18]_i_4_n_0 ,\tmp_4_reg_1216[18]_i_5_n_0 }));
  CARRY4 \tmp_4_reg_1216_reg[22]_i_1 
       (.CI(\tmp_4_reg_1216_reg[18]_i_1_n_0 ),
        .CO({\tmp_4_reg_1216_reg[22]_i_1_n_0 ,\tmp_4_reg_1216_reg[22]_i_1_n_1 ,\tmp_4_reg_1216_reg[22]_i_1_n_2 ,\tmp_4_reg_1216_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(D[19:16]),
        .S({\tmp_4_reg_1216[22]_i_2_n_0 ,\tmp_4_reg_1216[22]_i_3_n_0 ,\tmp_4_reg_1216[22]_i_4_n_0 ,\tmp_4_reg_1216[22]_i_5_n_0 }));
  CARRY4 \tmp_4_reg_1216_reg[26]_i_1 
       (.CI(\tmp_4_reg_1216_reg[22]_i_1_n_0 ),
        .CO({\tmp_4_reg_1216_reg[26]_i_1_n_0 ,\tmp_4_reg_1216_reg[26]_i_1_n_1 ,\tmp_4_reg_1216_reg[26]_i_1_n_2 ,\tmp_4_reg_1216_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(D[23:20]),
        .S({\tmp_4_reg_1216[26]_i_2_n_0 ,\tmp_4_reg_1216[26]_i_3_n_0 ,\tmp_4_reg_1216[26]_i_4_n_0 ,\tmp_4_reg_1216[26]_i_5_n_0 }));
  CARRY4 \tmp_4_reg_1216_reg[30]_i_1 
       (.CI(\tmp_4_reg_1216_reg[26]_i_1_n_0 ),
        .CO({\tmp_4_reg_1216_reg[30]_i_1_n_0 ,\tmp_4_reg_1216_reg[30]_i_1_n_1 ,\tmp_4_reg_1216_reg[30]_i_1_n_2 ,\tmp_4_reg_1216_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(D[27:24]),
        .S({\tmp_4_reg_1216[30]_i_2_n_0 ,\tmp_4_reg_1216[30]_i_3_n_0 ,\tmp_4_reg_1216[30]_i_4_n_0 ,\tmp_4_reg_1216[30]_i_5_n_0 }));
  CARRY4 \tmp_4_reg_1216_reg[31]_i_1 
       (.CI(\tmp_4_reg_1216_reg[30]_i_1_n_0 ),
        .CO(\NLW_tmp_4_reg_1216_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_4_reg_1216_reg[31]_i_1_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\tmp_4_reg_1216[31]_i_2_n_0 }));
  CARRY4 \tmp_4_reg_1216_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_4_reg_1216_reg[6]_i_1_n_0 ,\tmp_4_reg_1216_reg[6]_i_1_n_1 ,\tmp_4_reg_1216_reg[6]_i_1_n_2 ,\tmp_4_reg_1216_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[3:0]),
        .O({D[3:1],\NLW_tmp_4_reg_1216_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_4_reg_1216[6]_i_2_n_0 ,\tmp_4_reg_1216[6]_i_3_n_0 ,\tmp_4_reg_1216[6]_i_4_n_0 ,\tmp_4_reg_1216[6]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi
   (ap_enable_reg_pp0_iter7_reg,
    ap_enable_reg_pp0_iter5_reg,
    ce5,
    regs_in_V_ce0,
    ce1,
    D,
    m_V_BVALID,
    ap_reg_ioackin_m_V_WREADY_reg,
    ADDRARDADDR,
    grp_fu_240_ce,
    E,
    ap_ready,
    \tmp_reg_863_reg[0] ,
    ce2,
    \tmp_7_reg_890_reg[0] ,
    OP1_V_3_cast1_reg_11260,
    \reg_228_reg[0] ,
    ce113_out,
    SR,
    \bin_s1_reg[11] ,
    \ain_s1_reg[14] ,
    \neg_ti_reg_1121_reg[0] ,
    \neg_ti3_reg_1111_reg[0] ,
    \neg_ti2_reg_1101_reg[0] ,
    \neg_mul_reg_1081_reg[61] ,
    \neg_mul7_reg_1076_reg[61] ,
    \neg_mul2_reg_1071_reg[61] ,
    \neg_ti1_reg_1066_reg[0] ,
    \bin_s1_reg[0] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    \neg_mul1_reg_1056_reg[61] ,
    m_axi_m_V_WVALID,
    m_axi_m_V_RREADY,
    m_axi_m_V_AWADDR,
    AWLEN,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_AWVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_WLAST,
    ap_rst_n,
    ap_enable_reg_pp0_iter7_reg_0,
    ap_enable_reg_pp0_iter6_reg,
    Q,
    ap_enable_reg_pp0_iter0,
    ap_start,
    ap_enable_reg_pp0_iter3_reg,
    \tmp_13_1_reg_1232_reg[31] ,
    \tmp_4_reg_1216_reg[31] ,
    ap_enable_reg_pp0_iter5,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_condition_658,
    \ap_CS_fsm_reg[4] ,
    ap_block_pp0_stage0_01001,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_pp0_iter2_tmp_38_reg_990,
    ap_reg_pp0_iter2_tmp_34_reg_979,
    ap_reg_pp0_iter2_tmp_22_reg_968,
    ap_reg_pp0_iter2_tmp_6_reg_957,
    ap_reg_ioackin_m_V_AWREADY,
    m_axi_m_V_WREADY,
    m_axi_m_V_RVALID,
    \tmp_13_4_reg_1267_reg[31] ,
    \tmp_13_3_reg_1262_reg[31] ,
    \tmp_13_5_reg_1272_reg[31] ,
    \tmp_13_2_reg_1257_reg[31] ,
    ap_clk,
    m_axi_m_V_AWREADY,
    m_axi_m_V_BVALID);
  output ap_enable_reg_pp0_iter7_reg;
  output ap_enable_reg_pp0_iter5_reg;
  output ce5;
  output regs_in_V_ce0;
  output ce1;
  output [5:0]D;
  output m_V_BVALID;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output [0:0]ADDRARDADDR;
  output grp_fu_240_ce;
  output [0:0]E;
  output ap_ready;
  output [0:0]\tmp_reg_863_reg[0] ;
  output ce2;
  output [0:0]\tmp_7_reg_890_reg[0] ;
  output OP1_V_3_cast1_reg_11260;
  output [0:0]\reg_228_reg[0] ;
  output ce113_out;
  output [0:0]SR;
  output [0:0]\bin_s1_reg[11] ;
  output [0:0]\ain_s1_reg[14] ;
  output [0:0]\neg_ti_reg_1121_reg[0] ;
  output [0:0]\neg_ti3_reg_1111_reg[0] ;
  output [0:0]\neg_ti2_reg_1101_reg[0] ;
  output [0:0]\neg_mul_reg_1081_reg[61] ;
  output [0:0]\neg_mul7_reg_1076_reg[61] ;
  output [0:0]\neg_mul2_reg_1071_reg[61] ;
  output [0:0]\neg_ti1_reg_1066_reg[0] ;
  output [0:0]\bin_s1_reg[0] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output [0:0]\neg_mul1_reg_1056_reg[61] ;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_RREADY;
  output [29:0]m_axi_m_V_AWADDR;
  output [3:0]AWLEN;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_AWVALID;
  output m_axi_m_V_BREADY;
  output m_axi_m_V_WLAST;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter7_reg_0;
  input ap_enable_reg_pp0_iter6_reg;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ap_start;
  input ap_enable_reg_pp0_iter3_reg;
  input [31:0]\tmp_13_1_reg_1232_reg[31] ;
  input [31:0]\tmp_4_reg_1216_reg[31] ;
  input ap_enable_reg_pp0_iter5;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_condition_658;
  input \ap_CS_fsm_reg[4] ;
  input ap_block_pp0_stage0_01001;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_reg_pp0_iter2_tmp_38_reg_990;
  input ap_reg_pp0_iter2_tmp_34_reg_979;
  input ap_reg_pp0_iter2_tmp_22_reg_968;
  input ap_reg_pp0_iter2_tmp_6_reg_957;
  input ap_reg_ioackin_m_V_AWREADY;
  input m_axi_m_V_WREADY;
  input m_axi_m_V_RVALID;
  input [31:0]\tmp_13_4_reg_1267_reg[31] ;
  input [31:0]\tmp_13_3_reg_1262_reg[31] ;
  input [31:0]\tmp_13_5_reg_1272_reg[31] ;
  input [31:0]\tmp_13_2_reg_1257_reg[31] ;
  input ap_clk;
  input m_axi_m_V_AWREADY;
  input m_axi_m_V_BVALID;

  wire [0:0]ADDRARDADDR;
  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire OP1_V_3_cast1_reg_11260;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]\ain_s1_reg[14] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_condition_658;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_enable_reg_pp0_iter7_reg;
  wire ap_enable_reg_pp0_iter7_reg_0;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter2_tmp_22_reg_968;
  wire ap_reg_pp0_iter2_tmp_34_reg_979;
  wire ap_reg_pp0_iter2_tmp_38_reg_990;
  wire ap_reg_pp0_iter2_tmp_6_reg_957;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[11] ;
  wire bus_write_n_74;
  wire bus_write_n_75;
  wire ce1;
  wire ce113_out;
  wire ce2;
  wire ce5;
  wire grp_fu_240_ce;
  wire m_V_BVALID;
  wire [29:0]m_axi_m_V_AWADDR;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [0:0]\neg_mul1_reg_1056_reg[61] ;
  wire [0:0]\neg_mul2_reg_1071_reg[61] ;
  wire [0:0]\neg_mul7_reg_1076_reg[61] ;
  wire [0:0]\neg_mul_reg_1081_reg[61] ;
  wire [0:0]\neg_ti1_reg_1066_reg[0] ;
  wire [0:0]\neg_ti2_reg_1101_reg[0] ;
  wire [0:0]\neg_ti3_reg_1111_reg[0] ;
  wire [0:0]\neg_ti_reg_1121_reg[0] ;
  wire [0:0]p_0_in;
  wire [0:0]\reg_228_reg[0] ;
  wire regs_in_V_ce0;
  wire [0:0]throttl_cnt_reg;
  wire [31:0]\tmp_13_1_reg_1232_reg[31] ;
  wire [31:0]\tmp_13_2_reg_1257_reg[31] ;
  wire [31:0]\tmp_13_3_reg_1262_reg[31] ;
  wire [31:0]\tmp_13_4_reg_1267_reg[31] ;
  wire [31:0]\tmp_13_5_reg_1272_reg[31] ;
  wire [31:0]\tmp_4_reg_1216_reg[31] ;
  wire [0:0]\tmp_7_reg_890_reg[0] ;
  wire [0:0]\tmp_reg_863_reg[0] ;
  wire wreq_throttl_n_1;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read bus_read
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write bus_write
       (.ADDRARDADDR(ADDRARDADDR),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\ain_s1_reg[14] (\ain_s1_reg[14] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_condition_658(ap_condition_658),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg),
        .ap_enable_reg_pp0_iter7_reg(ap_enable_reg_pp0_iter7_reg),
        .ap_enable_reg_pp0_iter7_reg_0(ap_enable_reg_pp0_iter7_reg_0),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter2_tmp_22_reg_968(ap_reg_pp0_iter2_tmp_22_reg_968),
        .ap_reg_pp0_iter2_tmp_34_reg_979(ap_reg_pp0_iter2_tmp_34_reg_979),
        .ap_reg_pp0_iter2_tmp_38_reg_990(ap_reg_pp0_iter2_tmp_38_reg_990),
        .ap_reg_pp0_iter2_tmp_6_reg_957(ap_reg_pp0_iter2_tmp_6_reg_957),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (\bin_s1_reg[0] ),
        .\bin_s1_reg[11] (\bin_s1_reg[11] ),
        .empty_n_reg(m_V_BVALID),
        .grp_fu_240_ce(grp_fu_240_ce),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .\m_axi_m_V_AWLEN[3] (AWLEN),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\mul4_reg_1026_reg[0] (ce5),
        .\neg_mul1_reg_1056_reg[61] (\neg_mul1_reg_1056_reg[61] ),
        .\neg_mul2_reg_1071_reg[61] (\neg_mul2_reg_1071_reg[61] ),
        .\neg_mul7_reg_1076_reg[61] (\neg_mul7_reg_1076_reg[61] ),
        .\neg_mul_reg_1081_reg[61] (\neg_mul_reg_1081_reg[61] ),
        .\neg_ti1_reg_1066_reg[0] (\neg_ti1_reg_1066_reg[0] ),
        .\neg_ti2_reg_1101_reg[0] (\neg_ti2_reg_1101_reg[0] ),
        .\neg_ti3_reg_1111_reg[0] (\neg_ti3_reg_1111_reg[0] ),
        .\neg_ti_reg_1121_reg[0] (\neg_ti_reg_1121_reg[0] ),
        .\p_Val2_9_2_reg_1237_reg[53] (ce1),
        .\r_V_2_tr_0_tr_reg_952_reg[0] (OP1_V_3_cast1_reg_11260),
        .\reg_228_reg[0] (\reg_228_reg[0] ),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\throttl_cnt_reg[0] (p_0_in),
        .\throttl_cnt_reg[0]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[1] (wreq_throttl_n_1),
        .\throttl_cnt_reg[5] (wreq_throttl_n_4),
        .\throttl_cnt_reg[6] (wreq_throttl_n_3),
        .\throttl_cnt_reg[7] (bus_write_n_74),
        .\throttl_cnt_reg[7]_0 (bus_write_n_75),
        .\tmp_13_1_reg_1232_reg[31] (\tmp_13_1_reg_1232_reg[31] ),
        .\tmp_13_2_reg_1257_reg[31] (\tmp_13_2_reg_1257_reg[31] ),
        .\tmp_13_3_reg_1262_reg[31] (\tmp_13_3_reg_1262_reg[31] ),
        .\tmp_13_4_reg_1267_reg[31] (\tmp_13_4_reg_1267_reg[31] ),
        .\tmp_13_5_reg_1272_reg[31] (\tmp_13_5_reg_1272_reg[31] ),
        .\tmp_19_reg_1061_reg[0] (ce2),
        .\tmp_2_reg_1091_reg[0] (ce113_out),
        .\tmp_4_reg_1216_reg[31] (\tmp_4_reg_1216_reg[31] ),
        .\tmp_7_reg_890_reg[0] (\tmp_7_reg_890_reg[0] ),
        .\tmp_reg_863_reg[0] (\tmp_reg_863_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_74),
        .Q(throttl_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (wreq_throttl_n_3),
        .\could_multi_bursts.awlen_buf_reg[3] (bus_write_n_75),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_4),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .\throttl_cnt_reg[5]_0 (wreq_throttl_n_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer
   (m_V_WREADY,
    SR,
    ap_enable_reg_pp0_iter7_reg,
    ap_enable_reg_pp0_iter5_reg,
    \mul4_reg_1026_reg[0] ,
    regs_in_V_ce0,
    ap_reg_ioackin_m_V_WREADY_reg,
    grp_fu_240_ce,
    E,
    ap_ready,
    \tmp_reg_863_reg[0] ,
    \tmp_19_reg_1061_reg[0] ,
    \tmp_7_reg_890_reg[0] ,
    \r_V_2_tr_0_tr_reg_952_reg[0] ,
    \reg_228_reg[0] ,
    \tmp_2_reg_1091_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    \bin_s1_reg[11] ,
    \ain_s1_reg[14] ,
    \neg_ti_reg_1121_reg[0] ,
    \neg_ti3_reg_1111_reg[0] ,
    \neg_ti2_reg_1101_reg[0] ,
    \neg_mul_reg_1081_reg[61] ,
    \neg_mul7_reg_1076_reg[61] ,
    \neg_mul2_reg_1071_reg[61] ,
    \neg_ti1_reg_1066_reg[0] ,
    \bin_s1_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    ADDRARDADDR,
    p_32_in,
    pop0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    D,
    WEBWE,
    ap_rst_n,
    ap_enable_reg_pp0_iter7_reg_0,
    ap_enable_reg_pp0_iter6_reg,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    ap_enable_reg_pp0_iter0,
    ap_condition_658,
    \ap_CS_fsm_reg[4] ,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter6_reg_0,
    ap_block_pp0_stage0_01001,
    ap_enable_reg_pp0_iter0_reg,
    ap_start,
    ap_reg_pp0_iter2_tmp_38_reg_990,
    ap_reg_pp0_iter2_tmp_34_reg_979,
    ap_reg_pp0_iter2_tmp_22_reg_968,
    ap_reg_pp0_iter2_tmp_6_reg_957,
    burst_valid,
    m_axi_m_V_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    push,
    empty_n_reg_0);
  output m_V_WREADY;
  output [0:0]SR;
  output ap_enable_reg_pp0_iter7_reg;
  output ap_enable_reg_pp0_iter5_reg;
  output \mul4_reg_1026_reg[0] ;
  output regs_in_V_ce0;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output grp_fu_240_ce;
  output [0:0]E;
  output ap_ready;
  output [0:0]\tmp_reg_863_reg[0] ;
  output \tmp_19_reg_1061_reg[0] ;
  output [0:0]\tmp_7_reg_890_reg[0] ;
  output \r_V_2_tr_0_tr_reg_952_reg[0] ;
  output [0:0]\reg_228_reg[0] ;
  output \tmp_2_reg_1091_reg[0] ;
  output [3:0]\ap_CS_fsm_reg[5] ;
  output [0:0]\bin_s1_reg[11] ;
  output [0:0]\ain_s1_reg[14] ;
  output [0:0]\neg_ti_reg_1121_reg[0] ;
  output [0:0]\neg_ti3_reg_1111_reg[0] ;
  output [0:0]\neg_ti2_reg_1101_reg[0] ;
  output [0:0]\neg_mul_reg_1081_reg[61] ;
  output [0:0]\neg_mul7_reg_1076_reg[61] ;
  output [0:0]\neg_mul2_reg_1071_reg[61] ;
  output [0:0]\neg_ti1_reg_1066_reg[0] ;
  output [0:0]\bin_s1_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]ADDRARDADDR;
  output p_32_in;
  output pop0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [31:0]D;
  input [0:0]WEBWE;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter7_reg_0;
  input ap_enable_reg_pp0_iter6_reg;
  input [4:0]Q;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_enable_reg_pp0_iter0;
  input ap_condition_658;
  input \ap_CS_fsm_reg[4] ;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter6_reg_0;
  input ap_block_pp0_stage0_01001;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_start;
  input ap_reg_pp0_iter2_tmp_38_reg_990;
  input ap_reg_pp0_iter2_tmp_34_reg_979;
  input ap_reg_pp0_iter2_tmp_22_reg_968;
  input ap_reg_pp0_iter2_tmp_6_reg_957;
  input burst_valid;
  input m_axi_m_V_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input push;
  input empty_n_reg_0;

  wire [0:0]ADDRARDADDR;
  wire [31:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [0:0]\ain_s1_reg[14] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [3:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_condition_658;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_enable_reg_pp0_iter6_reg_0;
  wire ap_enable_reg_pp0_iter7_reg;
  wire ap_enable_reg_pp0_iter7_reg_0;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_WREADY_i_4_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter2_tmp_22_reg_968;
  wire ap_reg_pp0_iter2_tmp_34_reg_979;
  wire ap_reg_pp0_iter2_tmp_38_reg_990;
  wire ap_reg_pp0_iter2_tmp_6_reg_957;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[11] ;
  wire buff0_reg_i_2_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__2_n_0;
  wire grp_fu_240_ce;
  wire m_V_WREADY;
  wire m_axi_m_V_WREADY;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_8_n_0;
  wire \mul4_reg_1026_reg[0] ;
  wire [0:0]\neg_mul2_reg_1071_reg[61] ;
  wire [0:0]\neg_mul7_reg_1076_reg[61] ;
  wire [0:0]\neg_mul_reg_1081_reg[61] ;
  wire [0:0]\neg_ti1_reg_1066_reg[0] ;
  wire [0:0]\neg_ti2_reg_1101_reg[0] ;
  wire [0:0]\neg_ti3_reg_1111_reg[0] ;
  wire [0:0]\neg_ti_reg_1121_reg[0] ;
  wire p_32_in;
  wire pop;
  wire pop0;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire \r_V_2_tr_0_tr_reg_952_reg[0] ;
  wire [7:0]raddr;
  wire [0:0]\reg_228_reg[0] ;
  wire regs_in_V_ce0;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \tmp_19_reg_1061_reg[0] ;
  wire \tmp_2_reg_1091_reg[0] ;
  wire [0:0]\tmp_7_reg_890_reg[0] ;
  wire [0:0]\tmp_reg_863_reg[0] ;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[4]_i_2__0_n_0 ;
  wire \usedw[4]_i_3__0_n_0 ;
  wire \usedw[4]_i_4__0_n_0 ;
  wire \usedw[4]_i_5__0_n_0 ;
  wire \usedw[4]_i_6_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire \usedw[7]_i_3_n_0 ;
  wire \usedw[7]_i_4_n_0 ;
  wire \usedw[7]_i_5__0_n_0 ;
  wire \usedw_reg[4]_i_1_n_0 ;
  wire \usedw_reg[4]_i_1_n_1 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[7]_i_2_n_2 ;
  wire \usedw_reg[7]_i_2_n_3 ;
  wire \usedw_reg[7]_i_2_n_5 ;
  wire \usedw_reg[7]_i_2_n_6 ;
  wire \usedw_reg[7]_i_2_n_7 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(m_V_WREADY),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I2(ap_enable_reg_pp0_iter6_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(Q[2]),
        .I4(\tmp_19_reg_1061_reg[0] ),
        .O(\ap_CS_fsm_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(Q[3]),
        .I4(\tmp_2_reg_1091_reg[0] ),
        .O(\ap_CS_fsm_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(Q[4]),
        .I4(\r_V_2_tr_0_tr_reg_952_reg[0] ),
        .O(\ap_CS_fsm_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(Q[4]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter5),
        .O(ap_enable_reg_pp0_iter5_reg));
  LUT5 #(
    .INIT(32'hA800A808)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter7_reg_0),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(ap_enable_reg_pp0_iter6_reg),
        .I4(\mul4_reg_1026_reg[0] ),
        .O(ap_enable_reg_pp0_iter7_reg));
  LUT6 #(
    .INIT(64'hF400F4000000F400)) 
    ap_reg_ioackin_m_V_WREADY_i_1
       (.I0(ap_condition_658),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(ap_block_pp0_stage2_11001),
        .I3(ap_reg_ioackin_m_V_WREADY_i_4_n_0),
        .I4(ap_enable_reg_pp0_iter6_reg),
        .I5(buff0_reg_i_2_n_0),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT6 #(
    .INIT(64'hFFAAEAAA00000000)) 
    ap_reg_ioackin_m_V_WREADY_i_4
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(Q[4]),
        .I3(m_V_WREADY),
        .I4(ap_enable_reg_pp0_iter6_reg_0),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_m_V_WREADY_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hEEE0EEEE)) 
    \bin_s1[42]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(m_V_WREADY),
        .I4(ap_enable_reg_pp0_iter5),
        .O(\bin_s1_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[42]_i_1__0 
       (.I0(\r_V_2_tr_0_tr_reg_952_reg[0] ),
        .I1(\tmp_2_reg_1091_reg[0] ),
        .O(\ain_s1_reg[14] ));
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[58]_i_1 
       (.I0(\tmp_19_reg_1061_reg[0] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(\bin_s1_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[59]_i_1 
       (.I0(\mul4_reg_1026_reg[0] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDFDFDD)) 
    buff0_reg_i_1
       (.I0(buff0_reg_i_2_n_0),
        .I1(ap_enable_reg_pp0_iter5_reg),
        .I2(ap_block_pp0_stage2_11001),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(grp_fu_240_ce));
  LUT6 #(
    .INIT(64'h00000000FFFF5755)) 
    buff0_reg_i_2
       (.I0(Q[0]),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(ap_enable_reg_pp0_iter6_reg),
        .I4(ap_block_pp0_stage0_01001),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(buff0_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h02)) 
    buff0_reg_i_3
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(ap_block_pp0_stage2_11001));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(p_32_in));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A0A8A8A)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_m_V_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hBAFABABA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_m_V_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDFFFDFDF0F0F0F0)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2_n_0),
        .I2(push),
        .I3(p_32_in),
        .I4(data_valid),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(mem_reg_i_43_n_0),
        .I3(push),
        .I4(m_V_WREADY),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__1
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[2]),
        .I4(full_n_i_3__2_n_0),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(m_V_WREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(ADDRARDADDR));
  LUT4 #(
    .INIT(16'hA808)) 
    int_ap_ready_i_1
       (.I0(ap_enable_reg_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(ap_ready));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(m_V_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(raddr[4]),
        .I3(mem_reg_i_42_n_0),
        .I4(raddr[3]),
        .I5(raddr[6]),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(raddr[3]),
        .I2(mem_reg_i_42_n_0),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_3
       (.I0(raddr[3]),
        .I1(mem_reg_i_42_n_0),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(mem_reg_i_43_n_0),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    mem_reg_i_42
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(p_32_in),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h20F0FFFF)) 
    mem_reg_i_43
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .O(mem_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_43_n_0),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h6A66AAAAAAAAAAAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(p_32_in),
        .I3(data_valid),
        .I4(empty_n_reg_n_0),
        .I5(raddr[1]),
        .O(rnext[2]));
  LUT5 #(
    .INIT(32'h66A6AAAA)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(p_32_in),
        .I4(raddr[0]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h6A66AA666A666A66)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_0),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(m_axi_m_V_WREADY),
        .I5(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(mem_reg_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul2_reg_1071[117]_i_1 
       (.I0(\tmp_19_reg_1061_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .O(\neg_mul2_reg_1071_reg[61] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul7_reg_1076[117]_i_1 
       (.I0(\tmp_19_reg_1061_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .O(\neg_mul7_reg_1076_reg[61] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul_reg_1081[118]_i_1 
       (.I0(\tmp_19_reg_1061_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .O(\neg_mul_reg_1081_reg[61] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti1_reg_1066[58]_i_1 
       (.I0(\tmp_19_reg_1061_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .O(\neg_ti1_reg_1066_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti2_reg_1101[58]_i_1 
       (.I0(\tmp_2_reg_1091_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_22_reg_968),
        .O(\neg_ti2_reg_1101_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti3_reg_1111[58]_i_1 
       (.I0(\tmp_2_reg_1091_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_34_reg_979),
        .O(\neg_ti3_reg_1111_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti_reg_1121[58]_i_1 
       (.I0(\tmp_2_reg_1091_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_38_reg_990),
        .O(\neg_ti_reg_1121_reg[0] ));
  LUT3 #(
    .INIT(8'h8F)) 
    \pout[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter7_reg_0),
        .I1(\mul4_reg_1026_reg[0] ),
        .I2(empty_n_reg_0),
        .O(pop0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8_n_0),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_228[28]_i_1 
       (.I0(\tmp_2_reg_1091_reg[0] ),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\reg_228_reg[0] ));
  LUT6 #(
    .INIT(64'h0000A25D00000000)) 
    show_ahead_i_1
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(p_32_in),
        .I3(usedw_reg__0[0]),
        .I4(empty_n_i_2_n_0),
        .I5(push),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \tmp_116_5_cast_reg_1252[84]_i_1 
       (.I0(Q[1]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter5),
        .O(\tmp_19_reg_1061_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \tmp_13_4_reg_1267[31]_i_1 
       (.I0(Q[2]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter5),
        .O(\tmp_2_reg_1091_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \tmp_13_5_reg_1272[31]_i_1 
       (.I0(Q[3]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter5),
        .O(\r_V_2_tr_0_tr_reg_952_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tmp_7_reg_890[28]_i_1 
       (.I0(\r_V_2_tr_0_tr_reg_952_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\tmp_7_reg_890_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFF5400000000)) 
    \tmp_7_reg_890[28]_i_5 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\mul4_reg_1026_reg[0] ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(regs_in_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tmp_reg_863[28]_i_1 
       (.I0(\tmp_19_reg_1061_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\tmp_reg_863_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \tmp_s_reg_1206[84]_i_1 
       (.I0(Q[0]),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(ap_enable_reg_pp0_iter6_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(\mul4_reg_1026_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h59559999)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(push),
        .I2(p_32_in),
        .I3(data_valid),
        .I4(empty_n_reg_n_0),
        .O(\usedw[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h75F575758A0A8A8A)) 
    \usedw[7]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_m_V_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I5(push),
        .O(\usedw[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1_n_6 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1_n_5 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[4]_i_1_n_4 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_0 ,\usedw_reg[4]_i_1_n_1 ,\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2__0_n_0 }),
        .O({\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 ,\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 }),
        .S({\usedw[4]_i_3__0_n_0 ,\usedw[4]_i_4__0_n_0 ,\usedw[4]_i_5__0_n_0 ,\usedw[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_i_2_n_7 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_i_2_n_6 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_i_2_n_5 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_0 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_2 ,\usedw_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_5 ,\usedw_reg[7]_i_2_n_6 ,\usedw_reg[7]_i_2_n_7 }),
        .S({1'b0,\usedw[7]_i_3_n_0 ,\usedw[7]_i_4_n_0 ,\usedw[7]_i_5__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0
   (m_axi_m_V_RREADY,
    \bus_equal_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t);
  output m_axi_m_V_RREADY;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__3_n_0;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[4]_i_2_n_0 ;
  wire \usedw[4]_i_3_n_0 ;
  wire \usedw[4]_i_4_n_0 ;
  wire \usedw[4]_i_5_n_0 ;
  wire \usedw[4]_i_6__0_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire \usedw[7]_i_3__0_n_0 ;
  wire \usedw[7]_i_4__0_n_0 ;
  wire \usedw[7]_i_5_n_0 ;
  wire \usedw_reg[4]_i_1__0_n_0 ;
  wire \usedw_reg[4]_i_1__0_n_1 ;
  wire \usedw_reg[4]_i_1__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[7]_i_2__0_n_2 ;
  wire \usedw_reg[7]_i_2__0_n_3 ;
  wire \usedw_reg[7]_i_2__0_n_5 ;
  wire \usedw_reg[7]_i_2__0_n_6 ;
  wire \usedw_reg[7]_i_2__0_n_7 ;
  wire [7:0]usedw_reg__0;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(pop),
        .I3(m_axi_m_V_RREADY),
        .I4(m_axi_m_V_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[2]),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[0]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[1]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(full_n_i_3__3_n_0),
        .I3(m_axi_m_V_RVALID),
        .I4(m_axi_m_V_RREADY),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__2
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[3]),
        .O(full_n_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[0]),
        .I3(usedw_reg__0[1]),
        .O(full_n_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_n_i_4__0
       (.I0(empty_n_reg_n_0),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_m_V_RREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(m_axi_m_V_RREADY),
        .I3(m_axi_m_V_RVALID),
        .O(\usedw[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \usedw[7]_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .I4(m_axi_m_V_RVALID),
        .I5(m_axi_m_V_RREADY),
        .O(\usedw[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_7 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_6 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_5 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[4]_i_1__0_n_4 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_0 ,\usedw_reg[4]_i_1__0_n_1 ,\usedw_reg[4]_i_1__0_n_2 ,\usedw_reg[4]_i_1__0_n_3 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_0 }),
        .O({\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 ,\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 }),
        .S({\usedw[4]_i_3_n_0 ,\usedw[4]_i_4_n_0 ,\usedw[4]_i_5_n_0 ,\usedw[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_i_2__0_n_7 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_i_2__0_n_6 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_i_2__0_n_5 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_2 ,\usedw_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_5 ,\usedw_reg[7]_i_2__0_n_6 ,\usedw_reg[7]_i_2__0_n_7 }),
        .S({1'b0,\usedw[7]_i_3__0_n_0 ,\usedw[7]_i_4__0_n_0 ,\usedw[7]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo
   (burst_valid,
    \could_multi_bursts.loop_cnt_reg[5] ,
    wreq_handling_reg,
    \q_reg[4] ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.next_loop ,
    E,
    \align_len_reg[31] ,
    \bus_equal_gen.len_cnt_reg[7] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    D,
    next_wreq,
    \sect_addr_buf_reg[31] ,
    in,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    invalid_len_event_reg2_reg,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    wreq_handling_reg_1,
    CO,
    \could_multi_bursts.sect_handling_reg_1 ,
    fifo_wreq_valid,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \end_addr_buf_reg[4] ,
    \end_addr_buf_reg[5] ,
    Q,
    \end_addr_buf_reg[11] ,
    invalid_len_event_reg2,
    \throttl_cnt_reg[6] ,
    m_axi_m_V_AWREADY,
    AWVALID_Dummy,
    sect_cnt0,
    \start_addr_reg[30] ,
    \start_addr_reg[12] ,
    \sect_cnt_reg[0] ,
    fifo_wreq_valid_buf_reg,
    \throttl_cnt_reg[5] ,
    \throttl_cnt_reg[1] ,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    fifo_resp_ready,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    invalid_len_event_reg1,
    m_axi_m_V_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    m_axi_m_V_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 );
  output burst_valid;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output wreq_handling_reg;
  output \q_reg[4] ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.next_loop ;
  output [0:0]E;
  output \align_len_reg[31] ;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3]_0 ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output [19:0]D;
  output next_wreq;
  output [0:0]\sect_addr_buf_reg[31] ;
  output [3:0]in;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output invalid_len_event_reg2_reg;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input wreq_handling_reg_1;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input fifo_wreq_valid;
  input [0:0]\sect_cnt_reg[19] ;
  input \end_addr_buf_reg[2] ;
  input \end_addr_buf_reg[3] ;
  input \end_addr_buf_reg[4] ;
  input \end_addr_buf_reg[5] ;
  input [0:0]Q;
  input [5:0]\end_addr_buf_reg[11] ;
  input invalid_len_event_reg2;
  input \throttl_cnt_reg[6] ;
  input m_axi_m_V_AWREADY;
  input AWVALID_Dummy;
  input [18:0]sect_cnt0;
  input \start_addr_reg[30] ;
  input \start_addr_reg[12] ;
  input [0:0]\sect_cnt_reg[0] ;
  input fifo_wreq_valid_buf_reg;
  input \throttl_cnt_reg[5] ;
  input \throttl_cnt_reg[1] ;
  input [7:0]\bus_equal_gen.len_cnt_reg[7]_0 ;
  input [0:0]\bus_equal_gen.WVALID_Dummy_reg ;
  input fifo_resp_ready;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input invalid_len_event_reg1;
  input m_axi_m_V_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input m_axi_m_V_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire [0:0]\bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire [5:0]\end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire \end_addr_buf_reg[4] ;
  wire \end_addr_buf_reg[5] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4__1_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_burst;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire \q_reg[4] ;
  wire [0:0]\sect_addr_buf_reg[31] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[19] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_reg[12] ;
  wire \start_addr_reg[30] ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;

  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h2F00FFFF)) 
    \align_len[31]_i_3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(wreq_handling_reg_1),
        .O(\align_len_reg[31] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(next_burst),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_m_V_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT5 #(
    .INIT(32'h00004100)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [3]),
        .I2(q[3]),
        .I3(\bus_equal_gen.WVALID_Dummy_reg ),
        .I4(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[1]),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg[7]_0 [4]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 [6]),
        .I4(\bus_equal_gen.len_cnt_reg[7]_0 [5]),
        .I5(\bus_equal_gen.len_cnt_reg[7]_0 [7]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[2]),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [2]),
        .I2(q[0]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 [0]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h55CF550000000000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\throttl_cnt_reg[6] ),
        .I2(m_axi_m_V_AWREADY),
        .I3(\could_multi_bursts.next_loop ),
        .I4(AWVALID_Dummy),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h0000555D)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_m_V_AWREADY),
        .I2(\throttl_cnt_reg[5] ),
        .I3(\throttl_cnt_reg[1] ),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .O(\could_multi_bursts.next_loop ));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[9]_0 [0]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9]_0 [1]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[9]_0 [2]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[9]_0 [3]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(wreq_handling_reg),
        .I2(CO),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(wreq_handling_reg),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(wreq_handling_reg_1),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1
       (.I0(next_burst),
        .I1(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h5DDD5D5DFFFFFFFF)) 
    empty_n_i_1__2
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_wreq_valid),
        .O(\q_reg[4] ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT4 #(
    .INIT(16'hD0FF)) 
    fifo_wreq_valid_buf_i_2
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(wreq_handling_reg_1),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__1
       (.I0(full_n_i_2__4_n_0),
        .I1(ap_rst_n),
        .I2(fifo_burst_ready),
        .I3(full_n_i_3_n_0),
        .I4(full_n_i_4__1_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__4
       (.I0(pop0),
        .I1(data_vld_reg_n_0),
        .O(full_n_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hFBFF)) 
    full_n_i_3
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__1
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_4__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0A8F8)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(CO),
        .I2(invalid_len_event_reg2),
        .I3(\sect_cnt_reg[19] ),
        .I4(wreq_handling_reg),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708BF40F708BF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFBF08000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[31]_i_1 
       (.I0(wreq_handling_reg),
        .O(\sect_addr_buf_reg[31] ));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\start_addr_reg[12] ),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(next_wreq),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(next_wreq),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(next_wreq),
        .O(D[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(next_wreq),
        .O(D[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(next_wreq),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(next_wreq),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(next_wreq),
        .O(D[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(next_wreq),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[30] ),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[19]_i_2 
       (.I0(sect_cnt0[18]),
        .I1(next_wreq),
        .O(D[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(next_wreq),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(next_wreq),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(next_wreq),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(next_wreq),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(next_wreq),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(next_wreq),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(next_wreq),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(next_wreq),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(next_wreq),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFF0D)) 
    \sect_len_buf[0]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[2] ),
        .O(\sect_len_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hFF0D)) 
    \sect_len_buf[1]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[3] ),
        .O(\sect_len_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFF0D)) 
    \sect_len_buf[2]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[4] ),
        .O(\sect_len_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFF0D)) 
    \sect_len_buf[3]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[5] ),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(Q),
        .I4(\end_addr_buf_reg[11] [0]),
        .I5(\end_addr_buf_reg[5] ),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[5]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[5] ),
        .I4(\end_addr_buf_reg[11] [1]),
        .O(\sect_len_buf_reg[5] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[6]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[5] ),
        .I4(\end_addr_buf_reg[11] [2]),
        .O(\sect_len_buf_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[7]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[5] ),
        .I4(\end_addr_buf_reg[11] [3]),
        .O(\sect_len_buf_reg[7] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[8]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[5] ),
        .I4(\end_addr_buf_reg[11] [4]),
        .O(\sect_len_buf_reg[8] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg),
        .O(\sect_len_buf_reg[3] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[9]_i_2 
       (.I0(wreq_handling_reg),
        .I1(\sect_cnt_reg[19] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[5] ),
        .I4(\end_addr_buf_reg[11] [5]),
        .O(\sect_len_buf_reg[9] ));
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(wreq_handling_reg),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \align_len_reg[31] ,
    Q,
    invalid_len_event_reg,
    E,
    \start_addr_reg[6] ,
    \start_addr_reg[12] ,
    \start_addr_reg[30] ,
    S,
    \start_addr_reg[6]_0 ,
    \start_addr_reg[6]_1 ,
    SR,
    wreq_handling_reg,
    ap_clk,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n,
    fifo_wreq_valid_buf_reg,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    \start_addr_reg[6]_2 ,
    \start_addr_reg[12]_0 ,
    \start_addr_reg[30]_0 ,
    \state_reg[0] ,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31] ,
    push);
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]\align_len_reg[31] ;
  output [1:0]Q;
  output invalid_len_event_reg;
  output [0:0]E;
  output \start_addr_reg[6] ;
  output \start_addr_reg[12] ;
  output \start_addr_reg[30] ;
  output [1:0]S;
  output [3:0]\start_addr_reg[6]_0 ;
  output [2:0]\start_addr_reg[6]_1 ;
  input [0:0]SR;
  input wreq_handling_reg;
  input ap_clk;
  input \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n;
  input fifo_wreq_valid_buf_reg;
  input wreq_handling_reg_0;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]CO;
  input \start_addr_reg[6]_2 ;
  input \start_addr_reg[12]_0 ;
  input \start_addr_reg[30]_0 ;
  input [0:0]\state_reg[0] ;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input push;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4_n_0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg_n_0_[10] ;
  wire \q_reg_n_0_[28] ;
  wire \q_reg_n_0_[4] ;
  wire rs2f_wreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \start_addr_reg[12] ;
  wire \start_addr_reg[12]_0 ;
  wire \start_addr_reg[30] ;
  wire \start_addr_reg[30]_0 ;
  wire \start_addr_reg[6] ;
  wire [3:0]\start_addr_reg[6]_0 ;
  wire [2:0]\start_addr_reg[6]_1 ;
  wire \start_addr_reg[6]_2 ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \align_len[31]_i_1 
       (.I0(Q[0]),
        .I1(fifo_wreq_valid),
        .I2(Q[1]),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(ap_rst_n),
        .O(\align_len_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(wreq_handling_reg),
        .I5(push),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__2
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(wreq_handling_reg),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hBFFF)) 
    full_n_i_4
       (.I0(wreq_handling_reg),
        .I1(\state_reg[0] ),
        .I2(rs2f_wreq_ack),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(Q[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1
       (.I0(Q[0]),
        .I1(fifo_wreq_valid),
        .I2(Q[1]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\start_addr_reg[6]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(\end_addr_buf_reg[31] [17]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [16]),
        .I5(\sect_cnt_reg[19] [16]),
        .O(\start_addr_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [13]),
        .I3(\end_addr_buf_reg[31] [13]),
        .I4(\sect_cnt_reg[19] [12]),
        .I5(\end_addr_buf_reg[31] [12]),
        .O(\start_addr_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31] [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31] [10]),
        .O(\start_addr_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\end_addr_buf_reg[31] [8]),
        .I1(\sect_cnt_reg[19] [8]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\sect_cnt_reg[19] [7]),
        .I5(\end_addr_buf_reg[31] [7]),
        .O(\start_addr_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31] [4]),
        .O(\start_addr_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(\end_addr_buf_reg[31] [0]),
        .I2(\sect_cnt_reg[19] [1]),
        .I3(\end_addr_buf_reg[31] [1]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\start_addr_reg[6]_0 [0]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(push),
        .I3(wreq_handling_reg),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF2020F7F70800)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(wreq_handling_reg),
        .I2(push),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F700)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(wreq_handling_reg),
        .I2(push),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg_n_0_[10] ),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg_n_0_[28] ),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg_n_0_[4] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(wreq_handling_reg_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFA2FF5D000000)) 
    \start_addr[12]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_wreq_valid),
        .I4(\q_reg_n_0_[10] ),
        .I5(\start_addr_reg[12]_0 ),
        .O(\start_addr_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFA2FF5D000000)) 
    \start_addr[30]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_wreq_valid),
        .I4(\q_reg_n_0_[28] ),
        .I5(\start_addr_reg[30]_0 ),
        .O(\start_addr_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFA2FF5D000000)) 
    \start_addr[6]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_wreq_valid),
        .I4(\q_reg_n_0_[4] ),
        .I5(\start_addr_reg[6]_2 ),
        .O(\start_addr_reg[6] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    SR,
    next_resp,
    \could_multi_bursts.next_loop ,
    ap_rst_n,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_len_buf_reg[7] ,
    m_axi_m_V_BVALID,
    full_n_reg_0,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input \could_multi_bursts.next_loop ;
  input ap_rst_n;
  input \could_multi_bursts.last_sect_buf_reg ;
  input \sect_len_buf_reg[7] ;
  input m_axi_m_V_BVALID;
  input full_n_reg_0;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_m_V_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \sect_len_buf_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFB0FF)) 
    full_n_i_1__3
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_0),
        .I3(ap_rst_n),
        .I4(full_n_i_2__3_n_0),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__3
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg ),
        .I1(\sect_len_buf_reg[7] ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_m_V_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(full_n_reg_0),
        .I3(next_resp),
        .I4(need_wrsp),
        .O(push));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2
   (m_axi_m_V_BREADY,
    empty_n_reg_0,
    D,
    \q_tmp_reg[31] ,
    WEBWE,
    mem_reg,
    push,
    ap_clk,
    SR,
    Q,
    \ap_CS_fsm_reg[5] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    ap_enable_reg_pp0_iter7_reg,
    full_n_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_start,
    ap_enable_reg_pp0_iter3_reg,
    \tmp_13_1_reg_1232_reg[31] ,
    \tmp_4_reg_1216_reg[31] ,
    ap_enable_reg_pp0_iter6_reg,
    ap_enable_reg_pp0_iter5,
    ap_reg_ioackin_m_V_WREADY_reg,
    ADDRARDADDR,
    push_0,
    pop0,
    m_V_WREADY,
    \tmp_13_4_reg_1267_reg[31] ,
    \tmp_13_3_reg_1262_reg[31] ,
    \tmp_13_5_reg_1272_reg[31] ,
    \tmp_13_2_reg_1257_reg[31] ,
    ap_rst_n,
    \ap_CS_fsm_reg[0] );
  output m_axi_m_V_BREADY;
  output empty_n_reg_0;
  output [1:0]D;
  output [31:0]\q_tmp_reg[31] ;
  output [0:0]WEBWE;
  output mem_reg;
  output push;
  input ap_clk;
  input [0:0]SR;
  input [4:0]Q;
  input \ap_CS_fsm_reg[5] ;
  input ap_reg_ioackin_m_V_AWREADY_reg;
  input ap_enable_reg_pp0_iter7_reg;
  input full_n_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_start;
  input ap_enable_reg_pp0_iter3_reg;
  input [31:0]\tmp_13_1_reg_1232_reg[31] ;
  input [31:0]\tmp_4_reg_1216_reg[31] ;
  input ap_enable_reg_pp0_iter6_reg;
  input ap_enable_reg_pp0_iter5;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input [0:0]ADDRARDADDR;
  input push_0;
  input pop0;
  input m_V_WREADY;
  input [31:0]\tmp_13_4_reg_1267_reg[31] ;
  input [31:0]\tmp_13_3_reg_1262_reg[31] ;
  input [31:0]\tmp_13_5_reg_1272_reg[31] ;
  input [31:0]\tmp_13_2_reg_1257_reg[31] ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0] ;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_condition_669;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_enable_reg_pp0_iter7_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_rst_n;
  wire ap_start;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__2_n_0;
  wire full_n_reg_0;
  wire m_V_WREADY;
  wire m_axi_m_V_BREADY;
  wire mem_reg;
  wire mem_reg_i_100_n_0;
  wire mem_reg_i_101_n_0;
  wire mem_reg_i_102_n_0;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_104_n_0;
  wire mem_reg_i_105_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_107_n_0;
  wire mem_reg_i_108_n_0;
  wire mem_reg_i_109_n_0;
  wire mem_reg_i_111_n_0;
  wire mem_reg_i_112_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_71_n_0;
  wire mem_reg_i_72_n_0;
  wire mem_reg_i_73_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_76_n_0;
  wire mem_reg_i_77_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_79_n_0;
  wire mem_reg_i_80_n_0;
  wire mem_reg_i_81_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_83_n_0;
  wire mem_reg_i_84_n_0;
  wire mem_reg_i_85_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_87_n_0;
  wire mem_reg_i_88_n_0;
  wire mem_reg_i_89_n_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_91_n_0;
  wire mem_reg_i_92_n_0;
  wire mem_reg_i_93_n_0;
  wire mem_reg_i_94_n_0;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_97_n_0;
  wire mem_reg_i_98_n_0;
  wire mem_reg_i_99_n_0;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire push_0;
  wire [31:0]\q_tmp_reg[31] ;
  wire [31:0]\tmp_13_1_reg_1232_reg[31] ;
  wire [31:0]\tmp_13_2_reg_1257_reg[31] ;
  wire [31:0]\tmp_13_3_reg_1262_reg[31] ;
  wire [31:0]\tmp_13_4_reg_1267_reg[31] ;
  wire [31:0]\tmp_13_5_reg_1272_reg[31] ;
  wire [31:0]\tmp_4_reg_1216_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(ap_reg_ioackin_m_V_AWREADY_reg),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2F2FFFFF2F2FFF2F)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter7_reg),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_start),
        .I5(ap_enable_reg_pp0_iter3_reg),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push_0),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(full_n_i_2__0_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__4
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(m_axi_m_V_BREADY),
        .I3(full_n_i_3__0_n_0),
        .I4(full_n_i_4__2_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_0),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hD5FFFFFF)) 
    full_n_i_3__0
       (.I0(push_0),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(empty_n_reg_0),
        .I4(data_vld_reg_n_0),
        .O(full_n_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__2
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_4__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(m_axi_m_V_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_10
       (.I0(\tmp_13_1_reg_1232_reg[31] [14]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [14]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_48_n_0),
        .I5(mem_reg_i_49_n_0),
        .O(\q_tmp_reg[31] [14]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_100
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [20]),
        .I3(\tmp_13_2_reg_1257_reg[31] [20]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_101
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [20]),
        .I4(\tmp_13_3_reg_1262_reg[31] [20]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_101_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_102
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [19]),
        .I3(\tmp_13_2_reg_1257_reg[31] [19]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_103
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [19]),
        .I4(\tmp_13_3_reg_1262_reg[31] [19]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_103_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_104
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [18]),
        .I3(\tmp_13_2_reg_1257_reg[31] [18]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_105
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [18]),
        .I4(\tmp_13_3_reg_1262_reg[31] [18]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_105_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_106
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [17]),
        .I3(\tmp_13_2_reg_1257_reg[31] [17]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_107
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [17]),
        .I4(\tmp_13_3_reg_1262_reg[31] [17]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_107_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_108
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [16]),
        .I3(\tmp_13_2_reg_1257_reg[31] [16]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_109
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [16]),
        .I4(\tmp_13_3_reg_1262_reg[31] [16]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_11
       (.I0(\tmp_13_1_reg_1232_reg[31] [13]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [13]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_50_n_0),
        .I5(mem_reg_i_51_n_0),
        .O(\q_tmp_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFF8F8F8)) 
    mem_reg_i_110
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(ADDRARDADDR),
        .I5(Q[3]),
        .O(mem_reg));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    mem_reg_i_111
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(Q[4]),
        .O(mem_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    mem_reg_i_112
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_condition_669),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter6_reg),
        .O(mem_reg_i_112_n_0));
  LUT4 #(
    .INIT(16'hA200)) 
    mem_reg_i_113
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(empty_n_reg_0),
        .I3(Q[0]),
        .O(ap_condition_669));
  LUT5 #(
    .INIT(32'h07000000)) 
    mem_reg_i_114
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(Q[4]),
        .O(mem_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_12
       (.I0(\tmp_13_1_reg_1232_reg[31] [12]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [12]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_52_n_0),
        .I5(mem_reg_i_53_n_0),
        .O(\q_tmp_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_13
       (.I0(\tmp_13_1_reg_1232_reg[31] [11]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [11]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_54_n_0),
        .I5(mem_reg_i_55_n_0),
        .O(\q_tmp_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_14
       (.I0(\tmp_13_1_reg_1232_reg[31] [10]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [10]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_56_n_0),
        .I5(mem_reg_i_57_n_0),
        .O(\q_tmp_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_15
       (.I0(\tmp_13_1_reg_1232_reg[31] [9]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [9]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_58_n_0),
        .I5(mem_reg_i_59_n_0),
        .O(\q_tmp_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_16
       (.I0(\tmp_13_1_reg_1232_reg[31] [8]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [8]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_60_n_0),
        .I5(mem_reg_i_61_n_0),
        .O(\q_tmp_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_17
       (.I0(\tmp_13_1_reg_1232_reg[31] [7]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [7]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_62_n_0),
        .I5(mem_reg_i_63_n_0),
        .O(\q_tmp_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_18
       (.I0(\tmp_13_1_reg_1232_reg[31] [6]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [6]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_64_n_0),
        .I5(mem_reg_i_65_n_0),
        .O(\q_tmp_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_19
       (.I0(\tmp_13_1_reg_1232_reg[31] [5]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [5]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_66_n_0),
        .I5(mem_reg_i_67_n_0),
        .O(\q_tmp_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_20
       (.I0(\tmp_13_1_reg_1232_reg[31] [4]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [4]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_68_n_0),
        .I5(mem_reg_i_69_n_0),
        .O(\q_tmp_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_21
       (.I0(\tmp_13_1_reg_1232_reg[31] [3]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [3]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_70_n_0),
        .I5(mem_reg_i_71_n_0),
        .O(\q_tmp_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_22
       (.I0(\tmp_13_1_reg_1232_reg[31] [2]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [2]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_72_n_0),
        .I5(mem_reg_i_73_n_0),
        .O(\q_tmp_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_23
       (.I0(\tmp_13_1_reg_1232_reg[31] [1]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [1]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_74_n_0),
        .I5(mem_reg_i_75_n_0),
        .O(\q_tmp_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_24
       (.I0(\tmp_13_1_reg_1232_reg[31] [0]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [0]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_76_n_0),
        .I5(mem_reg_i_77_n_0),
        .O(\q_tmp_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_25
       (.I0(\tmp_13_1_reg_1232_reg[31] [31]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [31]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_78_n_0),
        .I5(mem_reg_i_79_n_0),
        .O(\q_tmp_reg[31] [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_26
       (.I0(\tmp_13_1_reg_1232_reg[31] [30]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [30]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_81_n_0),
        .O(\q_tmp_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_27
       (.I0(\tmp_13_1_reg_1232_reg[31] [29]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [29]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_82_n_0),
        .I5(mem_reg_i_83_n_0),
        .O(\q_tmp_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_28
       (.I0(\tmp_13_1_reg_1232_reg[31] [28]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [28]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_84_n_0),
        .I5(mem_reg_i_85_n_0),
        .O(\q_tmp_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_29
       (.I0(\tmp_13_1_reg_1232_reg[31] [27]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [27]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_86_n_0),
        .I5(mem_reg_i_87_n_0),
        .O(\q_tmp_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_30
       (.I0(\tmp_13_1_reg_1232_reg[31] [26]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [26]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_88_n_0),
        .I5(mem_reg_i_89_n_0),
        .O(\q_tmp_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_31
       (.I0(\tmp_13_1_reg_1232_reg[31] [25]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [25]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_90_n_0),
        .I5(mem_reg_i_91_n_0),
        .O(\q_tmp_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_32
       (.I0(\tmp_13_1_reg_1232_reg[31] [24]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [24]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_92_n_0),
        .I5(mem_reg_i_93_n_0),
        .O(\q_tmp_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_33
       (.I0(\tmp_13_1_reg_1232_reg[31] [23]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [23]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_94_n_0),
        .I5(mem_reg_i_95_n_0),
        .O(\q_tmp_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_34
       (.I0(\tmp_13_1_reg_1232_reg[31] [22]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [22]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_96_n_0),
        .I5(mem_reg_i_97_n_0),
        .O(\q_tmp_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_35
       (.I0(\tmp_13_1_reg_1232_reg[31] [21]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [21]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_98_n_0),
        .I5(mem_reg_i_99_n_0),
        .O(\q_tmp_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_36
       (.I0(\tmp_13_1_reg_1232_reg[31] [20]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [20]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_100_n_0),
        .I5(mem_reg_i_101_n_0),
        .O(\q_tmp_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_37
       (.I0(\tmp_13_1_reg_1232_reg[31] [19]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [19]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_102_n_0),
        .I5(mem_reg_i_103_n_0),
        .O(\q_tmp_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_38
       (.I0(\tmp_13_1_reg_1232_reg[31] [18]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [18]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_104_n_0),
        .I5(mem_reg_i_105_n_0),
        .O(\q_tmp_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_39
       (.I0(\tmp_13_1_reg_1232_reg[31] [17]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [17]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_106_n_0),
        .I5(mem_reg_i_107_n_0),
        .O(\q_tmp_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_40
       (.I0(\tmp_13_1_reg_1232_reg[31] [16]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [16]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_108_n_0),
        .I5(mem_reg_i_109_n_0),
        .O(\q_tmp_reg[31] [16]));
  LUT4 #(
    .INIT(16'h3222)) 
    mem_reg_i_41
       (.I0(mem_reg),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter5),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h1000)) 
    mem_reg_i_44
       (.I0(Q[3]),
        .I1(mem_reg_i_111_n_0),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(Q[2]),
        .O(mem_reg_i_44_n_0));
  LUT4 #(
    .INIT(16'h0313)) 
    mem_reg_i_45
       (.I0(Q[3]),
        .I1(mem_reg_i_111_n_0),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(Q[2]),
        .O(mem_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_46
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [15]),
        .I3(\tmp_13_2_reg_1257_reg[31] [15]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_47
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [15]),
        .I4(\tmp_13_3_reg_1262_reg[31] [15]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_48
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [14]),
        .I3(\tmp_13_2_reg_1257_reg[31] [14]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_49
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [14]),
        .I4(\tmp_13_3_reg_1262_reg[31] [14]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_49_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_50
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [13]),
        .I3(\tmp_13_2_reg_1257_reg[31] [13]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_51
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [13]),
        .I4(\tmp_13_3_reg_1262_reg[31] [13]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_51_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_52
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [12]),
        .I3(\tmp_13_2_reg_1257_reg[31] [12]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_53
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [12]),
        .I4(\tmp_13_3_reg_1262_reg[31] [12]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_54
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [11]),
        .I3(\tmp_13_2_reg_1257_reg[31] [11]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_55
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [11]),
        .I4(\tmp_13_3_reg_1262_reg[31] [11]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_55_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_56
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [10]),
        .I3(\tmp_13_2_reg_1257_reg[31] [10]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_57
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [10]),
        .I4(\tmp_13_3_reg_1262_reg[31] [10]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_58
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [9]),
        .I3(\tmp_13_2_reg_1257_reg[31] [9]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_59
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [9]),
        .I4(\tmp_13_3_reg_1262_reg[31] [9]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_59_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_60
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [8]),
        .I3(\tmp_13_2_reg_1257_reg[31] [8]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_61
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [8]),
        .I4(\tmp_13_3_reg_1262_reg[31] [8]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_61_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_62
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [7]),
        .I3(\tmp_13_2_reg_1257_reg[31] [7]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_63
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [7]),
        .I4(\tmp_13_3_reg_1262_reg[31] [7]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_63_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_64
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [6]),
        .I3(\tmp_13_2_reg_1257_reg[31] [6]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_65
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [6]),
        .I4(\tmp_13_3_reg_1262_reg[31] [6]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_65_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_66
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [5]),
        .I3(\tmp_13_2_reg_1257_reg[31] [5]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_67
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [5]),
        .I4(\tmp_13_3_reg_1262_reg[31] [5]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_68
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [4]),
        .I3(\tmp_13_2_reg_1257_reg[31] [4]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_69
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [4]),
        .I4(\tmp_13_3_reg_1262_reg[31] [4]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_69_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_70
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [3]),
        .I3(\tmp_13_2_reg_1257_reg[31] [3]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_71
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [3]),
        .I4(\tmp_13_3_reg_1262_reg[31] [3]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_71_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_72
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [2]),
        .I3(\tmp_13_2_reg_1257_reg[31] [2]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_73
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [2]),
        .I4(\tmp_13_3_reg_1262_reg[31] [2]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_73_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_74
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [1]),
        .I3(\tmp_13_2_reg_1257_reg[31] [1]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_75
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [1]),
        .I4(\tmp_13_3_reg_1262_reg[31] [1]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_75_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_76
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [0]),
        .I3(\tmp_13_2_reg_1257_reg[31] [0]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_77
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [0]),
        .I4(\tmp_13_3_reg_1262_reg[31] [0]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_78
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [31]),
        .I3(\tmp_13_2_reg_1257_reg[31] [31]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_79
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [31]),
        .I4(\tmp_13_3_reg_1262_reg[31] [31]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_79_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_80
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [30]),
        .I3(\tmp_13_2_reg_1257_reg[31] [30]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_81
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [30]),
        .I4(\tmp_13_3_reg_1262_reg[31] [30]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_82
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [29]),
        .I3(\tmp_13_2_reg_1257_reg[31] [29]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_83
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [29]),
        .I4(\tmp_13_3_reg_1262_reg[31] [29]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_83_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_84
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [28]),
        .I3(\tmp_13_2_reg_1257_reg[31] [28]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_85
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [28]),
        .I4(\tmp_13_3_reg_1262_reg[31] [28]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_85_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_86
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [27]),
        .I3(\tmp_13_2_reg_1257_reg[31] [27]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_87
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [27]),
        .I4(\tmp_13_3_reg_1262_reg[31] [27]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_87_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_88
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [26]),
        .I3(\tmp_13_2_reg_1257_reg[31] [26]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_89
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [26]),
        .I4(\tmp_13_3_reg_1262_reg[31] [26]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_i_9
       (.I0(\tmp_13_1_reg_1232_reg[31] [15]),
        .I1(mem_reg_i_44_n_0),
        .I2(\tmp_4_reg_1216_reg[31] [15]),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_46_n_0),
        .I5(mem_reg_i_47_n_0),
        .O(\q_tmp_reg[31] [15]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_90
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [25]),
        .I3(\tmp_13_2_reg_1257_reg[31] [25]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_91
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [25]),
        .I4(\tmp_13_3_reg_1262_reg[31] [25]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_91_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_92
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [24]),
        .I3(\tmp_13_2_reg_1257_reg[31] [24]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_93
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [24]),
        .I4(\tmp_13_3_reg_1262_reg[31] [24]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_93_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_94
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [23]),
        .I3(\tmp_13_2_reg_1257_reg[31] [23]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_95
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [23]),
        .I4(\tmp_13_3_reg_1262_reg[31] [23]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_95_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_96
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [22]),
        .I3(\tmp_13_2_reg_1257_reg[31] [22]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_97
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [22]),
        .I4(\tmp_13_3_reg_1262_reg[31] [22]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_97_n_0));
  LUT5 #(
    .INIT(32'hFF808080)) 
    mem_reg_i_98
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(\tmp_13_5_reg_1272_reg[31] [21]),
        .I3(\tmp_13_2_reg_1257_reg[31] [21]),
        .I4(mem_reg_i_112_n_0),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    mem_reg_i_99
       (.I0(ap_enable_reg_pp0_iter6_reg),
        .I1(Q[1]),
        .I2(ap_condition_669),
        .I3(\tmp_13_4_reg_1267_reg[31] [21]),
        .I4(\tmp_13_3_reg_1262_reg[31] [21]),
        .I5(mem_reg_i_114_n_0),
        .O(mem_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__0 
       (.I0(push_0),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDF20BF40DF20BF00)) 
    \pout[1]_i_1 
       (.I0(push_0),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFBF20000000)) 
    \pout[2]_i_1 
       (.I0(push_0),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h32220000)) 
    \waddr[7]_i_1 
       (.I0(mem_reg),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(m_V_WREADY),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read
   (m_axi_m_V_RREADY,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n);
  output m_axi_m_V_RREADY;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire rdata_ack_t;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0 buff_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_1),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_1),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice
   (ap_reg_ioackin_m_V_AWREADY_reg,
    ap_reg_ioackin_m_V_AWREADY_reg_0,
    \neg_mul1_reg_1056_reg[61] ,
    \p_Val2_9_2_reg_1237_reg[53] ,
    push,
    s_ready_t_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    ap_reg_ioackin_m_V_AWREADY,
    Q,
    ap_enable_reg_pp0_iter5,
    ap_reg_pp0_iter2_tmp_6_reg_957,
    ap_enable_reg_pp0_iter6_reg,
    ap_reg_ioackin_m_V_WREADY_reg,
    m_V_WREADY,
    rs2f_wreq_ack);
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_reg_ioackin_m_V_AWREADY_reg_0;
  output [0:0]\neg_mul1_reg_1056_reg[61] ;
  output \p_Val2_9_2_reg_1237_reg[53] ;
  output push;
  output [0:0]s_ready_t_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ap_reg_ioackin_m_V_AWREADY;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter5;
  input ap_reg_pp0_iter2_tmp_6_reg_957;
  input ap_enable_reg_pp0_iter6_reg;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input m_V_WREADY;
  input rs2f_wreq_ack;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_pp0_iter2_tmp_6_reg_957;
  wire ap_rst_n;
  wire m_V_AWREADY;
  wire m_V_WREADY;
  wire [0:0]\neg_mul1_reg_1056_reg[61] ;
  wire \p_Val2_9_2_reg_1237_reg[53] ;
  wire push;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [0:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__0_n_0 ;

  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_reg_ioackin_m_V_AWREADY),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(m_V_AWREADY),
        .I3(ap_enable_reg_pp0_iter6_reg),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(m_V_WREADY),
        .O(ap_reg_ioackin_m_V_AWREADY_reg_0));
  LUT6 #(
    .INIT(64'hA800A0A0A0A0A0A0)) 
    ap_reg_ioackin_m_V_AWREADY_i_1
       (.I0(ap_rst_n),
        .I1(m_V_AWREADY),
        .I2(ap_reg_ioackin_m_V_AWREADY),
        .I3(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter5),
        .O(ap_reg_ioackin_m_V_AWREADY_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][4]_srl5_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul1_reg_1056[118]_i_1 
       (.I0(\p_Val2_9_2_reg_1237_reg[53] ),
        .I1(ap_reg_pp0_iter2_tmp_6_reg_957),
        .O(\neg_mul1_reg_1056_reg[61] ));
  LUT6 #(
    .INIT(64'hFFFBFFFF2222CCCC)) 
    s_ready_t_i_1
       (.I0(rs2f_wreq_ack),
        .I1(state),
        .I2(ap_reg_ioackin_m_V_AWREADY),
        .I3(\state[0]_i_2_n_0 ),
        .I4(s_ready_t_reg_0),
        .I5(m_V_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_V_AWREADY),
        .R(SR));
  LUT6 #(
    .INIT(64'h0CCC0CCC0CCCEECC)) 
    \state[0]_i_1__0 
       (.I0(m_V_AWREADY),
        .I1(s_ready_t_reg_0),
        .I2(rs2f_wreq_ack),
        .I3(state),
        .I4(ap_reg_ioackin_m_V_AWREADY),
        .I5(\state[0]_i_2_n_0 ),
        .O(\state[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state[0]_i_2 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter5),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEEEEFFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(state),
        .I2(ap_reg_ioackin_m_V_AWREADY),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(s_ready_t_reg_0),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(s_ready_t_reg_0),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_13_1_reg_1232[31]_i_1 
       (.I0(Q),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(\p_Val2_9_2_reg_1237_reg[53] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    s_ready_t_i_1__0
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\state_reg_n_0_[0] ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(\state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(state),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl
   (Q,
    \throttl_cnt_reg[5]_0 ,
    m_axi_m_V_AWVALID,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    AWLEN,
    AWVALID_Dummy,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output \throttl_cnt_reg[5]_0 ;
  output m_axi_m_V_AWVALID;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]D;
  input \could_multi_bursts.awlen_buf_reg[3] ;
  input [2:0]AWLEN;
  input AWVALID_Dummy;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire m_axi_m_V_AWVALID;
  wire [7:1]p_0_in;
  wire \throttl_cnt_reg[5]_0 ;
  wire [7:1]throttl_cnt_reg__0;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg__0[5]),
        .I1(throttl_cnt_reg__0[4]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[6]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_m_V_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(\throttl_cnt_reg[5]_0 ),
        .O(m_axi_m_V_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_m_V_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(\throttl_cnt_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h9990)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(\could_multi_bursts.awlen_buf_reg[3] ),
        .I3(AWLEN[0]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hEEE0000E)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(AWLEN[1]),
        .I2(Q),
        .I3(throttl_cnt_reg__0[1]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFE01FE01FE010000)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(throttl_cnt_reg__0[1]),
        .I2(Q),
        .I3(throttl_cnt_reg__0[3]),
        .I4(\could_multi_bursts.awlen_buf_reg[3] ),
        .I5(AWLEN[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \throttl_cnt[4]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(throttl_cnt_reg__0[1]),
        .I2(Q),
        .I3(throttl_cnt_reg__0[3]),
        .I4(throttl_cnt_reg__0[2]),
        .I5(throttl_cnt_reg__0[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hA802)) 
    \throttl_cnt[5]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(throttl_cnt_reg__0[4]),
        .I2(\throttl_cnt_reg[5]_0 ),
        .I3(throttl_cnt_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \throttl_cnt[6]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\throttl_cnt_reg[5]_0 ),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(throttl_cnt_reg__0[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \throttl_cnt[7]_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[5]),
        .I4(\throttl_cnt_reg[5]_0 ),
        .I5(throttl_cnt_reg__0[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(\throttl_cnt_reg[5]_0 ),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(throttl_cnt_reg__0[5]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(throttl_cnt_reg__0[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write
   (SR,
    m_axi_m_V_BREADY,
    empty_n_reg,
    AWVALID_Dummy,
    m_axi_m_V_WVALID,
    m_axi_m_V_WLAST,
    ap_enable_reg_pp0_iter7_reg,
    ap_enable_reg_pp0_iter5_reg,
    \mul4_reg_1026_reg[0] ,
    regs_in_V_ce0,
    \p_Val2_9_2_reg_1237_reg[53] ,
    D,
    ap_reg_ioackin_m_V_WREADY_reg,
    ADDRARDADDR,
    grp_fu_240_ce,
    E,
    ap_ready,
    \tmp_reg_863_reg[0] ,
    \tmp_19_reg_1061_reg[0] ,
    \tmp_7_reg_890_reg[0] ,
    \r_V_2_tr_0_tr_reg_952_reg[0] ,
    \reg_228_reg[0] ,
    \tmp_2_reg_1091_reg[0] ,
    \bin_s1_reg[11] ,
    \ain_s1_reg[14] ,
    \neg_ti_reg_1121_reg[0] ,
    \neg_ti3_reg_1111_reg[0] ,
    \neg_ti2_reg_1101_reg[0] ,
    \neg_mul_reg_1081_reg[61] ,
    \neg_mul7_reg_1076_reg[61] ,
    \neg_mul2_reg_1071_reg[61] ,
    \neg_ti1_reg_1066_reg[0] ,
    \bin_s1_reg[0] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    \neg_mul1_reg_1056_reg[61] ,
    m_axi_m_V_AWADDR,
    \m_axi_m_V_AWLEN[3] ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[0] ,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter7_reg_0,
    ap_enable_reg_pp0_iter6_reg,
    Q,
    ap_enable_reg_pp0_iter0,
    ap_start,
    ap_enable_reg_pp0_iter3_reg,
    \tmp_13_1_reg_1232_reg[31] ,
    \tmp_4_reg_1216_reg[31] ,
    ap_enable_reg_pp0_iter5,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_condition_658,
    \ap_CS_fsm_reg[4] ,
    ap_block_pp0_stage0_01001,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_pp0_iter2_tmp_38_reg_990,
    ap_reg_pp0_iter2_tmp_34_reg_979,
    ap_reg_pp0_iter2_tmp_22_reg_968,
    ap_reg_pp0_iter2_tmp_6_reg_957,
    ap_reg_ioackin_m_V_AWREADY,
    m_axi_m_V_WREADY,
    \tmp_13_4_reg_1267_reg[31] ,
    \tmp_13_3_reg_1262_reg[31] ,
    \tmp_13_5_reg_1272_reg[31] ,
    \tmp_13_2_reg_1257_reg[31] ,
    \throttl_cnt_reg[6] ,
    m_axi_m_V_AWREADY,
    \throttl_cnt_reg[5] ,
    \throttl_cnt_reg[1] ,
    \throttl_cnt_reg[0]_0 ,
    m_axi_m_V_AWVALID,
    m_axi_m_V_BVALID);
  output [0:0]SR;
  output m_axi_m_V_BREADY;
  output empty_n_reg;
  output AWVALID_Dummy;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_WLAST;
  output ap_enable_reg_pp0_iter7_reg;
  output ap_enable_reg_pp0_iter5_reg;
  output \mul4_reg_1026_reg[0] ;
  output regs_in_V_ce0;
  output \p_Val2_9_2_reg_1237_reg[53] ;
  output [5:0]D;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output [0:0]ADDRARDADDR;
  output grp_fu_240_ce;
  output [0:0]E;
  output ap_ready;
  output [0:0]\tmp_reg_863_reg[0] ;
  output \tmp_19_reg_1061_reg[0] ;
  output [0:0]\tmp_7_reg_890_reg[0] ;
  output \r_V_2_tr_0_tr_reg_952_reg[0] ;
  output [0:0]\reg_228_reg[0] ;
  output \tmp_2_reg_1091_reg[0] ;
  output [0:0]\bin_s1_reg[11] ;
  output [0:0]\ain_s1_reg[14] ;
  output [0:0]\neg_ti_reg_1121_reg[0] ;
  output [0:0]\neg_ti3_reg_1111_reg[0] ;
  output [0:0]\neg_ti2_reg_1101_reg[0] ;
  output [0:0]\neg_mul_reg_1081_reg[61] ;
  output [0:0]\neg_mul7_reg_1076_reg[61] ;
  output [0:0]\neg_mul2_reg_1071_reg[61] ;
  output [0:0]\neg_ti1_reg_1066_reg[0] ;
  output [0:0]\bin_s1_reg[0] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output [0:0]\neg_mul1_reg_1056_reg[61] ;
  output [29:0]m_axi_m_V_AWADDR;
  output [3:0]\m_axi_m_V_AWLEN[3] ;
  output [0:0]\throttl_cnt_reg[7] ;
  output \throttl_cnt_reg[7]_0 ;
  output [0:0]\throttl_cnt_reg[0] ;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter7_reg_0;
  input ap_enable_reg_pp0_iter6_reg;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ap_start;
  input ap_enable_reg_pp0_iter3_reg;
  input [31:0]\tmp_13_1_reg_1232_reg[31] ;
  input [31:0]\tmp_4_reg_1216_reg[31] ;
  input ap_enable_reg_pp0_iter5;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_condition_658;
  input \ap_CS_fsm_reg[4] ;
  input ap_block_pp0_stage0_01001;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_reg_pp0_iter2_tmp_38_reg_990;
  input ap_reg_pp0_iter2_tmp_34_reg_979;
  input ap_reg_pp0_iter2_tmp_22_reg_968;
  input ap_reg_pp0_iter2_tmp_6_reg_957;
  input ap_reg_ioackin_m_V_AWREADY;
  input m_axi_m_V_WREADY;
  input [31:0]\tmp_13_4_reg_1267_reg[31] ;
  input [31:0]\tmp_13_3_reg_1262_reg[31] ;
  input [31:0]\tmp_13_5_reg_1272_reg[31] ;
  input [31:0]\tmp_13_2_reg_1257_reg[31] ;
  input \throttl_cnt_reg[6] ;
  input m_axi_m_V_AWREADY;
  input \throttl_cnt_reg[5] ;
  input \throttl_cnt_reg[1] ;
  input [0:0]\throttl_cnt_reg[0]_0 ;
  input m_axi_m_V_AWVALID;
  input m_axi_m_V_BVALID;

  wire [0:0]ADDRARDADDR;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]\ain_s1_reg[14] ;
  wire [31:2]align_len0;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_condition_658;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_enable_reg_pp0_iter7_reg;
  wire ap_enable_reg_pp0_iter7_reg_0;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter2_tmp_22_reg_968;
  wire ap_reg_pp0_iter2_tmp_34_reg_979;
  wire ap_reg_pp0_iter2_tmp_38_reg_990;
  wire ap_reg_pp0_iter2_tmp_6_reg_957;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[11] ;
  wire buff_wdata_n_30;
  wire buff_wdata_n_34;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_70;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_1 ;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_3 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire empty_n_reg;
  wire [31:6]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_1 ;
  wire \end_addr_buf_reg[13]_i_1_n_2 ;
  wire \end_addr_buf_reg[13]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_0 ;
  wire \end_addr_buf_reg[17]_i_1_n_1 ;
  wire \end_addr_buf_reg[17]_i_1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[21]_i_1_n_0 ;
  wire \end_addr_buf_reg[21]_i_1_n_1 ;
  wire \end_addr_buf_reg[21]_i_1_n_2 ;
  wire \end_addr_buf_reg[21]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_0 ;
  wire \end_addr_buf_reg[25]_i_1_n_1 ;
  wire \end_addr_buf_reg[25]_i_1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[29]_i_1_n_0 ;
  wire \end_addr_buf_reg[29]_i_1_n_1 ;
  wire \end_addr_buf_reg[29]_i_1_n_2 ;
  wire \end_addr_buf_reg[29]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_0 ;
  wire \end_addr_buf_reg[9]_i_1_n_1 ;
  wire \end_addr_buf_reg[9]_i_1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_10;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_16;
  wire fifo_resp_to_user_n_17;
  wire fifo_resp_to_user_n_18;
  wire fifo_resp_to_user_n_19;
  wire fifo_resp_to_user_n_20;
  wire fifo_resp_to_user_n_21;
  wire fifo_resp_to_user_n_22;
  wire fifo_resp_to_user_n_23;
  wire fifo_resp_to_user_n_24;
  wire fifo_resp_to_user_n_25;
  wire fifo_resp_to_user_n_26;
  wire fifo_resp_to_user_n_27;
  wire fifo_resp_to_user_n_28;
  wire fifo_resp_to_user_n_29;
  wire fifo_resp_to_user_n_30;
  wire fifo_resp_to_user_n_31;
  wire fifo_resp_to_user_n_32;
  wire fifo_resp_to_user_n_33;
  wire fifo_resp_to_user_n_34;
  wire fifo_resp_to_user_n_35;
  wire fifo_resp_to_user_n_37;
  wire fifo_resp_to_user_n_4;
  wire fifo_resp_to_user_n_5;
  wire fifo_resp_to_user_n_6;
  wire fifo_resp_to_user_n_7;
  wire fifo_resp_to_user_n_8;
  wire fifo_resp_to_user_n_9;
  wire [34:33]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire grp_fu_240_ce;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire m_V_WREADY;
  wire m_V_WVALID;
  wire [29:0]m_axi_m_V_AWADDR;
  wire [3:0]\m_axi_m_V_AWLEN[3] ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire \mul4_reg_1026_reg[0] ;
  wire [0:0]\neg_mul1_reg_1056_reg[61] ;
  wire [0:0]\neg_mul2_reg_1071_reg[61] ;
  wire [0:0]\neg_mul7_reg_1076_reg[61] ;
  wire [0:0]\neg_mul_reg_1081_reg[61] ;
  wire [0:0]\neg_ti1_reg_1066_reg[0] ;
  wire [0:0]\neg_ti2_reg_1101_reg[0] ;
  wire [0:0]\neg_ti3_reg_1111_reg[0] ;
  wire [0:0]\neg_ti_reg_1121_reg[0] ;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_32_in;
  wire \p_Val2_9_2_reg_1237_reg[53] ;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire \r_V_2_tr_0_tr_reg_952_reg[0] ;
  wire [0:0]\reg_228_reg[0] ;
  wire regs_in_V_ce0;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire rs_wreq_n_1;
  wire [31:12]sect_addr;
  wire \sect_addr_buf[6]_i_1_n_0 ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [30:6]start_addr_buf;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[6] ;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [0:0]\throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire [31:0]\tmp_13_1_reg_1232_reg[31] ;
  wire [31:0]\tmp_13_2_reg_1257_reg[31] ;
  wire [31:0]\tmp_13_3_reg_1262_reg[31] ;
  wire [31:0]\tmp_13_4_reg_1267_reg[31] ;
  wire [31:0]\tmp_13_5_reg_1272_reg[31] ;
  wire \tmp_19_reg_1061_reg[0] ;
  wire \tmp_2_reg_1091_reg[0] ;
  wire [31:0]\tmp_4_reg_1216_reg[31] ;
  wire [0:0]\tmp_7_reg_890_reg[0] ;
  wire [0:0]\tmp_reg_863_reg[0] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data,1'b0,1'b0}),
        .O({align_len0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_10,fifo_wreq_n_11,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO(\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED [3:1],align_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer buff_wdata
       (.ADDRARDADDR(ADDRARDADDR),
        .D({fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17,fifo_resp_to_user_n_18,fifo_resp_to_user_n_19,fifo_resp_to_user_n_20,fifo_resp_to_user_n_21,fifo_resp_to_user_n_22,fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35}),
        .E(E),
        .Q({Q[5:2],Q[0]}),
        .SR(SR),
        .WEBWE(m_V_WVALID),
        .\ain_s1_reg[14] (\ain_s1_reg[14] ),
        .\ap_CS_fsm_reg[1] (buff_wdata_n_30),
        .\ap_CS_fsm_reg[1]_0 (\p_Val2_9_2_reg_1237_reg[53] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (D[5:2]),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_condition_658(ap_condition_658),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg),
        .ap_enable_reg_pp0_iter6_reg_0(fifo_resp_to_user_n_37),
        .ap_enable_reg_pp0_iter7_reg(ap_enable_reg_pp0_iter7_reg),
        .ap_enable_reg_pp0_iter7_reg_0(ap_enable_reg_pp0_iter7_reg_0),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter2_tmp_22_reg_968(ap_reg_pp0_iter2_tmp_22_reg_968),
        .ap_reg_pp0_iter2_tmp_34_reg_979(ap_reg_pp0_iter2_tmp_34_reg_979),
        .ap_reg_pp0_iter2_tmp_38_reg_990(ap_reg_pp0_iter2_tmp_38_reg_990),
        .ap_reg_pp0_iter2_tmp_6_reg_957(ap_reg_pp0_iter2_tmp_6_reg_957),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (\bin_s1_reg[0] ),
        .\bin_s1_reg[11] (\bin_s1_reg[11] ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_34),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_m_V_WVALID),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68,buff_wdata_n_69,buff_wdata_n_70}),
        .empty_n_reg_0(empty_n_reg),
        .grp_fu_240_ce(grp_fu_240_ce),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .\mul4_reg_1026_reg[0] (\mul4_reg_1026_reg[0] ),
        .\neg_mul2_reg_1071_reg[61] (\neg_mul2_reg_1071_reg[61] ),
        .\neg_mul7_reg_1076_reg[61] (\neg_mul7_reg_1076_reg[61] ),
        .\neg_mul_reg_1081_reg[61] (\neg_mul_reg_1081_reg[61] ),
        .\neg_ti1_reg_1066_reg[0] (\neg_ti1_reg_1066_reg[0] ),
        .\neg_ti2_reg_1101_reg[0] (\neg_ti2_reg_1101_reg[0] ),
        .\neg_ti3_reg_1111_reg[0] (\neg_ti3_reg_1111_reg[0] ),
        .\neg_ti_reg_1121_reg[0] (\neg_ti_reg_1121_reg[0] ),
        .p_32_in(p_32_in),
        .pop0(pop0),
        .push(push_0),
        .\r_V_2_tr_0_tr_reg_952_reg[0] (\r_V_2_tr_0_tr_reg_952_reg[0] ),
        .\reg_228_reg[0] (\reg_228_reg[0] ),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\tmp_19_reg_1061_reg[0] (\tmp_19_reg_1061_reg[0] ),
        .\tmp_2_reg_1091_reg[0] (\tmp_2_reg_1091_reg[0] ),
        .\tmp_7_reg_890_reg[0] (\tmp_7_reg_890_reg[0] ),
        .\tmp_reg_863_reg[0] (\tmp_reg_863_reg[0] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_50 ),
        .Q(m_axi_m_V_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_34),
        .Q(m_axi_m_V_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_70),
        .Q(m_axi_m_V_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_60),
        .Q(m_axi_m_V_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_m_V_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_m_V_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_m_V_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_m_V_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_m_V_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_m_V_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_m_V_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_m_V_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_m_V_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_69),
        .Q(m_axi_m_V_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_m_V_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_m_V_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_m_V_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_m_V_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_m_V_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_m_V_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_m_V_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_m_V_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_m_V_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_m_V_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_68),
        .Q(m_axi_m_V_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_m_V_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_m_V_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_67),
        .Q(m_axi_m_V_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_66),
        .Q(m_axi_m_V_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_65),
        .Q(m_axi_m_V_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_64),
        .Q(m_axi_m_V_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_63),
        .Q(m_axi_m_V_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_62),
        .Q(m_axi_m_V_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_61),
        .Q(m_axi_m_V_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 ,\bus_equal_gen.fifo_burst_n_35 ,\bus_equal_gen.fifo_burst_n_36 ,\bus_equal_gen.fifo_burst_n_37 ,\bus_equal_gen.fifo_burst_n_38 ,\bus_equal_gen.fifo_burst_n_39 ,\bus_equal_gen.fifo_burst_n_40 }),
        .E(\bus_equal_gen.fifo_burst_n_6 ),
        .Q(start_addr_buf[6]),
        .SR(SR),
        .\align_len_reg[31] (\bus_equal_gen.fifo_burst_n_7 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_50 ),
        .\bus_equal_gen.WVALID_Dummy_reg (p_32_in),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_m_V_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_8 ),
        .\bus_equal_gen.len_cnt_reg[7]_0 (\bus_equal_gen.len_cnt_reg__0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_equal_gen.fifo_burst_n_20 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_51 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_equal_gen.fifo_burst_n_1 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_4 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_equal_gen.fifo_burst_n_48 ),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] }),
        .\end_addr_buf_reg[2] (\end_addr_buf_reg_n_0_[2] ),
        .\end_addr_buf_reg[3] (\end_addr_buf_reg_n_0_[3] ),
        .\end_addr_buf_reg[4] (\end_addr_buf_reg_n_0_[4] ),
        .\end_addr_buf_reg[5] (\end_addr_buf_reg_n_0_[5] ),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .in(awlen_tmp),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_equal_gen.fifo_burst_n_49 ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .next_wreq(next_wreq),
        .\q_reg[4] (\bus_equal_gen.fifo_burst_n_3 ),
        .\sect_addr_buf_reg[31] (last_sect_buf),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_cnt_reg[19] (first_sect),
        .\sect_len_buf_reg[0] (\bus_equal_gen.fifo_burst_n_10 ),
        .\sect_len_buf_reg[1] (\bus_equal_gen.fifo_burst_n_11 ),
        .\sect_len_buf_reg[2] (\bus_equal_gen.fifo_burst_n_12 ),
        .\sect_len_buf_reg[3] (\bus_equal_gen.fifo_burst_n_9 ),
        .\sect_len_buf_reg[3]_0 (\bus_equal_gen.fifo_burst_n_13 ),
        .\sect_len_buf_reg[4] (\bus_equal_gen.fifo_burst_n_14 ),
        .\sect_len_buf_reg[5] (\bus_equal_gen.fifo_burst_n_15 ),
        .\sect_len_buf_reg[6] (\bus_equal_gen.fifo_burst_n_16 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_17 ),
        .\sect_len_buf_reg[8] (\bus_equal_gen.fifo_burst_n_18 ),
        .\sect_len_buf_reg[9] (\bus_equal_gen.fifo_burst_n_19 ),
        .\sect_len_buf_reg[9]_0 ({sect_len_buf,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\start_addr_reg[12] (\start_addr_reg_n_0_[12] ),
        .\start_addr_reg[30] (\start_addr_reg_n_0_[30] ),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1] ),
        .\throttl_cnt_reg[5] (\throttl_cnt_reg[5] ),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_2 ),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_47 ),
        .wreq_handling_reg_1(wreq_handling_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[0]),
        .Q(m_axi_m_V_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[1]),
        .Q(m_axi_m_V_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[2]),
        .Q(m_axi_m_V_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[3]),
        .Q(m_axi_m_V_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_m_V_AWADDR[2]),
        .I1(\m_axi_m_V_AWLEN[3] [0]),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_m_V_AWADDR[1]),
        .I1(\m_axi_m_V_AWLEN[3] [1]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_m_V_AWADDR[0]),
        .I1(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_m_V_AWADDR[4]),
        .I1(\m_axi_m_V_AWLEN[3] [2]),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [0]),
        .I4(\m_axi_m_V_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_m_V_AWADDR[3]),
        .I1(\m_axi_m_V_AWLEN[3] [2]),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [0]),
        .I4(\m_axi_m_V_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_m_V_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_m_V_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_m_V_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_m_V_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_m_V_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_m_V_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_m_V_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_m_V_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_m_V_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_m_V_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_m_V_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_m_V_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_m_V_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_m_V_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_m_V_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_m_V_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_m_V_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_m_V_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_m_V_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_m_V_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_m_V_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_m_V_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_m_V_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_m_V_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_m_V_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_m_V_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_m_V_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_m_V_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_m_V_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_m_V_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_m_V_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_m_V_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_m_V_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_m_V_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_m_V_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_m_V_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_m_V_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_m_V_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_m_V_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_m_V_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_m_V_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_m_V_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_m_V_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_m_V_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_51 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_1 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_1 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_1 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_1 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_1 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_1 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[6]_i_1 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1_n_0 ,\end_addr_buf_reg[13]_i_1_n_1 ,\end_addr_buf_reg[13]_i_1_n_2 ,\end_addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_0_[12] ,1'b0,1'b0}),
        .O(end_addr[13:10]),
        .S({\align_len_reg_n_0_[31] ,\end_addr_buf[13]_i_2_n_0 ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[13]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1_n_0 ,\end_addr_buf_reg[17]_i_1_n_1 ,\end_addr_buf_reg[17]_i_1_n_2 ,\end_addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[17:14]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1_n_0 ,\end_addr_buf_reg[21]_i_1_n_1 ,\end_addr_buf_reg[21]_i_1_n_2 ,\end_addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[21:18]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[21]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1_n_0 ,\end_addr_buf_reg[25]_i_1_n_1 ,\end_addr_buf_reg[25]_i_1_n_2 ,\end_addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[25:22]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1_n_0 ,\end_addr_buf_reg[29]_i_1_n_1 ,\end_addr_buf_reg[29]_i_1_n_2 ,\end_addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[29:26]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[29]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED [3:1],\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED [3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,\align_len_reg_n_0_[31] ,\end_addr_buf[31]_i_2_n_0 }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[9]_i_1_n_0 ,\end_addr_buf_reg[9]_i_1_n_1 ,\end_addr_buf_reg[9]_i_1_n_2 ,\end_addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[6] }),
        .O({end_addr[9:7],\NLW_end_addr_buf_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\end_addr_buf[9]_i_2_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_m_V_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D[1:0]),
        .Q({Q[5:3],Q[1:0]}),
        .SR(SR),
        .WEBWE(m_V_WVALID),
        .\ap_CS_fsm_reg[0] (\mul4_reg_1026_reg[0] ),
        .\ap_CS_fsm_reg[5] (ap_enable_reg_pp0_iter5_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg),
        .ap_enable_reg_pp0_iter7_reg(ap_enable_reg_pp0_iter7_reg_0),
        .ap_reg_ioackin_m_V_AWREADY_reg(rs_wreq_n_1),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(buff_wdata_n_30),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .mem_reg(fifo_resp_to_user_n_37),
        .pop0(pop0),
        .push(push_0),
        .push_0(push),
        .\q_tmp_reg[31] ({fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17,fifo_resp_to_user_n_18,fifo_resp_to_user_n_19,fifo_resp_to_user_n_20,fifo_resp_to_user_n_21,fifo_resp_to_user_n_22,fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35}),
        .\tmp_13_1_reg_1232_reg[31] (\tmp_13_1_reg_1232_reg[31] ),
        .\tmp_13_2_reg_1257_reg[31] (\tmp_13_2_reg_1257_reg[31] ),
        .\tmp_13_3_reg_1262_reg[31] (\tmp_13_3_reg_1262_reg[31] ),
        .\tmp_13_4_reg_1267_reg[31] (\tmp_13_4_reg_1267_reg[31] ),
        .\tmp_13_5_reg_1272_reg[31] (\tmp_13_5_reg_1272_reg[31] ),
        .\tmp_4_reg_1216_reg[31] (\tmp_4_reg_1216_reg[31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(fifo_wreq_n_6),
        .Q(fifo_wreq_data),
        .S({fifo_wreq_n_10,fifo_wreq_n_11}),
        .SR(SR),
        .\align_len_reg[31] (fifo_wreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_7 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_equal_gen.fifo_burst_n_2 ),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .invalid_len_event_reg(fifo_wreq_n_5),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[19] (sect_cnt),
        .\start_addr_reg[12] (fifo_wreq_n_8),
        .\start_addr_reg[12]_0 (\start_addr_reg_n_0_[12] ),
        .\start_addr_reg[30] (fifo_wreq_n_9),
        .\start_addr_reg[30]_0 (\start_addr_reg_n_0_[30] ),
        .\start_addr_reg[6] (fifo_wreq_n_7),
        .\start_addr_reg[6]_0 ({fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15}),
        .\start_addr_reg[6]_1 ({fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18}),
        .\start_addr_reg[6]_2 (\start_addr_reg_n_0_[6] ),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_3 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h41)) 
    first_sect_carry__0_i_1
       (.I0(sect_cnt[19]),
        .I1(start_addr_buf[30]),
        .I2(sect_cnt[18]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_2
       (.I0(sect_cnt[16]),
        .I1(sect_cnt[15]),
        .I2(sect_cnt[17]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt[14]),
        .I1(sect_cnt[13]),
        .I2(sect_cnt[12]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_1
       (.I0(sect_cnt[11]),
        .I1(sect_cnt[10]),
        .I2(sect_cnt[9]),
        .O(first_sect_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_2
       (.I0(sect_cnt[8]),
        .I1(sect_cnt[7]),
        .I2(sect_cnt[6]),
        .O(first_sect_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_3
       (.I0(sect_cnt[5]),
        .I1(sect_cnt[4]),
        .I2(sect_cnt[3]),
        .O(first_sect_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    first_sect_carry_i_4
       (.I0(sect_cnt[2]),
        .I1(sect_cnt[1]),
        .I2(start_addr_buf[12]),
        .I3(sect_cnt[0]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice rs_wreq
       (.Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_AWREADY_reg_0(rs_wreq_n_1),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter2_tmp_6_reg_957(ap_reg_pp0_iter2_tmp_6_reg_957),
        .ap_rst_n(ap_rst_n),
        .m_V_WREADY(m_V_WREADY),
        .\neg_mul1_reg_1056_reg[61] (\neg_mul1_reg_1056_reg[61] ),
        .\p_Val2_9_2_reg_1237_reg[53] (\p_Val2_9_2_reg_1237_reg[53] ),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(rs2f_wreq_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[13]_i_1 
       (.I0(sect_cnt[1]),
        .I1(first_sect),
        .O(sect_addr[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[14]_i_1 
       (.I0(sect_cnt[2]),
        .I1(first_sect),
        .O(sect_addr[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[15]_i_1 
       (.I0(sect_cnt[3]),
        .I1(first_sect),
        .O(sect_addr[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[16]_i_1 
       (.I0(sect_cnt[4]),
        .I1(first_sect),
        .O(sect_addr[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[17]_i_1 
       (.I0(sect_cnt[5]),
        .I1(first_sect),
        .O(sect_addr[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[18]_i_1 
       (.I0(sect_cnt[6]),
        .I1(first_sect),
        .O(sect_addr[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[19]_i_1 
       (.I0(sect_cnt[7]),
        .I1(first_sect),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[20]_i_1 
       (.I0(sect_cnt[8]),
        .I1(first_sect),
        .O(sect_addr[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[21]_i_1 
       (.I0(sect_cnt[9]),
        .I1(first_sect),
        .O(sect_addr[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[22]_i_1 
       (.I0(sect_cnt[10]),
        .I1(first_sect),
        .O(sect_addr[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[23]_i_1 
       (.I0(sect_cnt[11]),
        .I1(first_sect),
        .O(sect_addr[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[24]_i_1 
       (.I0(sect_cnt[12]),
        .I1(first_sect),
        .O(sect_addr[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[25]_i_1 
       (.I0(sect_cnt[13]),
        .I1(first_sect),
        .O(sect_addr[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[26]_i_1 
       (.I0(sect_cnt[14]),
        .I1(first_sect),
        .O(sect_addr[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[27]_i_1 
       (.I0(sect_cnt[15]),
        .I1(first_sect),
        .O(sect_addr[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[28]_i_1 
       (.I0(sect_cnt[16]),
        .I1(first_sect),
        .O(sect_addr[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[29]_i_1 
       (.I0(sect_cnt[17]),
        .I1(first_sect),
        .O(sect_addr[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[31]_i_2 
       (.I0(sect_cnt[19]),
        .I1(first_sect),
        .O(sect_addr[31]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \sect_addr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(start_addr_buf[6]),
        .I2(ap_rst_n),
        .I3(first_sect),
        .I4(\bus_equal_gen.fifo_burst_n_2 ),
        .O(\sect_addr_buf[6]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sect_addr_buf[6]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_6),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(sect_cnt[9]),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_9 ),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_8),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_9),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_7),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h74)) 
    \throttl_cnt[0]_i_1 
       (.I0(\throttl_cnt_reg[0]_0 ),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .O(\throttl_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_m_V_WREADY),
        .I1(m_axi_m_V_WVALID),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[7]_0 ),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    \throttl_cnt[7]_i_4 
       (.I0(\m_axi_m_V_AWLEN[3] [3]),
        .I1(\m_axi_m_V_AWLEN[3] [2]),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [0]),
        .I4(m_axi_m_V_AWREADY),
        .I5(m_axi_m_V_AWVALID),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29bkb
   (D,
    Q,
    grp_fu_240_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]Q;
  input grp_fu_240_ce;
  input ap_clk;

  wire [57:0]D;
  wire [28:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29bkb_MulnS_0 mixer_mul_29ns_29bkb_MulnS_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29bkb_MulnS_0
   (D,
    Q,
    grp_fu_240_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]Q;
  input grp_fu_240_ce;
  input ap_clk;

  wire [57:0]D;
  (* RTL_KEEP = "true" *) wire [28:0]Q;
  wire [28:17]a_reg0;
  wire ap_clk;
  wire [28:0]b_reg0;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_18),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_17),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_16),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_15),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_14),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_13),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_12),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_11),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_10),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_9),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_8),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_7),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_6),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_5),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_4),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_3),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_2),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_1),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_0),
        .Q(b_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_26),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_25),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_24),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_23),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_22),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_21),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_20),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_19),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[17]),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[17]),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[27]),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[27]),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[28]),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[28]),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[18]),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[18]),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[19]),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[19]),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[20]),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[20]),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[21]),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[21]),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[22]),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[22]),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[23]),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[23]),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[24]),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[24]),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[25]),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[25]),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(b_reg0[26]),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(a_reg0[26]),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b_reg0[28],b_reg0[28],b_reg0[28],b_reg0[28],b_reg0[28],b_reg0[28],b_reg0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29bkb_U1/mixer_mul_29ns_29bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29cud
   (D,
    \p_Val2_6_2_reg_927_reg[56] ,
    Q,
    grp_fu_240_ce,
    ap_clk,
    \B[11] );
  output [11:0]D;
  output [56:0]\p_Val2_6_2_reg_927_reg[56] ;
  input [28:0]Q;
  input grp_fu_240_ce;
  input ap_clk;
  input [11:0]\B[11] ;

  wire [11:0]\B[11] ;
  wire [11:0]D;
  wire [28:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;
  wire [56:0]\p_Val2_6_2_reg_927_reg[56] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29cud_MulnS_1 mixer_mul_29ns_29cud_MulnS_1_U
       (.\B[11] (\B[11] ),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .\p_Val2_6_2_reg_927_reg[56] (\p_Val2_6_2_reg_927_reg[56] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_29ns_29cud_MulnS_1
   (D,
    \p_Val2_6_2_reg_927_reg[56] ,
    Q,
    grp_fu_240_ce,
    ap_clk,
    \B[11] );
  output [11:0]D;
  output [56:0]\p_Val2_6_2_reg_927_reg[56] ;
  input [28:0]Q;
  input grp_fu_240_ce;
  input ap_clk;
  input [11:0]\B[11] ;

  wire [11:0]\B[11] ;
  (* RTL_KEEP = "true" *) wire [11:0]D;
  (* RTL_KEEP = "true" *) wire [28:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire [11:0]buff0_reg;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire buff4_reg__1_n_82;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  wire [56:0]\p_Val2_6_2_reg_927_reg[56] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_18),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_17),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_16),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_15),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_14),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_13),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_26),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_25),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_24),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_23),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_22),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_21),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_20),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_19),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(buff0_reg[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [0]),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(buff0_reg[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [10]),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(buff0_reg[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [11]),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(buff0_reg[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [1]),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(buff0_reg[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [2]),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(buff0_reg[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [3]),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(buff0_reg[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [4]),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(buff0_reg[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [5]),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(buff0_reg[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [6]),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(buff0_reg[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [7]),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(buff0_reg[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [8]),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(buff0_reg[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\B[11] [9]),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_105),
        .Q(\p_Val2_6_2_reg_927_reg[56] [17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(\p_Val2_6_2_reg_927_reg[56] [0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_95),
        .Q(\p_Val2_6_2_reg_927_reg[56] [27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(\p_Val2_6_2_reg_927_reg[56] [10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_94),
        .Q(\p_Val2_6_2_reg_927_reg[56] [28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(\p_Val2_6_2_reg_927_reg[56] [11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_93),
        .Q(\p_Val2_6_2_reg_927_reg[56] [29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(\p_Val2_6_2_reg_927_reg[56] [12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_92),
        .Q(\p_Val2_6_2_reg_927_reg[56] [30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(\p_Val2_6_2_reg_927_reg[56] [13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_91),
        .Q(\p_Val2_6_2_reg_927_reg[56] [31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(\p_Val2_6_2_reg_927_reg[56] [14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_90),
        .Q(\p_Val2_6_2_reg_927_reg[56] [32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(\p_Val2_6_2_reg_927_reg[56] [15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_89),
        .Q(\p_Val2_6_2_reg_927_reg[56] [33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(\p_Val2_6_2_reg_927_reg[56] [16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_104),
        .Q(\p_Val2_6_2_reg_927_reg[56] [18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(\p_Val2_6_2_reg_927_reg[56] [1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_103),
        .Q(\p_Val2_6_2_reg_927_reg[56] [19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(\p_Val2_6_2_reg_927_reg[56] [2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_102),
        .Q(\p_Val2_6_2_reg_927_reg[56] [20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(\p_Val2_6_2_reg_927_reg[56] [3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_101),
        .Q(\p_Val2_6_2_reg_927_reg[56] [21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(\p_Val2_6_2_reg_927_reg[56] [4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_100),
        .Q(\p_Val2_6_2_reg_927_reg[56] [22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(\p_Val2_6_2_reg_927_reg[56] [5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_99),
        .Q(\p_Val2_6_2_reg_927_reg[56] [23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(\p_Val2_6_2_reg_927_reg[56] [6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_98),
        .Q(\p_Val2_6_2_reg_927_reg[56] [24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(\p_Val2_6_2_reg_927_reg[56] [7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_97),
        .Q(\p_Val2_6_2_reg_927_reg[56] [25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(\p_Val2_6_2_reg_927_reg[56] [8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff3_reg__0_n_96),
        .Q(\p_Val2_6_2_reg_927_reg[56] [26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_29ns_29cud_U2/mixer_mul_29ns_29cud_MulnS_1_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(\p_Val2_6_2_reg_927_reg[56] [9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,buff4_reg__1_n_82,\p_Val2_6_2_reg_927_reg[56] [56:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(D[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b1),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(D[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(D[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(D[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(D[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_57njbC
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [56:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  wire [56:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_57njbC_Mul6S_0 mixer_mul_30s_57njbC_Mul6S_0_U
       (.D(D),
        .\OP1_V_3_cast1_reg_1126_reg[29] (\OP1_V_3_cast1_reg_1126_reg[29] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_57njbC_Mul6S_0
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [56:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  (* RTL_KEEP = "true" *) wire [56:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[42] ;
  wire \b_reg0_reg_n_0_[43] ;
  wire \b_reg0_reg_n_0_[44] ;
  wire \b_reg0_reg_n_0_[45] ;
  wire \b_reg0_reg_n_0_[46] ;
  wire \b_reg0_reg_n_0_[47] ;
  wire \b_reg0_reg_n_0_[48] ;
  wire \b_reg0_reg_n_0_[49] ;
  wire \b_reg0_reg_n_0_[50] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire grp_fu_240_ce;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[33]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[34]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[35]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[36]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[37]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[38]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[39]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[40]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[41]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[42]),
        .Q(\b_reg0_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \b_reg0_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[43]),
        .Q(\b_reg0_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \b_reg0_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[44]),
        .Q(\b_reg0_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \b_reg0_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[45]),
        .Q(\b_reg0_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \b_reg0_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[46]),
        .Q(\b_reg0_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \b_reg0_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[47]),
        .Q(\b_reg0_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \b_reg0_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[48]),
        .Q(\b_reg0_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \b_reg0_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[49]),
        .Q(\b_reg0_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \b_reg0_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[50]),
        .Q(\b_reg0_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[51]),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[52]),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[53]),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[54]),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[55]),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[56]),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[56:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] ,\b_reg0_reg_n_0_[50] ,\b_reg0_reg_n_0_[49] ,\b_reg0_reg_n_0_[48] ,\b_reg0_reg_n_0_[47] ,\b_reg0_reg_n_0_[46] ,\b_reg0_reg_n_0_[45] ,\b_reg0_reg_n_0_[44] ,\b_reg0_reg_n_0_[43] ,\b_reg0_reg_n_0_[42] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,D,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_58skbM
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [57:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  wire [57:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_58skbM_MulnS_6 mixer_mul_30s_58skbM_MulnS_6_U
       (.D(D),
        .\OP1_V_3_cast1_reg_1126_reg[29] (\OP1_V_3_cast1_reg_1126_reg[29] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_58skbM_MulnS_6
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [57:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  (* RTL_KEEP = "true" *) wire [57:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[42] ;
  wire \b_reg0_reg_n_0_[43] ;
  wire \b_reg0_reg_n_0_[44] ;
  wire \b_reg0_reg_n_0_[45] ;
  wire \b_reg0_reg_n_0_[46] ;
  wire \b_reg0_reg_n_0_[47] ;
  wire \b_reg0_reg_n_0_[48] ;
  wire \b_reg0_reg_n_0_[49] ;
  wire \b_reg0_reg_n_0_[50] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire [23:0]\^buff0_reg ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire buff3_reg_n_10;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_11;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_12;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_13;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_14;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_15;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_16;
  wire buff3_reg_n_17;
  wire buff3_reg_n_18;
  wire buff3_reg_n_19;
  wire buff3_reg_n_20;
  wire buff3_reg_n_21;
  wire buff3_reg_n_22;
  wire buff3_reg_n_23;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_6;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_7;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_8;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_9;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire buff4_reg_n_104;
  wire buff4_reg_n_105;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire grp_fu_240_ce;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [0]),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [10]),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [11]),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [12]),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [13]),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [14]),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [15]),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [16]),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [1]),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [2]),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [3]),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [4]),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [5]),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [6]),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [7]),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [8]),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [9]),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[33]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[34]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[35]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[36]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[37]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[38]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[39]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[40]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[41]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[42]),
        .Q(\b_reg0_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \b_reg0_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[43]),
        .Q(\b_reg0_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \b_reg0_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[44]),
        .Q(\b_reg0_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \b_reg0_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[45]),
        .Q(\b_reg0_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \b_reg0_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[46]),
        .Q(\b_reg0_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \b_reg0_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[47]),
        .Q(\b_reg0_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \b_reg0_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[48]),
        .Q(\b_reg0_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \b_reg0_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[49]),
        .Q(\b_reg0_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \b_reg0_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[50]),
        .Q(\b_reg0_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[51]),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[52]),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[53]),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[54]),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[55]),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[56]),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[57]),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\^buff0_reg [0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[44] ),
        .Q(\^buff0_reg [10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[45] ),
        .Q(\^buff0_reg [11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[46] ),
        .Q(\^buff0_reg [12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[47] ),
        .Q(\^buff0_reg [13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[48] ),
        .Q(\^buff0_reg [14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[49] ),
        .Q(\^buff0_reg [15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[50] ),
        .Q(\^buff0_reg [16]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[51] ),
        .Q(\^buff0_reg [17]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[52] ),
        .Q(\^buff0_reg [18]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[53] ),
        .Q(\^buff0_reg [19]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\^buff0_reg [1]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[54] ),
        .Q(\^buff0_reg [20]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[55] ),
        .Q(\^buff0_reg [21]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[56] ),
        .Q(\^buff0_reg [22]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[57] ),
        .Q(\^buff0_reg [23]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\^buff0_reg [2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\^buff0_reg [3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\^buff0_reg [4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\^buff0_reg [5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\^buff0_reg [6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\^buff0_reg [7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[42] ),
        .Q(\^buff0_reg [8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[43] ),
        .Q(\^buff0_reg [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({\^buff0_reg [23],\^buff0_reg [23],\^buff0_reg [23],\^buff0_reg [23],\^buff0_reg [23],\^buff0_reg [23],\^buff0_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,D,buff4_reg_n_104,buff4_reg_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] ,\b_reg0_reg_n_0_[50] ,\b_reg0_reg_n_0_[49] ,\b_reg0_reg_n_0_[48] ,\b_reg0_reg_n_0_[47] ,\b_reg0_reg_n_0_[46] ,\b_reg0_reg_n_0_[45] ,\b_reg0_reg_n_0_[44] ,\b_reg0_reg_n_0_[43] ,\b_reg0_reg_n_0_[42] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs
   (D,
    Q,
    \r_V_reg_1086_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\r_V_reg_1086_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  wire [58:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;
  wire [29:0]\r_V_reg_1086_reg[29] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5_22 mixer_mul_30s_59sibs_MulnS_5_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .\r_V_reg_1086_reg[29] (\r_V_reg_1086_reg[29] ));
endmodule

(* ORIG_REF_NAME = "mixer_mul_30s_59sibs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_5
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  wire [58:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5_21 mixer_mul_30s_59sibs_MulnS_5_U
       (.D(D),
        .\OP1_V_3_cast1_reg_1126_reg[29] (\OP1_V_3_cast1_reg_1126_reg[29] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

(* ORIG_REF_NAME = "mixer_mul_30s_59sibs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_6
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  wire [58:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5_20 mixer_mul_30s_59sibs_MulnS_5_U
       (.D(D),
        .\OP1_V_3_cast1_reg_1126_reg[29] (\OP1_V_3_cast1_reg_1126_reg[29] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

(* ORIG_REF_NAME = "mixer_mul_30s_59sibs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_7
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  wire [58:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5 mixer_mul_30s_59sibs_MulnS_5_U
       (.D(D),
        .\OP1_V_3_cast1_reg_1126_reg[29] (\OP1_V_3_cast1_reg_1126_reg[29] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  (* RTL_KEEP = "true" *) wire [58:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[42] ;
  wire \b_reg0_reg_n_0_[43] ;
  wire \b_reg0_reg_n_0_[44] ;
  wire \b_reg0_reg_n_0_[45] ;
  wire \b_reg0_reg_n_0_[46] ;
  wire \b_reg0_reg_n_0_[47] ;
  wire \b_reg0_reg_n_0_[48] ;
  wire \b_reg0_reg_n_0_[49] ;
  wire \b_reg0_reg_n_0_[50] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire [24:0]\^buff0_reg ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire buff3_reg_n_10;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_11;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_12;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_13;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_14;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_15;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_16;
  wire buff3_reg_n_17;
  wire buff3_reg_n_18;
  wire buff3_reg_n_19;
  wire buff3_reg_n_20;
  wire buff3_reg_n_21;
  wire buff3_reg_n_22;
  wire buff3_reg_n_23;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_6;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_7;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_8;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_9;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire buff4_reg_n_104;
  wire buff4_reg_n_105;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire grp_fu_240_ce;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [0]),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [10]),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [11]),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [12]),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [13]),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [14]),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [15]),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [16]),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [1]),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [2]),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [3]),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [4]),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [5]),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [6]),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [7]),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [8]),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [9]),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[33]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[34]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[35]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[36]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[37]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[38]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[39]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[40]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[41]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[42]),
        .Q(\b_reg0_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \b_reg0_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[43]),
        .Q(\b_reg0_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \b_reg0_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[44]),
        .Q(\b_reg0_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \b_reg0_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[45]),
        .Q(\b_reg0_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \b_reg0_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[46]),
        .Q(\b_reg0_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \b_reg0_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[47]),
        .Q(\b_reg0_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \b_reg0_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[48]),
        .Q(\b_reg0_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \b_reg0_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[49]),
        .Q(\b_reg0_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \b_reg0_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[50]),
        .Q(\b_reg0_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[51]),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[52]),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[53]),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[54]),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[55]),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[56]),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[57]),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[58]),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\^buff0_reg [0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[44] ),
        .Q(\^buff0_reg [10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[45] ),
        .Q(\^buff0_reg [11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[46] ),
        .Q(\^buff0_reg [12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[47] ),
        .Q(\^buff0_reg [13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[48] ),
        .Q(\^buff0_reg [14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[49] ),
        .Q(\^buff0_reg [15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[50] ),
        .Q(\^buff0_reg [16]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[51] ),
        .Q(\^buff0_reg [17]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[52] ),
        .Q(\^buff0_reg [18]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[53] ),
        .Q(\^buff0_reg [19]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\^buff0_reg [1]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[54] ),
        .Q(\^buff0_reg [20]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[55] ),
        .Q(\^buff0_reg [21]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[56] ),
        .Q(\^buff0_reg [22]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[57] ),
        .Q(\^buff0_reg [23]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[58] ),
        .Q(\^buff0_reg [24]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\^buff0_reg [2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\^buff0_reg [3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\^buff0_reg [4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\^buff0_reg [5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\^buff0_reg [6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\^buff0_reg [7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[42] ),
        .Q(\^buff0_reg [8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[43] ),
        .Q(\^buff0_reg [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,D,buff4_reg_n_104,buff4_reg_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] ,\b_reg0_reg_n_0_[50] ,\b_reg0_reg_n_0_[49] ,\b_reg0_reg_n_0_[48] ,\b_reg0_reg_n_0_[47] ,\b_reg0_reg_n_0_[46] ,\b_reg0_reg_n_0_[45] ,\b_reg0_reg_n_0_[44] ,\b_reg0_reg_n_0_[43] ,\b_reg0_reg_n_0_[42] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_30s_59sibs_MulnS_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5_20
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  (* RTL_KEEP = "true" *) wire [58:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[42] ;
  wire \b_reg0_reg_n_0_[43] ;
  wire \b_reg0_reg_n_0_[44] ;
  wire \b_reg0_reg_n_0_[45] ;
  wire \b_reg0_reg_n_0_[46] ;
  wire \b_reg0_reg_n_0_[47] ;
  wire \b_reg0_reg_n_0_[48] ;
  wire \b_reg0_reg_n_0_[49] ;
  wire \b_reg0_reg_n_0_[50] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire [24:0]\^buff0_reg ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire buff3_reg_n_10;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_11;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_12;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_13;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_14;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_15;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_16;
  wire buff3_reg_n_17;
  wire buff3_reg_n_18;
  wire buff3_reg_n_19;
  wire buff3_reg_n_20;
  wire buff3_reg_n_21;
  wire buff3_reg_n_22;
  wire buff3_reg_n_23;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_6;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_7;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_8;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_9;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire buff4_reg_n_104;
  wire buff4_reg_n_105;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire grp_fu_240_ce;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [0]),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [10]),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [11]),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [12]),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [13]),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [14]),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [15]),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [16]),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [1]),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [2]),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [3]),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [4]),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [5]),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [6]),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [7]),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [8]),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [9]),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[33]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[34]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[35]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[36]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[37]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[38]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[39]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[40]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[41]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[42]),
        .Q(\b_reg0_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \b_reg0_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[43]),
        .Q(\b_reg0_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \b_reg0_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[44]),
        .Q(\b_reg0_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \b_reg0_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[45]),
        .Q(\b_reg0_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \b_reg0_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[46]),
        .Q(\b_reg0_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \b_reg0_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[47]),
        .Q(\b_reg0_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \b_reg0_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[48]),
        .Q(\b_reg0_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \b_reg0_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[49]),
        .Q(\b_reg0_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \b_reg0_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[50]),
        .Q(\b_reg0_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[51]),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[52]),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[53]),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[54]),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[55]),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[56]),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[57]),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[58]),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\^buff0_reg [0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[44] ),
        .Q(\^buff0_reg [10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[45] ),
        .Q(\^buff0_reg [11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[46] ),
        .Q(\^buff0_reg [12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[47] ),
        .Q(\^buff0_reg [13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[48] ),
        .Q(\^buff0_reg [14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[49] ),
        .Q(\^buff0_reg [15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[50] ),
        .Q(\^buff0_reg [16]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[51] ),
        .Q(\^buff0_reg [17]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[52] ),
        .Q(\^buff0_reg [18]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[53] ),
        .Q(\^buff0_reg [19]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\^buff0_reg [1]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[54] ),
        .Q(\^buff0_reg [20]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[55] ),
        .Q(\^buff0_reg [21]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[56] ),
        .Q(\^buff0_reg [22]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[57] ),
        .Q(\^buff0_reg [23]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[58] ),
        .Q(\^buff0_reg [24]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\^buff0_reg [2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\^buff0_reg [3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\^buff0_reg [4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\^buff0_reg [5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\^buff0_reg [6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\^buff0_reg [7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[42] ),
        .Q(\^buff0_reg [8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[43] ),
        .Q(\^buff0_reg [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,D,buff4_reg_n_104,buff4_reg_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] ,\b_reg0_reg_n_0_[50] ,\b_reg0_reg_n_0_[49] ,\b_reg0_reg_n_0_[48] ,\b_reg0_reg_n_0_[47] ,\b_reg0_reg_n_0_[46] ,\b_reg0_reg_n_0_[45] ,\b_reg0_reg_n_0_[44] ,\b_reg0_reg_n_0_[43] ,\b_reg0_reg_n_0_[42] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_30s_59sibs_MulnS_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5_21
   (D,
    Q,
    \OP1_V_3_cast1_reg_1126_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) wire [29:0]\OP1_V_3_cast1_reg_1126_reg[29] ;
  (* RTL_KEEP = "true" *) wire [58:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[42] ;
  wire \b_reg0_reg_n_0_[43] ;
  wire \b_reg0_reg_n_0_[44] ;
  wire \b_reg0_reg_n_0_[45] ;
  wire \b_reg0_reg_n_0_[46] ;
  wire \b_reg0_reg_n_0_[47] ;
  wire \b_reg0_reg_n_0_[48] ;
  wire \b_reg0_reg_n_0_[49] ;
  wire \b_reg0_reg_n_0_[50] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire [24:0]\^buff0_reg ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire buff3_reg_n_10;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_11;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_12;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_13;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_14;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_15;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_16;
  wire buff3_reg_n_17;
  wire buff3_reg_n_18;
  wire buff3_reg_n_19;
  wire buff3_reg_n_20;
  wire buff3_reg_n_21;
  wire buff3_reg_n_22;
  wire buff3_reg_n_23;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_6;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_7;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_8;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_9;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire buff4_reg_n_104;
  wire buff4_reg_n_105;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire grp_fu_240_ce;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [0]),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [10]),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [11]),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [12]),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [13]),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [14]),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [15]),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [16]),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [1]),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [2]),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [3]),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [4]),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [5]),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [6]),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [7]),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [8]),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\OP1_V_3_cast1_reg_1126_reg[29] [9]),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[33]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[34]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[35]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[36]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[37]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[38]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[39]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[40]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[41]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[42]),
        .Q(\b_reg0_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \b_reg0_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[43]),
        .Q(\b_reg0_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \b_reg0_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[44]),
        .Q(\b_reg0_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \b_reg0_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[45]),
        .Q(\b_reg0_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \b_reg0_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[46]),
        .Q(\b_reg0_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \b_reg0_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[47]),
        .Q(\b_reg0_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \b_reg0_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[48]),
        .Q(\b_reg0_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \b_reg0_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[49]),
        .Q(\b_reg0_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \b_reg0_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[50]),
        .Q(\b_reg0_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[51]),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[52]),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[53]),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[54]),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[55]),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[56]),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[57]),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[58]),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\^buff0_reg [0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[44] ),
        .Q(\^buff0_reg [10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[45] ),
        .Q(\^buff0_reg [11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[46] ),
        .Q(\^buff0_reg [12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[47] ),
        .Q(\^buff0_reg [13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[48] ),
        .Q(\^buff0_reg [14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[49] ),
        .Q(\^buff0_reg [15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[50] ),
        .Q(\^buff0_reg [16]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[51] ),
        .Q(\^buff0_reg [17]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[52] ),
        .Q(\^buff0_reg [18]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[53] ),
        .Q(\^buff0_reg [19]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\^buff0_reg [1]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[54] ),
        .Q(\^buff0_reg [20]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[55] ),
        .Q(\^buff0_reg [21]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[56] ),
        .Q(\^buff0_reg [22]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[57] ),
        .Q(\^buff0_reg [23]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[58] ),
        .Q(\^buff0_reg [24]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\^buff0_reg [2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\^buff0_reg [3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\^buff0_reg [4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\^buff0_reg [5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\^buff0_reg [6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\^buff0_reg [7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[42] ),
        .Q(\^buff0_reg [8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[43] ),
        .Q(\^buff0_reg [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\OP1_V_3_cast1_reg_1126_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,D,buff4_reg_n_104,buff4_reg_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] ,\b_reg0_reg_n_0_[50] ,\b_reg0_reg_n_0_[49] ,\b_reg0_reg_n_0_[48] ,\b_reg0_reg_n_0_[47] ,\b_reg0_reg_n_0_[46] ,\b_reg0_reg_n_0_[45] ,\b_reg0_reg_n_0_[44] ,\b_reg0_reg_n_0_[43] ,\b_reg0_reg_n_0_[42] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_30s_59sibs_MulnS_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30s_59sibs_MulnS_5_22
   (D,
    Q,
    \r_V_reg_1086_reg[29] ,
    grp_fu_240_ce,
    ap_clk);
  output [31:0]D;
  input [58:0]Q;
  input [29:0]\r_V_reg_1086_reg[29] ;
  input grp_fu_240_ce;
  input ap_clk;

  wire [31:0]D;
  (* RTL_KEEP = "true" *) wire [58:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[42] ;
  wire \b_reg0_reg_n_0_[43] ;
  wire \b_reg0_reg_n_0_[44] ;
  wire \b_reg0_reg_n_0_[45] ;
  wire \b_reg0_reg_n_0_[46] ;
  wire \b_reg0_reg_n_0_[47] ;
  wire \b_reg0_reg_n_0_[48] ;
  wire \b_reg0_reg_n_0_[49] ;
  wire \b_reg0_reg_n_0_[50] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire [24:0]\^buff0_reg ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire buff3_reg_n_10;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_11;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_12;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_13;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_14;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_15;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_16;
  wire buff3_reg_n_17;
  wire buff3_reg_n_18;
  wire buff3_reg_n_19;
  wire buff3_reg_n_20;
  wire buff3_reg_n_21;
  wire buff3_reg_n_22;
  wire buff3_reg_n_23;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_6;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_7;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_8;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_9;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire buff4_reg_n_104;
  wire buff4_reg_n_105;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire [29:0]\r_V_reg_1086_reg[29] ;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [0]),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [10]),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [11]),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [12]),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [13]),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [14]),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [15]),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [16]),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [1]),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [2]),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [3]),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [4]),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [5]),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [6]),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [7]),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [8]),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\r_V_reg_1086_reg[29] [9]),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[33]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[34]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[35]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[36]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[37]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[38]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[39]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[40]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[41]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[42]),
        .Q(\b_reg0_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \b_reg0_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[43]),
        .Q(\b_reg0_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \b_reg0_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[44]),
        .Q(\b_reg0_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \b_reg0_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[45]),
        .Q(\b_reg0_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \b_reg0_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[46]),
        .Q(\b_reg0_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \b_reg0_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[47]),
        .Q(\b_reg0_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \b_reg0_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[48]),
        .Q(\b_reg0_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \b_reg0_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[49]),
        .Q(\b_reg0_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \b_reg0_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[50]),
        .Q(\b_reg0_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[51]),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[52]),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[53]),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[54]),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[55]),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[56]),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[57]),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[58]),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_1086_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\^buff0_reg [0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[44] ),
        .Q(\^buff0_reg [10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[45] ),
        .Q(\^buff0_reg [11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[46] ),
        .Q(\^buff0_reg [12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[47] ),
        .Q(\^buff0_reg [13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[48] ),
        .Q(\^buff0_reg [14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[49] ),
        .Q(\^buff0_reg [15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[50] ),
        .Q(\^buff0_reg [16]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[51] ),
        .Q(\^buff0_reg [17]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[52] ),
        .Q(\^buff0_reg [18]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[53] ),
        .Q(\^buff0_reg [19]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\^buff0_reg [1]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[54] ),
        .Q(\^buff0_reg [20]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[55] ),
        .Q(\^buff0_reg [21]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[56] ),
        .Q(\^buff0_reg [22]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[57] ),
        .Q(\^buff0_reg [23]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[58] ),
        .Q(\^buff0_reg [24]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\^buff0_reg [2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\^buff0_reg [3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\^buff0_reg [4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\^buff0_reg [5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\^buff0_reg [6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\^buff0_reg [7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[42] ),
        .Q(\^buff0_reg [8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[43] ),
        .Q(\^buff0_reg [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_V_reg_1086_reg[29] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg [24],\^buff0_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff3_reg_n_6,buff3_reg_n_7,buff3_reg_n_8,buff3_reg_n_9,buff3_reg_n_10,buff3_reg_n_11,buff3_reg_n_12,buff3_reg_n_13,buff3_reg_n_14,buff3_reg_n_15,buff3_reg_n_16,buff3_reg_n_17,buff3_reg_n_18,buff3_reg_n_19,buff3_reg_n_20,buff3_reg_n_21,buff3_reg_n_22,buff3_reg_n_23}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,D,buff4_reg_n_104,buff4_reg_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] ,\b_reg0_reg_n_0_[50] ,\b_reg0_reg_n_0_[49] ,\b_reg0_reg_n_0_[48] ,\b_reg0_reg_n_0_[47] ,\b_reg0_reg_n_0_[46] ,\b_reg0_reg_n_0_[45] ,\b_reg0_reg_n_0_[44] ,\b_reg0_reg_n_0_[43] ,\b_reg0_reg_n_0_[42] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe
   (D,
    Q,
    grp_fu_240_ce,
    ap_clk);
  output [56:0]D;
  input [29:0]Q;
  input grp_fu_240_ce;
  input ap_clk;

  wire [56:0]D;
  wire [29:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe_MulnS_2_19 mixer_mul_58ns_60dEe_MulnS_2_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

(* ORIG_REF_NAME = "mixer_mul_58ns_60dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe_8
   (D,
    Q,
    grp_fu_240_ce,
    ap_clk);
  output [56:0]D;
  input [29:0]Q;
  input grp_fu_240_ce;
  input ap_clk;

  wire [56:0]D;
  wire [29:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe_MulnS_2 mixer_mul_58ns_60dEe_MulnS_2_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe_MulnS_2
   (D,
    Q,
    grp_fu_240_ce,
    ap_clk);
  output [56:0]D;
  input [29:0]Q;
  input grp_fu_240_ce;
  input ap_clk;

  wire [56:0]D;
  (* RTL_KEEP = "true" *) wire [29:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[0]__2_srl2_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[10]__2_srl2_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[11]__2_srl2_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[12]__2_srl2_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[13]__2_srl2_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[14]__2_srl2_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[15]__2_srl2_n_0 ;
  wire \buff0_reg[16]__0_n_0 ;
  wire \buff0_reg[16]__2_srl2_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[1]__2_srl2_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[2]__2_srl2_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[3]__2_srl2_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[4]__2_srl2_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[5]__2_srl2_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[6]__2_srl2_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[7]__2_srl2_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[8]__2_srl2_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire \buff0_reg[9]__2_srl2_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire buff10_reg_n_100;
  wire buff10_reg_n_101;
  wire buff10_reg_n_102;
  wire buff10_reg_n_103;
  wire buff10_reg_n_104;
  wire buff10_reg_n_105;
  wire buff10_reg_n_106;
  wire buff10_reg_n_107;
  wire buff10_reg_n_108;
  wire buff10_reg_n_109;
  wire buff10_reg_n_110;
  wire buff10_reg_n_111;
  wire buff10_reg_n_112;
  wire buff10_reg_n_113;
  wire buff10_reg_n_114;
  wire buff10_reg_n_115;
  wire buff10_reg_n_116;
  wire buff10_reg_n_117;
  wire buff10_reg_n_118;
  wire buff10_reg_n_119;
  wire buff10_reg_n_120;
  wire buff10_reg_n_121;
  wire buff10_reg_n_122;
  wire buff10_reg_n_123;
  wire buff10_reg_n_124;
  wire buff10_reg_n_125;
  wire buff10_reg_n_126;
  wire buff10_reg_n_127;
  wire buff10_reg_n_128;
  wire buff10_reg_n_129;
  wire buff10_reg_n_130;
  wire buff10_reg_n_131;
  wire buff10_reg_n_132;
  wire buff10_reg_n_133;
  wire buff10_reg_n_134;
  wire buff10_reg_n_135;
  wire buff10_reg_n_136;
  wire buff10_reg_n_137;
  wire buff10_reg_n_138;
  wire buff10_reg_n_139;
  wire buff10_reg_n_140;
  wire buff10_reg_n_141;
  wire buff10_reg_n_142;
  wire buff10_reg_n_143;
  wire buff10_reg_n_144;
  wire buff10_reg_n_145;
  wire buff10_reg_n_146;
  wire buff10_reg_n_147;
  wire buff10_reg_n_148;
  wire buff10_reg_n_149;
  wire buff10_reg_n_150;
  wire buff10_reg_n_151;
  wire buff10_reg_n_152;
  wire buff10_reg_n_153;
  wire buff10_reg_n_58;
  wire buff10_reg_n_59;
  wire buff10_reg_n_60;
  wire buff10_reg_n_61;
  wire buff10_reg_n_62;
  wire buff10_reg_n_63;
  wire buff10_reg_n_64;
  wire buff10_reg_n_65;
  wire buff10_reg_n_66;
  wire buff10_reg_n_67;
  wire buff10_reg_n_68;
  wire buff10_reg_n_69;
  wire buff10_reg_n_70;
  wire buff10_reg_n_71;
  wire buff10_reg_n_72;
  wire buff10_reg_n_73;
  wire buff10_reg_n_74;
  wire buff10_reg_n_75;
  wire buff10_reg_n_76;
  wire buff10_reg_n_77;
  wire buff10_reg_n_78;
  wire buff10_reg_n_79;
  wire buff10_reg_n_80;
  wire buff10_reg_n_81;
  wire buff10_reg_n_82;
  wire buff10_reg_n_83;
  wire buff10_reg_n_84;
  wire buff10_reg_n_85;
  wire buff10_reg_n_86;
  wire buff10_reg_n_87;
  wire buff10_reg_n_88;
  wire buff10_reg_n_89;
  wire buff10_reg_n_90;
  wire buff10_reg_n_91;
  wire buff10_reg_n_92;
  wire buff10_reg_n_93;
  wire buff10_reg_n_94;
  wire buff10_reg_n_95;
  wire buff10_reg_n_96;
  wire buff10_reg_n_97;
  wire buff10_reg_n_98;
  wire buff10_reg_n_99;
  wire buff11_reg_n_106;
  wire buff11_reg_n_107;
  wire buff11_reg_n_108;
  wire buff11_reg_n_109;
  wire buff11_reg_n_110;
  wire buff11_reg_n_111;
  wire buff11_reg_n_112;
  wire buff11_reg_n_113;
  wire buff11_reg_n_114;
  wire buff11_reg_n_115;
  wire buff11_reg_n_116;
  wire buff11_reg_n_117;
  wire buff11_reg_n_118;
  wire buff11_reg_n_119;
  wire buff11_reg_n_120;
  wire buff11_reg_n_121;
  wire buff11_reg_n_122;
  wire buff11_reg_n_123;
  wire buff11_reg_n_124;
  wire buff11_reg_n_125;
  wire buff11_reg_n_126;
  wire buff11_reg_n_127;
  wire buff11_reg_n_128;
  wire buff11_reg_n_129;
  wire buff11_reg_n_130;
  wire buff11_reg_n_131;
  wire buff11_reg_n_132;
  wire buff11_reg_n_133;
  wire buff11_reg_n_134;
  wire buff11_reg_n_135;
  wire buff11_reg_n_136;
  wire buff11_reg_n_137;
  wire buff11_reg_n_138;
  wire buff11_reg_n_139;
  wire buff11_reg_n_140;
  wire buff11_reg_n_141;
  wire buff11_reg_n_142;
  wire buff11_reg_n_143;
  wire buff11_reg_n_144;
  wire buff11_reg_n_145;
  wire buff11_reg_n_146;
  wire buff11_reg_n_147;
  wire buff11_reg_n_148;
  wire buff11_reg_n_149;
  wire buff11_reg_n_150;
  wire buff11_reg_n_151;
  wire buff11_reg_n_152;
  wire buff11_reg_n_153;
  wire buff12_reg_n_100;
  wire buff12_reg_n_101;
  wire buff12_reg_n_102;
  wire buff12_reg_n_103;
  wire buff12_reg_n_104;
  wire buff12_reg_n_105;
  wire buff12_reg_n_106;
  wire buff12_reg_n_107;
  wire buff12_reg_n_108;
  wire buff12_reg_n_109;
  wire buff12_reg_n_110;
  wire buff12_reg_n_111;
  wire buff12_reg_n_112;
  wire buff12_reg_n_113;
  wire buff12_reg_n_114;
  wire buff12_reg_n_115;
  wire buff12_reg_n_116;
  wire buff12_reg_n_117;
  wire buff12_reg_n_118;
  wire buff12_reg_n_119;
  wire buff12_reg_n_120;
  wire buff12_reg_n_121;
  wire buff12_reg_n_122;
  wire buff12_reg_n_123;
  wire buff12_reg_n_124;
  wire buff12_reg_n_125;
  wire buff12_reg_n_126;
  wire buff12_reg_n_127;
  wire buff12_reg_n_128;
  wire buff12_reg_n_129;
  wire buff12_reg_n_130;
  wire buff12_reg_n_131;
  wire buff12_reg_n_132;
  wire buff12_reg_n_133;
  wire buff12_reg_n_134;
  wire buff12_reg_n_135;
  wire buff12_reg_n_136;
  wire buff12_reg_n_137;
  wire buff12_reg_n_138;
  wire buff12_reg_n_139;
  wire buff12_reg_n_140;
  wire buff12_reg_n_141;
  wire buff12_reg_n_142;
  wire buff12_reg_n_143;
  wire buff12_reg_n_144;
  wire buff12_reg_n_145;
  wire buff12_reg_n_146;
  wire buff12_reg_n_147;
  wire buff12_reg_n_148;
  wire buff12_reg_n_149;
  wire buff12_reg_n_150;
  wire buff12_reg_n_151;
  wire buff12_reg_n_152;
  wire buff12_reg_n_153;
  wire buff12_reg_n_24;
  wire buff12_reg_n_25;
  wire buff12_reg_n_26;
  wire buff12_reg_n_27;
  wire buff12_reg_n_28;
  wire buff12_reg_n_29;
  wire buff12_reg_n_30;
  wire buff12_reg_n_31;
  wire buff12_reg_n_32;
  wire buff12_reg_n_33;
  wire buff12_reg_n_34;
  wire buff12_reg_n_35;
  wire buff12_reg_n_36;
  wire buff12_reg_n_37;
  wire buff12_reg_n_38;
  wire buff12_reg_n_39;
  wire buff12_reg_n_40;
  wire buff12_reg_n_41;
  wire buff12_reg_n_42;
  wire buff12_reg_n_43;
  wire buff12_reg_n_44;
  wire buff12_reg_n_45;
  wire buff12_reg_n_46;
  wire buff12_reg_n_47;
  wire buff12_reg_n_48;
  wire buff12_reg_n_49;
  wire buff12_reg_n_50;
  wire buff12_reg_n_51;
  wire buff12_reg_n_52;
  wire buff12_reg_n_53;
  wire buff12_reg_n_58;
  wire buff12_reg_n_59;
  wire buff12_reg_n_60;
  wire buff12_reg_n_61;
  wire buff12_reg_n_62;
  wire buff12_reg_n_63;
  wire buff12_reg_n_64;
  wire buff12_reg_n_65;
  wire buff12_reg_n_66;
  wire buff12_reg_n_67;
  wire buff12_reg_n_68;
  wire buff12_reg_n_69;
  wire buff12_reg_n_70;
  wire buff12_reg_n_71;
  wire buff12_reg_n_72;
  wire buff12_reg_n_73;
  wire buff12_reg_n_74;
  wire buff12_reg_n_75;
  wire buff12_reg_n_76;
  wire buff12_reg_n_77;
  wire buff12_reg_n_78;
  wire buff12_reg_n_79;
  wire buff12_reg_n_80;
  wire buff12_reg_n_81;
  wire buff12_reg_n_82;
  wire buff12_reg_n_83;
  wire buff12_reg_n_84;
  wire buff12_reg_n_85;
  wire buff12_reg_n_86;
  wire buff12_reg_n_87;
  wire buff12_reg_n_88;
  wire buff12_reg_n_89;
  wire buff12_reg_n_90;
  wire buff12_reg_n_91;
  wire buff12_reg_n_92;
  wire buff12_reg_n_93;
  wire buff12_reg_n_94;
  wire buff12_reg_n_95;
  wire buff12_reg_n_96;
  wire buff12_reg_n_97;
  wire buff12_reg_n_98;
  wire buff12_reg_n_99;
  wire [116:85]\^buff13_reg ;
  wire buff13_reg_n_58;
  wire buff13_reg_n_59;
  wire buff13_reg_n_60;
  wire buff13_reg_n_61;
  wire buff13_reg_n_62;
  wire buff13_reg_n_63;
  wire buff13_reg_n_64;
  wire buff13_reg_n_65;
  wire buff13_reg_n_66;
  wire buff13_reg_n_67;
  wire buff13_reg_n_68;
  wire buff13_reg_n_69;
  wire buff13_reg_n_70;
  wire buff13_reg_n_71;
  wire buff13_reg_n_72;
  wire buff13_reg_n_73;
  wire \buff1_reg[0]__0__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[0]__2_srl2_n_0 ;
  wire \buff1_reg[10]__0__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[10]__2_srl2_n_0 ;
  wire \buff1_reg[11]__0__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[11]__2_srl2_n_0 ;
  wire \buff1_reg[12]__0__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[12]__2_srl2_n_0 ;
  wire \buff1_reg[13]__0__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[13]__2_srl2_n_0 ;
  wire \buff1_reg[14]__0__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[14]__2_srl2_n_0 ;
  wire \buff1_reg[15]__0__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[15]__2_srl2_n_0 ;
  wire \buff1_reg[16]__0__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[16]__2_srl2_n_0 ;
  wire \buff1_reg[1]__0__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[1]__2_srl2_n_0 ;
  wire \buff1_reg[2]__0__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[2]__2_srl2_n_0 ;
  wire \buff1_reg[3]__0__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[3]__2_srl2_n_0 ;
  wire \buff1_reg[4]__0__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[4]__2_srl2_n_0 ;
  wire \buff1_reg[5]__0__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[5]__2_srl2_n_0 ;
  wire \buff1_reg[6]__0__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[6]__2_srl2_n_0 ;
  wire \buff1_reg[7]__0__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[7]__2_srl2_n_0 ;
  wire \buff1_reg[8]__0__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[8]__2_srl2_n_0 ;
  wire \buff1_reg[9]__0__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire \buff1_reg[9]__2_srl2_n_0 ;
  wire [16:0]buff1_reg__0;
  wire \buff2_reg[0]__0__0_n_0 ;
  wire \buff2_reg[0]__1_srl2_n_0 ;
  wire \buff2_reg[0]__2_srl4_n_0 ;
  wire \buff2_reg[10]__0__0_n_0 ;
  wire \buff2_reg[10]__1_srl2_n_0 ;
  wire \buff2_reg[10]__2_srl4_n_0 ;
  wire \buff2_reg[11]__0__0_n_0 ;
  wire \buff2_reg[11]__1_srl2_n_0 ;
  wire \buff2_reg[11]__2_srl4_n_0 ;
  wire \buff2_reg[12]__0__0_n_0 ;
  wire \buff2_reg[12]__1_srl2_n_0 ;
  wire \buff2_reg[12]__2_srl4_n_0 ;
  wire \buff2_reg[13]__0__0_n_0 ;
  wire \buff2_reg[13]__1_srl2_n_0 ;
  wire \buff2_reg[13]__2_srl4_n_0 ;
  wire \buff2_reg[14]__0__0_n_0 ;
  wire \buff2_reg[14]__1_srl2_n_0 ;
  wire \buff2_reg[14]__2_srl4_n_0 ;
  wire \buff2_reg[15]__0__0_n_0 ;
  wire \buff2_reg[15]__1_srl2_n_0 ;
  wire \buff2_reg[15]__2_srl4_n_0 ;
  wire \buff2_reg[16]__0__0_n_0 ;
  wire \buff2_reg[16]__1_srl2_n_0 ;
  wire \buff2_reg[16]__2_srl4_n_0 ;
  wire \buff2_reg[17]__2_srl4_n_0 ;
  wire \buff2_reg[18]_srl4_n_0 ;
  wire \buff2_reg[19]_srl4_n_0 ;
  wire \buff2_reg[1]__0__0_n_0 ;
  wire \buff2_reg[1]__1_srl2_n_0 ;
  wire \buff2_reg[1]__2_srl4_n_0 ;
  wire \buff2_reg[20]_srl4_n_0 ;
  wire \buff2_reg[21]_srl4_n_0 ;
  wire \buff2_reg[22]_srl4_n_0 ;
  wire \buff2_reg[23]_srl4_n_0 ;
  wire \buff2_reg[2]__0__0_n_0 ;
  wire \buff2_reg[2]__1_srl2_n_0 ;
  wire \buff2_reg[2]__2_srl4_n_0 ;
  wire \buff2_reg[3]__0__0_n_0 ;
  wire \buff2_reg[3]__1_srl2_n_0 ;
  wire \buff2_reg[3]__2_srl4_n_0 ;
  wire \buff2_reg[4]__0__0_n_0 ;
  wire \buff2_reg[4]__1_srl2_n_0 ;
  wire \buff2_reg[4]__2_srl4_n_0 ;
  wire \buff2_reg[5]__0__0_n_0 ;
  wire \buff2_reg[5]__1_srl2_n_0 ;
  wire \buff2_reg[5]__2_srl4_n_0 ;
  wire \buff2_reg[6]__0__0_n_0 ;
  wire \buff2_reg[6]__1_srl2_n_0 ;
  wire \buff2_reg[6]__2_srl4_n_0 ;
  wire \buff2_reg[7]__0__0_n_0 ;
  wire \buff2_reg[7]__1_srl2_n_0 ;
  wire \buff2_reg[7]__2_srl4_n_0 ;
  wire \buff2_reg[8]__0__0_n_0 ;
  wire \buff2_reg[8]__1_srl2_n_0 ;
  wire \buff2_reg[8]__2_srl4_n_0 ;
  wire \buff2_reg[9]__0__0_n_0 ;
  wire \buff2_reg[9]__1_srl2_n_0 ;
  wire \buff2_reg[9]__2_srl4_n_0 ;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_24;
  wire buff2_reg_n_25;
  wire buff2_reg_n_26;
  wire buff2_reg_n_27;
  wire buff2_reg_n_28;
  wire buff2_reg_n_29;
  wire buff2_reg_n_30;
  wire buff2_reg_n_31;
  wire buff2_reg_n_32;
  wire buff2_reg_n_33;
  wire buff2_reg_n_34;
  wire buff2_reg_n_35;
  wire buff2_reg_n_36;
  wire buff2_reg_n_37;
  wire buff2_reg_n_38;
  wire buff2_reg_n_39;
  wire buff2_reg_n_40;
  wire buff2_reg_n_41;
  wire buff2_reg_n_42;
  wire buff2_reg_n_43;
  wire buff2_reg_n_44;
  wire buff2_reg_n_45;
  wire buff2_reg_n_46;
  wire buff2_reg_n_47;
  wire buff2_reg_n_48;
  wire buff2_reg_n_49;
  wire buff2_reg_n_50;
  wire buff2_reg_n_51;
  wire buff2_reg_n_52;
  wire buff2_reg_n_53;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire \buff3_reg[0]__0__0_n_0 ;
  wire \buff3_reg[0]__1__0_n_0 ;
  wire \buff3_reg[0]__2_srl2_n_0 ;
  wire \buff3_reg[0]__3_srl5_n_0 ;
  wire \buff3_reg[10]__0__0_n_0 ;
  wire \buff3_reg[10]__1__0_n_0 ;
  wire \buff3_reg[10]__2_srl2_n_0 ;
  wire \buff3_reg[11]__0__0_n_0 ;
  wire \buff3_reg[11]__1__0_n_0 ;
  wire \buff3_reg[11]__2_srl2_n_0 ;
  wire \buff3_reg[12]__0__0_n_0 ;
  wire \buff3_reg[12]__1__0_n_0 ;
  wire \buff3_reg[12]__2_srl2_n_0 ;
  wire \buff3_reg[13]__0__0_n_0 ;
  wire \buff3_reg[13]__1__0_n_0 ;
  wire \buff3_reg[13]__2_srl2_n_0 ;
  wire \buff3_reg[14]__0__0_n_0 ;
  wire \buff3_reg[14]__1__0_n_0 ;
  wire \buff3_reg[14]__2_srl2_n_0 ;
  wire \buff3_reg[15]__0__0_n_0 ;
  wire \buff3_reg[15]__1__0_n_0 ;
  wire \buff3_reg[15]__2_srl2_n_0 ;
  wire \buff3_reg[16]__0__0_n_0 ;
  wire \buff3_reg[16]__1__0_n_0 ;
  wire \buff3_reg[16]__2_srl2_n_0 ;
  wire \buff3_reg[17]__1__0_n_0 ;
  wire \buff3_reg[18]__0__0_n_0 ;
  wire \buff3_reg[19]__0__0_n_0 ;
  wire \buff3_reg[1]__0__0_n_0 ;
  wire \buff3_reg[1]__1__0_n_0 ;
  wire \buff3_reg[1]__2_srl2_n_0 ;
  wire \buff3_reg[1]__3_srl5_n_0 ;
  wire \buff3_reg[20]__0__0_n_0 ;
  wire \buff3_reg[21]__0__0_n_0 ;
  wire \buff3_reg[22]__0__0_n_0 ;
  wire \buff3_reg[23]__0__0_n_0 ;
  wire \buff3_reg[2]__0__0_n_0 ;
  wire \buff3_reg[2]__1__0_n_0 ;
  wire \buff3_reg[2]__2_srl2_n_0 ;
  wire \buff3_reg[2]__3_srl5_n_0 ;
  wire \buff3_reg[3]__0__0_n_0 ;
  wire \buff3_reg[3]__1__0_n_0 ;
  wire \buff3_reg[3]__2_srl2_n_0 ;
  wire \buff3_reg[3]__3_srl5_n_0 ;
  wire \buff3_reg[4]__0__0_n_0 ;
  wire \buff3_reg[4]__1__0_n_0 ;
  wire \buff3_reg[4]__2_srl2_n_0 ;
  wire \buff3_reg[4]__3_srl5_n_0 ;
  wire \buff3_reg[5]__0__0_n_0 ;
  wire \buff3_reg[5]__1__0_n_0 ;
  wire \buff3_reg[5]__2_srl2_n_0 ;
  wire \buff3_reg[5]__3_srl5_n_0 ;
  wire \buff3_reg[6]__0__0_n_0 ;
  wire \buff3_reg[6]__1__0_n_0 ;
  wire \buff3_reg[6]__2_srl2_n_0 ;
  wire \buff3_reg[6]__3_srl5_n_0 ;
  wire \buff3_reg[7]__0__0_n_0 ;
  wire \buff3_reg[7]__1__0_n_0 ;
  wire \buff3_reg[7]__2_srl2_n_0 ;
  wire \buff3_reg[7]__3_srl5_n_0 ;
  wire \buff3_reg[8]__0__0_n_0 ;
  wire \buff3_reg[8]__1__0_n_0 ;
  wire \buff3_reg[8]__2_srl2_n_0 ;
  wire \buff3_reg[8]__3_srl5_n_0 ;
  wire \buff3_reg[9]__0__0_n_0 ;
  wire \buff3_reg[9]__1__0_n_0 ;
  wire \buff3_reg[9]__2_srl2_n_0 ;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire [8:0]\^buff4_reg ;
  wire \buff4_reg[0]__0__0_n_0 ;
  wire \buff4_reg[0]__2_srl2_n_0 ;
  wire \buff4_reg[0]__3_srl3_n_0 ;
  wire \buff4_reg[10]__0__0_n_0 ;
  wire \buff4_reg[10]__1_srl2_n_0 ;
  wire \buff4_reg[10]__2_srl3_n_0 ;
  wire \buff4_reg[11]__0__0_n_0 ;
  wire \buff4_reg[11]__1_srl2_n_0 ;
  wire \buff4_reg[11]__2_srl3_n_0 ;
  wire \buff4_reg[12]__0__0_n_0 ;
  wire \buff4_reg[12]__1_srl2_n_0 ;
  wire \buff4_reg[12]__2_srl3_n_0 ;
  wire \buff4_reg[13]__0__0_n_0 ;
  wire \buff4_reg[13]__1_srl2_n_0 ;
  wire \buff4_reg[13]__2_srl3_n_0 ;
  wire \buff4_reg[14]__0__0_n_0 ;
  wire \buff4_reg[14]__1_srl2_n_0 ;
  wire \buff4_reg[14]__2_srl3_n_0 ;
  wire \buff4_reg[15]__0__0_n_0 ;
  wire \buff4_reg[15]__1_srl2_n_0 ;
  wire \buff4_reg[15]__2_srl3_n_0 ;
  wire \buff4_reg[16]__0__0_n_0 ;
  wire \buff4_reg[16]__1_srl2_n_0 ;
  wire \buff4_reg[16]__2_srl3_n_0 ;
  wire \buff4_reg[1]__0__0_n_0 ;
  wire \buff4_reg[1]__2_srl2_n_0 ;
  wire \buff4_reg[1]__3_srl3_n_0 ;
  wire \buff4_reg[2]__0__0_n_0 ;
  wire \buff4_reg[2]__2_srl2_n_0 ;
  wire \buff4_reg[2]__3_srl3_n_0 ;
  wire \buff4_reg[3]__0__0_n_0 ;
  wire \buff4_reg[3]__2_srl2_n_0 ;
  wire \buff4_reg[3]__3_srl3_n_0 ;
  wire \buff4_reg[4]__0__0_n_0 ;
  wire \buff4_reg[4]__2_srl2_n_0 ;
  wire \buff4_reg[4]__3_srl3_n_0 ;
  wire \buff4_reg[5]__0__0_n_0 ;
  wire \buff4_reg[5]__2_srl2_n_0 ;
  wire \buff4_reg[5]__3_srl3_n_0 ;
  wire \buff4_reg[6]__0__0_n_0 ;
  wire \buff4_reg[6]__2_srl2_n_0 ;
  wire \buff4_reg[6]__3_srl3_n_0 ;
  wire \buff4_reg[7]__0__0_n_0 ;
  wire \buff4_reg[7]__2_srl2_n_0 ;
  wire \buff4_reg[7]__3_srl3_n_0 ;
  wire \buff4_reg[8]__0__0_n_0 ;
  wire \buff4_reg[8]__2_srl2_n_0 ;
  wire \buff4_reg[8]__3_srl3_n_0 ;
  wire \buff4_reg[9]__0__0_n_0 ;
  wire \buff4_reg[9]__2_srl2_n_0 ;
  wire \buff4_reg[9]__3_srl3_n_0 ;
  wire buff4_reg_n_100;
  wire buff4_reg_n_101;
  wire buff4_reg_n_102;
  wire buff4_reg_n_103;
  wire buff4_reg_n_104;
  wire buff4_reg_n_105;
  wire buff4_reg_n_106;
  wire buff4_reg_n_107;
  wire buff4_reg_n_108;
  wire buff4_reg_n_109;
  wire buff4_reg_n_110;
  wire buff4_reg_n_111;
  wire buff4_reg_n_112;
  wire buff4_reg_n_113;
  wire buff4_reg_n_114;
  wire buff4_reg_n_115;
  wire buff4_reg_n_116;
  wire buff4_reg_n_117;
  wire buff4_reg_n_118;
  wire buff4_reg_n_119;
  wire buff4_reg_n_120;
  wire buff4_reg_n_121;
  wire buff4_reg_n_122;
  wire buff4_reg_n_123;
  wire buff4_reg_n_124;
  wire buff4_reg_n_125;
  wire buff4_reg_n_126;
  wire buff4_reg_n_127;
  wire buff4_reg_n_128;
  wire buff4_reg_n_129;
  wire buff4_reg_n_130;
  wire buff4_reg_n_131;
  wire buff4_reg_n_132;
  wire buff4_reg_n_133;
  wire buff4_reg_n_134;
  wire buff4_reg_n_135;
  wire buff4_reg_n_136;
  wire buff4_reg_n_137;
  wire buff4_reg_n_138;
  wire buff4_reg_n_139;
  wire buff4_reg_n_140;
  wire buff4_reg_n_141;
  wire buff4_reg_n_142;
  wire buff4_reg_n_143;
  wire buff4_reg_n_144;
  wire buff4_reg_n_145;
  wire buff4_reg_n_146;
  wire buff4_reg_n_147;
  wire buff4_reg_n_148;
  wire buff4_reg_n_149;
  wire buff4_reg_n_150;
  wire buff4_reg_n_151;
  wire buff4_reg_n_152;
  wire buff4_reg_n_153;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire buff4_reg_n_72;
  wire buff4_reg_n_73;
  wire buff4_reg_n_74;
  wire buff4_reg_n_75;
  wire buff4_reg_n_76;
  wire buff4_reg_n_77;
  wire buff4_reg_n_78;
  wire buff4_reg_n_79;
  wire buff4_reg_n_80;
  wire buff4_reg_n_81;
  wire buff4_reg_n_82;
  wire buff4_reg_n_83;
  wire buff4_reg_n_84;
  wire buff4_reg_n_85;
  wire buff4_reg_n_86;
  wire buff4_reg_n_87;
  wire buff4_reg_n_88;
  wire buff4_reg_n_89;
  wire buff4_reg_n_90;
  wire buff4_reg_n_91;
  wire buff4_reg_n_92;
  wire buff4_reg_n_93;
  wire buff4_reg_n_94;
  wire buff4_reg_n_95;
  wire buff4_reg_n_96;
  wire buff4_reg_n_97;
  wire buff4_reg_n_98;
  wire buff4_reg_n_99;
  wire \buff5_reg[0]__1__0_n_0 ;
  wire \buff5_reg[0]__2__0_n_0 ;
  wire \buff5_reg[0]__3_srl3_n_0 ;
  wire \buff5_reg[0]__4_srl2_n_0 ;
  wire \buff5_reg[10]__1__0_n_0 ;
  wire \buff5_reg[10]__2__0_n_0 ;
  wire \buff5_reg[10]__3_srl3_n_0 ;
  wire \buff5_reg[10]__4_srl2_n_0 ;
  wire \buff5_reg[11]__1__0_n_0 ;
  wire \buff5_reg[11]__2__0_n_0 ;
  wire \buff5_reg[11]__3_srl3_n_0 ;
  wire \buff5_reg[11]__4_srl2_n_0 ;
  wire \buff5_reg[12]__1__0_n_0 ;
  wire \buff5_reg[12]__2__0_n_0 ;
  wire \buff5_reg[12]__3_srl3_n_0 ;
  wire \buff5_reg[12]__4_srl2_n_0 ;
  wire \buff5_reg[13]__1__0_n_0 ;
  wire \buff5_reg[13]__2__0_n_0 ;
  wire \buff5_reg[13]__3_srl3_n_0 ;
  wire \buff5_reg[13]__4_srl2_n_0 ;
  wire \buff5_reg[14]__1__0_n_0 ;
  wire \buff5_reg[14]__2__0_n_0 ;
  wire \buff5_reg[14]__3_srl3_n_0 ;
  wire \buff5_reg[14]__4_srl2_n_0 ;
  wire \buff5_reg[15]__1__0_n_0 ;
  wire \buff5_reg[15]__2__0_n_0 ;
  wire \buff5_reg[15]__3_srl3_n_0 ;
  wire \buff5_reg[15]__4_srl2_n_0 ;
  wire \buff5_reg[16]__1__0_n_0 ;
  wire \buff5_reg[16]__2__0_n_0 ;
  wire \buff5_reg[16]__3_srl3_n_0 ;
  wire \buff5_reg[16]__4_srl2_n_0 ;
  wire \buff5_reg[17]__4_srl2_n_0 ;
  wire \buff5_reg[18]__1_srl2_n_0 ;
  wire \buff5_reg[19]__1_srl2_n_0 ;
  wire \buff5_reg[1]__1__0_n_0 ;
  wire \buff5_reg[1]__2__0_n_0 ;
  wire \buff5_reg[1]__3_srl3_n_0 ;
  wire \buff5_reg[1]__4_srl2_n_0 ;
  wire \buff5_reg[20]__1_srl2_n_0 ;
  wire \buff5_reg[21]__1_srl2_n_0 ;
  wire \buff5_reg[22]__1_srl2_n_0 ;
  wire \buff5_reg[23]__1_srl2_n_0 ;
  wire \buff5_reg[2]__1__0_n_0 ;
  wire \buff5_reg[2]__2__0_n_0 ;
  wire \buff5_reg[2]__3_srl3_n_0 ;
  wire \buff5_reg[2]__4_srl2_n_0 ;
  wire \buff5_reg[3]__1__0_n_0 ;
  wire \buff5_reg[3]__2__0_n_0 ;
  wire \buff5_reg[3]__3_srl3_n_0 ;
  wire \buff5_reg[3]__4_srl2_n_0 ;
  wire \buff5_reg[4]__1__0_n_0 ;
  wire \buff5_reg[4]__2__0_n_0 ;
  wire \buff5_reg[4]__3_srl3_n_0 ;
  wire \buff5_reg[4]__4_srl2_n_0 ;
  wire \buff5_reg[5]__1__0_n_0 ;
  wire \buff5_reg[5]__2__0_n_0 ;
  wire \buff5_reg[5]__3_srl3_n_0 ;
  wire \buff5_reg[5]__4_srl2_n_0 ;
  wire \buff5_reg[6]__1__0_n_0 ;
  wire \buff5_reg[6]__2__0_n_0 ;
  wire \buff5_reg[6]__3_srl3_n_0 ;
  wire \buff5_reg[6]__4_srl2_n_0 ;
  wire \buff5_reg[7]__1__0_n_0 ;
  wire \buff5_reg[7]__2__0_n_0 ;
  wire \buff5_reg[7]__3_srl3_n_0 ;
  wire \buff5_reg[7]__4_srl2_n_0 ;
  wire \buff5_reg[8]__1__0_n_0 ;
  wire \buff5_reg[8]__2__0_n_0 ;
  wire \buff5_reg[8]__3_srl3_n_0 ;
  wire \buff5_reg[8]__4_srl2_n_0 ;
  wire \buff5_reg[9]__1__0_n_0 ;
  wire \buff5_reg[9]__2__0_n_0 ;
  wire \buff5_reg[9]__3_srl3_n_0 ;
  wire \buff5_reg[9]__4_srl2_n_0 ;
  wire buff5_reg_n_106;
  wire buff5_reg_n_107;
  wire buff5_reg_n_108;
  wire buff5_reg_n_109;
  wire buff5_reg_n_110;
  wire buff5_reg_n_111;
  wire buff5_reg_n_112;
  wire buff5_reg_n_113;
  wire buff5_reg_n_114;
  wire buff5_reg_n_115;
  wire buff5_reg_n_116;
  wire buff5_reg_n_117;
  wire buff5_reg_n_118;
  wire buff5_reg_n_119;
  wire buff5_reg_n_120;
  wire buff5_reg_n_121;
  wire buff5_reg_n_122;
  wire buff5_reg_n_123;
  wire buff5_reg_n_124;
  wire buff5_reg_n_125;
  wire buff5_reg_n_126;
  wire buff5_reg_n_127;
  wire buff5_reg_n_128;
  wire buff5_reg_n_129;
  wire buff5_reg_n_130;
  wire buff5_reg_n_131;
  wire buff5_reg_n_132;
  wire buff5_reg_n_133;
  wire buff5_reg_n_134;
  wire buff5_reg_n_135;
  wire buff5_reg_n_136;
  wire buff5_reg_n_137;
  wire buff5_reg_n_138;
  wire buff5_reg_n_139;
  wire buff5_reg_n_140;
  wire buff5_reg_n_141;
  wire buff5_reg_n_142;
  wire buff5_reg_n_143;
  wire buff5_reg_n_144;
  wire buff5_reg_n_145;
  wire buff5_reg_n_146;
  wire buff5_reg_n_147;
  wire buff5_reg_n_148;
  wire buff5_reg_n_149;
  wire buff5_reg_n_150;
  wire buff5_reg_n_151;
  wire buff5_reg_n_152;
  wire buff5_reg_n_153;
  wire \buff6_reg[0]__1__0_n_0 ;
  wire \buff6_reg[0]__2__0_n_0 ;
  wire \buff6_reg[0]__3_n_0 ;
  wire \buff6_reg[0]__4_srl2_n_0 ;
  wire \buff6_reg[10]__1__0_n_0 ;
  wire \buff6_reg[10]__2__0_n_0 ;
  wire \buff6_reg[10]__3_n_0 ;
  wire \buff6_reg[11]__1__0_n_0 ;
  wire \buff6_reg[11]__2__0_n_0 ;
  wire \buff6_reg[11]__3_n_0 ;
  wire \buff6_reg[12]__1__0_n_0 ;
  wire \buff6_reg[12]__2__0_n_0 ;
  wire \buff6_reg[12]__3_n_0 ;
  wire \buff6_reg[13]__1__0_n_0 ;
  wire \buff6_reg[13]__2__0_n_0 ;
  wire \buff6_reg[13]__3_n_0 ;
  wire \buff6_reg[14]__1__0_n_0 ;
  wire \buff6_reg[14]__2__0_n_0 ;
  wire \buff6_reg[14]__3_n_0 ;
  wire \buff6_reg[15]__1__0_n_0 ;
  wire \buff6_reg[15]__2__0_n_0 ;
  wire \buff6_reg[15]__3_n_0 ;
  wire \buff6_reg[16]__1__0_n_0 ;
  wire \buff6_reg[16]__2__0_n_0 ;
  wire \buff6_reg[16]__3_n_0 ;
  wire \buff6_reg[17]__2__0_n_0 ;
  wire \buff6_reg[18]__1__0_n_0 ;
  wire \buff6_reg[19]__1__0_n_0 ;
  wire \buff6_reg[1]__1__0_n_0 ;
  wire \buff6_reg[1]__2__0_n_0 ;
  wire \buff6_reg[1]__3_n_0 ;
  wire \buff6_reg[1]__4_srl2_n_0 ;
  wire \buff6_reg[20]__1__0_n_0 ;
  wire \buff6_reg[21]__1__0_n_0 ;
  wire \buff6_reg[22]__1__0_n_0 ;
  wire \buff6_reg[23]__1__0_n_0 ;
  wire \buff6_reg[2]__1__0_n_0 ;
  wire \buff6_reg[2]__2__0_n_0 ;
  wire \buff6_reg[2]__3_n_0 ;
  wire \buff6_reg[2]__4_srl2_n_0 ;
  wire \buff6_reg[3]__1__0_n_0 ;
  wire \buff6_reg[3]__2__0_n_0 ;
  wire \buff6_reg[3]__3_n_0 ;
  wire \buff6_reg[3]__4_srl2_n_0 ;
  wire \buff6_reg[4]__1__0_n_0 ;
  wire \buff6_reg[4]__2__0_n_0 ;
  wire \buff6_reg[4]__3_n_0 ;
  wire \buff6_reg[4]__4_srl2_n_0 ;
  wire \buff6_reg[5]__1__0_n_0 ;
  wire \buff6_reg[5]__2__0_n_0 ;
  wire \buff6_reg[5]__3_n_0 ;
  wire \buff6_reg[5]__4_srl2_n_0 ;
  wire \buff6_reg[6]__1__0_n_0 ;
  wire \buff6_reg[6]__2__0_n_0 ;
  wire \buff6_reg[6]__3_n_0 ;
  wire \buff6_reg[6]__4_srl2_n_0 ;
  wire \buff6_reg[7]__1__0_n_0 ;
  wire \buff6_reg[7]__2__0_n_0 ;
  wire \buff6_reg[7]__3_n_0 ;
  wire \buff6_reg[7]__4_srl2_n_0 ;
  wire \buff6_reg[8]__1__0_n_0 ;
  wire \buff6_reg[8]__2__0_n_0 ;
  wire \buff6_reg[8]__3_n_0 ;
  wire \buff6_reg[8]__4_srl2_n_0 ;
  wire \buff6_reg[9]__1__0_n_0 ;
  wire \buff6_reg[9]__2__0_n_0 ;
  wire \buff6_reg[9]__3_n_0 ;
  wire buff6_reg_n_106;
  wire buff6_reg_n_107;
  wire buff6_reg_n_108;
  wire buff6_reg_n_109;
  wire buff6_reg_n_110;
  wire buff6_reg_n_111;
  wire buff6_reg_n_112;
  wire buff6_reg_n_113;
  wire buff6_reg_n_114;
  wire buff6_reg_n_115;
  wire buff6_reg_n_116;
  wire buff6_reg_n_117;
  wire buff6_reg_n_118;
  wire buff6_reg_n_119;
  wire buff6_reg_n_120;
  wire buff6_reg_n_121;
  wire buff6_reg_n_122;
  wire buff6_reg_n_123;
  wire buff6_reg_n_124;
  wire buff6_reg_n_125;
  wire buff6_reg_n_126;
  wire buff6_reg_n_127;
  wire buff6_reg_n_128;
  wire buff6_reg_n_129;
  wire buff6_reg_n_130;
  wire buff6_reg_n_131;
  wire buff6_reg_n_132;
  wire buff6_reg_n_133;
  wire buff6_reg_n_134;
  wire buff6_reg_n_135;
  wire buff6_reg_n_136;
  wire buff6_reg_n_137;
  wire buff6_reg_n_138;
  wire buff6_reg_n_139;
  wire buff6_reg_n_140;
  wire buff6_reg_n_141;
  wire buff6_reg_n_142;
  wire buff6_reg_n_143;
  wire buff6_reg_n_144;
  wire buff6_reg_n_145;
  wire buff6_reg_n_146;
  wire buff6_reg_n_147;
  wire buff6_reg_n_148;
  wire buff6_reg_n_149;
  wire buff6_reg_n_150;
  wire buff6_reg_n_151;
  wire buff6_reg_n_152;
  wire buff6_reg_n_153;
  wire [16:0]\^buff7_reg ;
  wire \buff7_reg[0]__2__0_n_0 ;
  wire \buff7_reg[0]__3_srl2_n_0 ;
  wire \buff7_reg[0]__4_n_0 ;
  wire \buff7_reg[10]__2_srl2_n_0 ;
  wire \buff7_reg[10]__3_n_0 ;
  wire \buff7_reg[11]__2_srl2_n_0 ;
  wire \buff7_reg[11]__3_n_0 ;
  wire \buff7_reg[12]__2_srl2_n_0 ;
  wire \buff7_reg[12]__3_n_0 ;
  wire \buff7_reg[13]__2_srl2_n_0 ;
  wire \buff7_reg[13]__3_n_0 ;
  wire \buff7_reg[14]__2_srl2_n_0 ;
  wire \buff7_reg[14]__3_n_0 ;
  wire \buff7_reg[15]__2_srl2_n_0 ;
  wire \buff7_reg[15]__3_n_0 ;
  wire \buff7_reg[16]__2_srl2_n_0 ;
  wire \buff7_reg[16]__3_n_0 ;
  wire \buff7_reg[17]__3_n_0 ;
  wire \buff7_reg[18]__1_n_0 ;
  wire \buff7_reg[19]__1_n_0 ;
  wire \buff7_reg[1]__2__0_n_0 ;
  wire \buff7_reg[1]__3_srl2_n_0 ;
  wire \buff7_reg[1]__4_n_0 ;
  wire \buff7_reg[20]__1_n_0 ;
  wire \buff7_reg[21]__1_n_0 ;
  wire \buff7_reg[22]__1_n_0 ;
  wire \buff7_reg[23]__1_n_0 ;
  wire \buff7_reg[2]__2__0_n_0 ;
  wire \buff7_reg[2]__3_srl2_n_0 ;
  wire \buff7_reg[2]__4_n_0 ;
  wire \buff7_reg[3]__2__0_n_0 ;
  wire \buff7_reg[3]__3_srl2_n_0 ;
  wire \buff7_reg[3]__4_n_0 ;
  wire \buff7_reg[4]__2__0_n_0 ;
  wire \buff7_reg[4]__3_srl2_n_0 ;
  wire \buff7_reg[4]__4_n_0 ;
  wire \buff7_reg[5]__2__0_n_0 ;
  wire \buff7_reg[5]__3_srl2_n_0 ;
  wire \buff7_reg[5]__4_n_0 ;
  wire \buff7_reg[6]__2__0_n_0 ;
  wire \buff7_reg[6]__3_srl2_n_0 ;
  wire \buff7_reg[6]__4_n_0 ;
  wire \buff7_reg[7]__2__0_n_0 ;
  wire \buff7_reg[7]__3_srl2_n_0 ;
  wire \buff7_reg[7]__4_n_0 ;
  wire \buff7_reg[8]__2__0_n_0 ;
  wire \buff7_reg[8]__3_srl2_n_0 ;
  wire \buff7_reg[8]__4_n_0 ;
  wire \buff7_reg[9]__3_srl2_n_0 ;
  wire \buff7_reg[9]__4_n_0 ;
  wire buff7_reg_n_100;
  wire buff7_reg_n_101;
  wire buff7_reg_n_102;
  wire buff7_reg_n_103;
  wire buff7_reg_n_104;
  wire buff7_reg_n_105;
  wire buff7_reg_n_106;
  wire buff7_reg_n_107;
  wire buff7_reg_n_108;
  wire buff7_reg_n_109;
  wire buff7_reg_n_110;
  wire buff7_reg_n_111;
  wire buff7_reg_n_112;
  wire buff7_reg_n_113;
  wire buff7_reg_n_114;
  wire buff7_reg_n_115;
  wire buff7_reg_n_116;
  wire buff7_reg_n_117;
  wire buff7_reg_n_118;
  wire buff7_reg_n_119;
  wire buff7_reg_n_120;
  wire buff7_reg_n_121;
  wire buff7_reg_n_122;
  wire buff7_reg_n_123;
  wire buff7_reg_n_124;
  wire buff7_reg_n_125;
  wire buff7_reg_n_126;
  wire buff7_reg_n_127;
  wire buff7_reg_n_128;
  wire buff7_reg_n_129;
  wire buff7_reg_n_130;
  wire buff7_reg_n_131;
  wire buff7_reg_n_132;
  wire buff7_reg_n_133;
  wire buff7_reg_n_134;
  wire buff7_reg_n_135;
  wire buff7_reg_n_136;
  wire buff7_reg_n_137;
  wire buff7_reg_n_138;
  wire buff7_reg_n_139;
  wire buff7_reg_n_140;
  wire buff7_reg_n_141;
  wire buff7_reg_n_142;
  wire buff7_reg_n_143;
  wire buff7_reg_n_144;
  wire buff7_reg_n_145;
  wire buff7_reg_n_146;
  wire buff7_reg_n_147;
  wire buff7_reg_n_148;
  wire buff7_reg_n_149;
  wire buff7_reg_n_150;
  wire buff7_reg_n_151;
  wire buff7_reg_n_152;
  wire buff7_reg_n_153;
  wire buff7_reg_n_58;
  wire buff7_reg_n_59;
  wire buff7_reg_n_60;
  wire buff7_reg_n_61;
  wire buff7_reg_n_62;
  wire buff7_reg_n_63;
  wire buff7_reg_n_64;
  wire buff7_reg_n_65;
  wire buff7_reg_n_66;
  wire buff7_reg_n_67;
  wire buff7_reg_n_68;
  wire buff7_reg_n_69;
  wire buff7_reg_n_70;
  wire buff7_reg_n_71;
  wire buff7_reg_n_72;
  wire buff7_reg_n_73;
  wire buff7_reg_n_74;
  wire buff7_reg_n_75;
  wire buff7_reg_n_76;
  wire buff7_reg_n_77;
  wire buff7_reg_n_78;
  wire buff7_reg_n_79;
  wire buff7_reg_n_80;
  wire buff7_reg_n_81;
  wire buff7_reg_n_82;
  wire buff7_reg_n_83;
  wire buff7_reg_n_84;
  wire buff7_reg_n_85;
  wire buff7_reg_n_86;
  wire buff7_reg_n_87;
  wire buff7_reg_n_88;
  wire buff7_reg_n_89;
  wire buff7_reg_n_90;
  wire buff7_reg_n_91;
  wire buff7_reg_n_92;
  wire buff7_reg_n_93;
  wire buff7_reg_n_94;
  wire buff7_reg_n_95;
  wire buff7_reg_n_96;
  wire buff7_reg_n_97;
  wire buff7_reg_n_98;
  wire buff7_reg_n_99;
  wire [8:0]\^buff8_reg ;
  wire \buff8_reg[0]__2__0_n_0 ;
  wire \buff8_reg[0]__3_n_0 ;
  wire \buff8_reg[10]__2__0_n_0 ;
  wire \buff8_reg[10]__3_n_0 ;
  wire \buff8_reg[11]__2__0_n_0 ;
  wire \buff8_reg[11]__3_n_0 ;
  wire \buff8_reg[12]__2__0_n_0 ;
  wire \buff8_reg[12]__3_n_0 ;
  wire \buff8_reg[13]__2__0_n_0 ;
  wire \buff8_reg[13]__3_n_0 ;
  wire \buff8_reg[14]__2__0_n_0 ;
  wire \buff8_reg[14]__3_n_0 ;
  wire \buff8_reg[15]__2__0_n_0 ;
  wire \buff8_reg[15]__3_n_0 ;
  wire \buff8_reg[16]__2__0_n_0 ;
  wire \buff8_reg[16]__3_n_0 ;
  wire \buff8_reg[17]__3_n_0 ;
  wire \buff8_reg[18]__2_n_0 ;
  wire \buff8_reg[19]__2_n_0 ;
  wire \buff8_reg[1]__2__0_n_0 ;
  wire \buff8_reg[1]__3_n_0 ;
  wire \buff8_reg[20]__2_n_0 ;
  wire \buff8_reg[21]__2_n_0 ;
  wire \buff8_reg[22]__2_n_0 ;
  wire \buff8_reg[23]__2_n_0 ;
  wire \buff8_reg[2]__2__0_n_0 ;
  wire \buff8_reg[2]__3_n_0 ;
  wire \buff8_reg[3]__2__0_n_0 ;
  wire \buff8_reg[3]__3_n_0 ;
  wire \buff8_reg[4]__2__0_n_0 ;
  wire \buff8_reg[4]__3_n_0 ;
  wire \buff8_reg[5]__2__0_n_0 ;
  wire \buff8_reg[5]__3_n_0 ;
  wire \buff8_reg[6]__2__0_n_0 ;
  wire \buff8_reg[6]__3_n_0 ;
  wire \buff8_reg[7]__2__0_n_0 ;
  wire \buff8_reg[7]__3_n_0 ;
  wire \buff8_reg[8]__2__0_n_0 ;
  wire \buff8_reg[8]__3_n_0 ;
  wire \buff8_reg[9]__2__0_n_0 ;
  wire \buff8_reg[9]__3_n_0 ;
  wire buff8_reg_n_106;
  wire buff8_reg_n_107;
  wire buff8_reg_n_108;
  wire buff8_reg_n_109;
  wire buff8_reg_n_110;
  wire buff8_reg_n_111;
  wire buff8_reg_n_112;
  wire buff8_reg_n_113;
  wire buff8_reg_n_114;
  wire buff8_reg_n_115;
  wire buff8_reg_n_116;
  wire buff8_reg_n_117;
  wire buff8_reg_n_118;
  wire buff8_reg_n_119;
  wire buff8_reg_n_120;
  wire buff8_reg_n_121;
  wire buff8_reg_n_122;
  wire buff8_reg_n_123;
  wire buff8_reg_n_124;
  wire buff8_reg_n_125;
  wire buff8_reg_n_126;
  wire buff8_reg_n_127;
  wire buff8_reg_n_128;
  wire buff8_reg_n_129;
  wire buff8_reg_n_130;
  wire buff8_reg_n_131;
  wire buff8_reg_n_132;
  wire buff8_reg_n_133;
  wire buff8_reg_n_134;
  wire buff8_reg_n_135;
  wire buff8_reg_n_136;
  wire buff8_reg_n_137;
  wire buff8_reg_n_138;
  wire buff8_reg_n_139;
  wire buff8_reg_n_140;
  wire buff8_reg_n_141;
  wire buff8_reg_n_142;
  wire buff8_reg_n_143;
  wire buff8_reg_n_144;
  wire buff8_reg_n_145;
  wire buff8_reg_n_146;
  wire buff8_reg_n_147;
  wire buff8_reg_n_148;
  wire buff8_reg_n_149;
  wire buff8_reg_n_150;
  wire buff8_reg_n_151;
  wire buff8_reg_n_152;
  wire buff8_reg_n_153;
  wire [8:0]\^buff9_reg ;
  wire buff9_reg_n_106;
  wire buff9_reg_n_107;
  wire buff9_reg_n_108;
  wire buff9_reg_n_109;
  wire buff9_reg_n_110;
  wire buff9_reg_n_111;
  wire buff9_reg_n_112;
  wire buff9_reg_n_113;
  wire buff9_reg_n_114;
  wire buff9_reg_n_115;
  wire buff9_reg_n_116;
  wire buff9_reg_n_117;
  wire buff9_reg_n_118;
  wire buff9_reg_n_119;
  wire buff9_reg_n_120;
  wire buff9_reg_n_121;
  wire buff9_reg_n_122;
  wire buff9_reg_n_123;
  wire buff9_reg_n_124;
  wire buff9_reg_n_125;
  wire buff9_reg_n_126;
  wire buff9_reg_n_127;
  wire buff9_reg_n_128;
  wire buff9_reg_n_129;
  wire buff9_reg_n_130;
  wire buff9_reg_n_131;
  wire buff9_reg_n_132;
  wire buff9_reg_n_133;
  wire buff9_reg_n_134;
  wire buff9_reg_n_135;
  wire buff9_reg_n_136;
  wire buff9_reg_n_137;
  wire buff9_reg_n_138;
  wire buff9_reg_n_139;
  wire buff9_reg_n_140;
  wire buff9_reg_n_141;
  wire buff9_reg_n_142;
  wire buff9_reg_n_143;
  wire buff9_reg_n_144;
  wire buff9_reg_n_145;
  wire buff9_reg_n_146;
  wire buff9_reg_n_147;
  wire buff9_reg_n_148;
  wire buff9_reg_n_149;
  wire buff9_reg_n_150;
  wire buff9_reg_n_151;
  wire buff9_reg_n_152;
  wire buff9_reg_n_153;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_68;
  (* RTL_KEEP = "true" *) wire n_0_69;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_70;
  (* RTL_KEEP = "true" *) wire n_0_71;
  (* RTL_KEEP = "true" *) wire n_0_72;
  (* RTL_KEEP = "true" *) wire n_0_73;
  (* RTL_KEEP = "true" *) wire n_0_74;
  (* RTL_KEEP = "true" *) wire n_0_75;
  (* RTL_KEEP = "true" *) wire n_0_76;
  (* RTL_KEEP = "true" *) wire n_0_77;
  (* RTL_KEEP = "true" *) wire n_0_78;
  (* RTL_KEEP = "true" *) wire n_0_79;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_80;
  (* RTL_KEEP = "true" *) wire n_0_81;
  (* RTL_KEEP = "true" *) wire n_0_82;
  (* RTL_KEEP = "true" *) wire n_0_83;
  (* RTL_KEEP = "true" *) wire n_0_84;
  (* RTL_KEEP = "true" *) wire n_0_85;
  (* RTL_KEEP = "true" *) wire n_0_86;
  (* RTL_KEEP = "true" *) wire n_0_87;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff10_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff10_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff10_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff10_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff10_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff10_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff10_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff10_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff10_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff11_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff11_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff11_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff11_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff11_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff11_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff11_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff11_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff11_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff11_reg_P_UNCONNECTED;
  wire NLW_buff12_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff12_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff12_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff12_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff12_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff12_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff12_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff12_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff13_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff13_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff13_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff13_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff13_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff13_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff13_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff13_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff13_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff13_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_P_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg_P_UNCONNECTED;
  wire NLW_buff6_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff6_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff6_reg_P_UNCONNECTED;
  wire NLW_buff7_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff8_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff8_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff8_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff8_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff8_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff8_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff8_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff8_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff8_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff8_reg_P_UNCONNECTED;
  wire NLW_buff9_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff9_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff9_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff9_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff9_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff9_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff9_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff9_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff9_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff9_reg_P_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_87),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_77),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_76),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_75),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_74),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_73),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_72),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_71),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_70),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_69),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_68),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_86),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_67),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_66),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_65),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_64),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_63),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_62),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_61),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_60),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[0]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[1]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_85),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[2]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[3]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[4]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[5]),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_84),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_83),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_82),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_81),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_80),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_79),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_78),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_59),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_49),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_48),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_47),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_46),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_45),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_44),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_43),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_42),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_41),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_40),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_58),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_39),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_38),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_37),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_36),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_35),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_34),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_33),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_32),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_31),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_30),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_57),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_29),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_26),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_56),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_55),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_54),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_53),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_52),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_51),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_50),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[0] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[0] ),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[0]__2_srl2 " *) 
  SRL16E \buff0_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_25),
        .Q(\buff0_reg[0]__2_srl2_n_0 ));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[10] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[10] ),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[10]__2_srl2 " *) 
  SRL16E \buff0_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_15),
        .Q(\buff0_reg[10]__2_srl2_n_0 ));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[11] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[11] ),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[11]__2_srl2 " *) 
  SRL16E \buff0_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_14),
        .Q(\buff0_reg[11]__2_srl2_n_0 ));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[12] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[12] ),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[12]__2_srl2 " *) 
  SRL16E \buff0_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_13),
        .Q(\buff0_reg[12]__2_srl2_n_0 ));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[13] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[13] ),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[13]__2_srl2 " *) 
  SRL16E \buff0_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_12),
        .Q(\buff0_reg[13]__2_srl2_n_0 ));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[14] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[14] ),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[14]__2_srl2 " *) 
  SRL16E \buff0_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_11),
        .Q(\buff0_reg[14]__2_srl2_n_0 ));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[15] ),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[15] ),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[15]__2_srl2 " *) 
  SRL16E \buff0_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_10),
        .Q(\buff0_reg[15]__2_srl2_n_0 ));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[16] ),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[16] ),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[16]__2_srl2 " *) 
  SRL16E \buff0_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_9),
        .Q(\buff0_reg[16]__2_srl2_n_0 ));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[1] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[1] ),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[1]__2_srl2 " *) 
  SRL16E \buff0_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_24),
        .Q(\buff0_reg[1]__2_srl2_n_0 ));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[2] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[2] ),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[2]__2_srl2 " *) 
  SRL16E \buff0_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_23),
        .Q(\buff0_reg[2]__2_srl2_n_0 ));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[3] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[3] ),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[3]__2_srl2 " *) 
  SRL16E \buff0_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_22),
        .Q(\buff0_reg[3]__2_srl2_n_0 ));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[4] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[4] ),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[4]__2_srl2 " *) 
  SRL16E \buff0_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_21),
        .Q(\buff0_reg[4]__2_srl2_n_0 ));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[5] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[5] ),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[5]__2_srl2 " *) 
  SRL16E \buff0_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_20),
        .Q(\buff0_reg[5]__2_srl2_n_0 ));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[6] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[6] ),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[6]__2_srl2 " *) 
  SRL16E \buff0_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_19),
        .Q(\buff0_reg[6]__2_srl2_n_0 ));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[7] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[7] ),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[7]__2_srl2 " *) 
  SRL16E \buff0_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_18),
        .Q(\buff0_reg[7]__2_srl2_n_0 ));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[8] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[8] ),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[8]__2_srl2 " *) 
  SRL16E \buff0_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_17),
        .Q(\buff0_reg[8]__2_srl2_n_0 ));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[9] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[9] ),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[9]__2_srl2 " *) 
  SRL16E \buff0_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_16),
        .Q(\buff0_reg[9]__2_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff10_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff6_reg[23]__1__0_n_0 ,\buff6_reg[22]__1__0_n_0 ,\buff6_reg[21]__1__0_n_0 ,\buff6_reg[20]__1__0_n_0 ,\buff6_reg[19]__1__0_n_0 ,\buff6_reg[18]__1__0_n_0 ,\buff6_reg[17]__2__0_n_0 ,\buff6_reg[16]__2__0_n_0 ,\buff6_reg[15]__2__0_n_0 ,\buff6_reg[14]__2__0_n_0 ,\buff6_reg[13]__2__0_n_0 ,\buff6_reg[12]__2__0_n_0 ,\buff6_reg[11]__2__0_n_0 ,\buff6_reg[10]__2__0_n_0 ,\buff6_reg[9]__2__0_n_0 ,\buff6_reg[8]__2__0_n_0 ,\buff6_reg[7]__2__0_n_0 ,\buff6_reg[6]__2__0_n_0 ,\buff6_reg[5]__2__0_n_0 ,\buff6_reg[4]__2__0_n_0 ,\buff6_reg[3]__2__0_n_0 ,\buff6_reg[2]__2__0_n_0 ,\buff6_reg[1]__2__0_n_0 ,\buff6_reg[0]__2__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff10_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff6_reg[16]__1__0_n_0 ,\buff6_reg[15]__1__0_n_0 ,\buff6_reg[14]__1__0_n_0 ,\buff6_reg[13]__1__0_n_0 ,\buff6_reg[12]__1__0_n_0 ,\buff6_reg[11]__1__0_n_0 ,\buff6_reg[10]__1__0_n_0 ,\buff6_reg[9]__1__0_n_0 ,\buff6_reg[8]__1__0_n_0 ,\buff6_reg[7]__1__0_n_0 ,\buff6_reg[6]__1__0_n_0 ,\buff6_reg[5]__1__0_n_0 ,\buff6_reg[4]__1__0_n_0 ,\buff6_reg[3]__1__0_n_0 ,\buff6_reg[2]__1__0_n_0 ,\buff6_reg[1]__1__0_n_0 ,\buff6_reg[0]__1__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff10_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff10_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff10_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff10_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff10_reg_OVERFLOW_UNCONNECTED),
        .P({buff10_reg_n_58,buff10_reg_n_59,buff10_reg_n_60,buff10_reg_n_61,buff10_reg_n_62,buff10_reg_n_63,buff10_reg_n_64,buff10_reg_n_65,buff10_reg_n_66,buff10_reg_n_67,buff10_reg_n_68,buff10_reg_n_69,buff10_reg_n_70,buff10_reg_n_71,buff10_reg_n_72,buff10_reg_n_73,buff10_reg_n_74,buff10_reg_n_75,buff10_reg_n_76,buff10_reg_n_77,buff10_reg_n_78,buff10_reg_n_79,buff10_reg_n_80,buff10_reg_n_81,buff10_reg_n_82,buff10_reg_n_83,buff10_reg_n_84,buff10_reg_n_85,buff10_reg_n_86,buff10_reg_n_87,buff10_reg_n_88,buff10_reg_n_89,buff10_reg_n_90,buff10_reg_n_91,buff10_reg_n_92,buff10_reg_n_93,buff10_reg_n_94,buff10_reg_n_95,buff10_reg_n_96,buff10_reg_n_97,buff10_reg_n_98,buff10_reg_n_99,buff10_reg_n_100,buff10_reg_n_101,buff10_reg_n_102,buff10_reg_n_103,buff10_reg_n_104,buff10_reg_n_105}),
        .PATTERNBDETECT(NLW_buff10_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff10_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff9_reg_n_106,buff9_reg_n_107,buff9_reg_n_108,buff9_reg_n_109,buff9_reg_n_110,buff9_reg_n_111,buff9_reg_n_112,buff9_reg_n_113,buff9_reg_n_114,buff9_reg_n_115,buff9_reg_n_116,buff9_reg_n_117,buff9_reg_n_118,buff9_reg_n_119,buff9_reg_n_120,buff9_reg_n_121,buff9_reg_n_122,buff9_reg_n_123,buff9_reg_n_124,buff9_reg_n_125,buff9_reg_n_126,buff9_reg_n_127,buff9_reg_n_128,buff9_reg_n_129,buff9_reg_n_130,buff9_reg_n_131,buff9_reg_n_132,buff9_reg_n_133,buff9_reg_n_134,buff9_reg_n_135,buff9_reg_n_136,buff9_reg_n_137,buff9_reg_n_138,buff9_reg_n_139,buff9_reg_n_140,buff9_reg_n_141,buff9_reg_n_142,buff9_reg_n_143,buff9_reg_n_144,buff9_reg_n_145,buff9_reg_n_146,buff9_reg_n_147,buff9_reg_n_148,buff9_reg_n_149,buff9_reg_n_150,buff9_reg_n_151,buff9_reg_n_152,buff9_reg_n_153}),
        .PCOUT({buff10_reg_n_106,buff10_reg_n_107,buff10_reg_n_108,buff10_reg_n_109,buff10_reg_n_110,buff10_reg_n_111,buff10_reg_n_112,buff10_reg_n_113,buff10_reg_n_114,buff10_reg_n_115,buff10_reg_n_116,buff10_reg_n_117,buff10_reg_n_118,buff10_reg_n_119,buff10_reg_n_120,buff10_reg_n_121,buff10_reg_n_122,buff10_reg_n_123,buff10_reg_n_124,buff10_reg_n_125,buff10_reg_n_126,buff10_reg_n_127,buff10_reg_n_128,buff10_reg_n_129,buff10_reg_n_130,buff10_reg_n_131,buff10_reg_n_132,buff10_reg_n_133,buff10_reg_n_134,buff10_reg_n_135,buff10_reg_n_136,buff10_reg_n_137,buff10_reg_n_138,buff10_reg_n_139,buff10_reg_n_140,buff10_reg_n_141,buff10_reg_n_142,buff10_reg_n_143,buff10_reg_n_144,buff10_reg_n_145,buff10_reg_n_146,buff10_reg_n_147,buff10_reg_n_148,buff10_reg_n_149,buff10_reg_n_150,buff10_reg_n_151,buff10_reg_n_152,buff10_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff10_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff11_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff7_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff11_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff7_reg[8]__2__0_n_0 ,\buff7_reg[7]__2__0_n_0 ,\buff7_reg[6]__2__0_n_0 ,\buff7_reg[5]__2__0_n_0 ,\buff7_reg[4]__2__0_n_0 ,\buff7_reg[3]__2__0_n_0 ,\buff7_reg[2]__2__0_n_0 ,\buff7_reg[1]__2__0_n_0 ,\buff7_reg[0]__2__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff11_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff11_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff11_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff11_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff11_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff11_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff11_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff11_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff10_reg_n_106,buff10_reg_n_107,buff10_reg_n_108,buff10_reg_n_109,buff10_reg_n_110,buff10_reg_n_111,buff10_reg_n_112,buff10_reg_n_113,buff10_reg_n_114,buff10_reg_n_115,buff10_reg_n_116,buff10_reg_n_117,buff10_reg_n_118,buff10_reg_n_119,buff10_reg_n_120,buff10_reg_n_121,buff10_reg_n_122,buff10_reg_n_123,buff10_reg_n_124,buff10_reg_n_125,buff10_reg_n_126,buff10_reg_n_127,buff10_reg_n_128,buff10_reg_n_129,buff10_reg_n_130,buff10_reg_n_131,buff10_reg_n_132,buff10_reg_n_133,buff10_reg_n_134,buff10_reg_n_135,buff10_reg_n_136,buff10_reg_n_137,buff10_reg_n_138,buff10_reg_n_139,buff10_reg_n_140,buff10_reg_n_141,buff10_reg_n_142,buff10_reg_n_143,buff10_reg_n_144,buff10_reg_n_145,buff10_reg_n_146,buff10_reg_n_147,buff10_reg_n_148,buff10_reg_n_149,buff10_reg_n_150,buff10_reg_n_151,buff10_reg_n_152,buff10_reg_n_153}),
        .PCOUT({buff11_reg_n_106,buff11_reg_n_107,buff11_reg_n_108,buff11_reg_n_109,buff11_reg_n_110,buff11_reg_n_111,buff11_reg_n_112,buff11_reg_n_113,buff11_reg_n_114,buff11_reg_n_115,buff11_reg_n_116,buff11_reg_n_117,buff11_reg_n_118,buff11_reg_n_119,buff11_reg_n_120,buff11_reg_n_121,buff11_reg_n_122,buff11_reg_n_123,buff11_reg_n_124,buff11_reg_n_125,buff11_reg_n_126,buff11_reg_n_127,buff11_reg_n_128,buff11_reg_n_129,buff11_reg_n_130,buff11_reg_n_131,buff11_reg_n_132,buff11_reg_n_133,buff11_reg_n_134,buff11_reg_n_135,buff11_reg_n_136,buff11_reg_n_137,buff11_reg_n_138,buff11_reg_n_139,buff11_reg_n_140,buff11_reg_n_141,buff11_reg_n_142,buff11_reg_n_143,buff11_reg_n_144,buff11_reg_n_145,buff11_reg_n_146,buff11_reg_n_147,buff11_reg_n_148,buff11_reg_n_149,buff11_reg_n_150,buff11_reg_n_151,buff11_reg_n_152,buff11_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff11_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff12_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff8_reg[23]__2_n_0 ,\buff8_reg[22]__2_n_0 ,\buff8_reg[21]__2_n_0 ,\buff8_reg[20]__2_n_0 ,\buff8_reg[19]__2_n_0 ,\buff8_reg[18]__2_n_0 ,\buff8_reg[17]__3_n_0 ,\buff8_reg[16]__3_n_0 ,\buff8_reg[15]__3_n_0 ,\buff8_reg[14]__3_n_0 ,\buff8_reg[13]__3_n_0 ,\buff8_reg[12]__3_n_0 ,\buff8_reg[11]__3_n_0 ,\buff8_reg[10]__3_n_0 ,\buff8_reg[9]__3_n_0 ,\buff8_reg[8]__3_n_0 ,\buff8_reg[7]__3_n_0 ,\buff8_reg[6]__3_n_0 ,\buff8_reg[5]__3_n_0 ,\buff8_reg[4]__3_n_0 ,\buff8_reg[3]__3_n_0 ,\buff8_reg[2]__3_n_0 ,\buff8_reg[1]__3_n_0 ,\buff8_reg[0]__3_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff12_reg_n_24,buff12_reg_n_25,buff12_reg_n_26,buff12_reg_n_27,buff12_reg_n_28,buff12_reg_n_29,buff12_reg_n_30,buff12_reg_n_31,buff12_reg_n_32,buff12_reg_n_33,buff12_reg_n_34,buff12_reg_n_35,buff12_reg_n_36,buff12_reg_n_37,buff12_reg_n_38,buff12_reg_n_39,buff12_reg_n_40,buff12_reg_n_41,buff12_reg_n_42,buff12_reg_n_43,buff12_reg_n_44,buff12_reg_n_45,buff12_reg_n_46,buff12_reg_n_47,buff12_reg_n_48,buff12_reg_n_49,buff12_reg_n_50,buff12_reg_n_51,buff12_reg_n_52,buff12_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff8_reg[16]__2__0_n_0 ,\buff8_reg[15]__2__0_n_0 ,\buff8_reg[14]__2__0_n_0 ,\buff8_reg[13]__2__0_n_0 ,\buff8_reg[12]__2__0_n_0 ,\buff8_reg[11]__2__0_n_0 ,\buff8_reg[10]__2__0_n_0 ,\buff8_reg[9]__2__0_n_0 ,\buff8_reg[8]__2__0_n_0 ,\buff8_reg[7]__2__0_n_0 ,\buff8_reg[6]__2__0_n_0 ,\buff8_reg[5]__2__0_n_0 ,\buff8_reg[4]__2__0_n_0 ,\buff8_reg[3]__2__0_n_0 ,\buff8_reg[2]__2__0_n_0 ,\buff8_reg[1]__2__0_n_0 ,\buff8_reg[0]__2__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff12_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff12_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff12_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff12_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff12_reg_OVERFLOW_UNCONNECTED),
        .P({buff12_reg_n_58,buff12_reg_n_59,buff12_reg_n_60,buff12_reg_n_61,buff12_reg_n_62,buff12_reg_n_63,buff12_reg_n_64,buff12_reg_n_65,buff12_reg_n_66,buff12_reg_n_67,buff12_reg_n_68,buff12_reg_n_69,buff12_reg_n_70,buff12_reg_n_71,buff12_reg_n_72,buff12_reg_n_73,buff12_reg_n_74,buff12_reg_n_75,buff12_reg_n_76,buff12_reg_n_77,buff12_reg_n_78,buff12_reg_n_79,buff12_reg_n_80,buff12_reg_n_81,buff12_reg_n_82,buff12_reg_n_83,buff12_reg_n_84,buff12_reg_n_85,buff12_reg_n_86,buff12_reg_n_87,buff12_reg_n_88,buff12_reg_n_89,buff12_reg_n_90,buff12_reg_n_91,buff12_reg_n_92,buff12_reg_n_93,buff12_reg_n_94,buff12_reg_n_95,buff12_reg_n_96,buff12_reg_n_97,buff12_reg_n_98,buff12_reg_n_99,buff12_reg_n_100,buff12_reg_n_101,buff12_reg_n_102,buff12_reg_n_103,buff12_reg_n_104,buff12_reg_n_105}),
        .PATTERNBDETECT(NLW_buff12_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff12_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff11_reg_n_106,buff11_reg_n_107,buff11_reg_n_108,buff11_reg_n_109,buff11_reg_n_110,buff11_reg_n_111,buff11_reg_n_112,buff11_reg_n_113,buff11_reg_n_114,buff11_reg_n_115,buff11_reg_n_116,buff11_reg_n_117,buff11_reg_n_118,buff11_reg_n_119,buff11_reg_n_120,buff11_reg_n_121,buff11_reg_n_122,buff11_reg_n_123,buff11_reg_n_124,buff11_reg_n_125,buff11_reg_n_126,buff11_reg_n_127,buff11_reg_n_128,buff11_reg_n_129,buff11_reg_n_130,buff11_reg_n_131,buff11_reg_n_132,buff11_reg_n_133,buff11_reg_n_134,buff11_reg_n_135,buff11_reg_n_136,buff11_reg_n_137,buff11_reg_n_138,buff11_reg_n_139,buff11_reg_n_140,buff11_reg_n_141,buff11_reg_n_142,buff11_reg_n_143,buff11_reg_n_144,buff11_reg_n_145,buff11_reg_n_146,buff11_reg_n_147,buff11_reg_n_148,buff11_reg_n_149,buff11_reg_n_150,buff11_reg_n_151,buff11_reg_n_152,buff11_reg_n_153}),
        .PCOUT({buff12_reg_n_106,buff12_reg_n_107,buff12_reg_n_108,buff12_reg_n_109,buff12_reg_n_110,buff12_reg_n_111,buff12_reg_n_112,buff12_reg_n_113,buff12_reg_n_114,buff12_reg_n_115,buff12_reg_n_116,buff12_reg_n_117,buff12_reg_n_118,buff12_reg_n_119,buff12_reg_n_120,buff12_reg_n_121,buff12_reg_n_122,buff12_reg_n_123,buff12_reg_n_124,buff12_reg_n_125,buff12_reg_n_126,buff12_reg_n_127,buff12_reg_n_128,buff12_reg_n_129,buff12_reg_n_130,buff12_reg_n_131,buff12_reg_n_132,buff12_reg_n_133,buff12_reg_n_134,buff12_reg_n_135,buff12_reg_n_136,buff12_reg_n_137,buff12_reg_n_138,buff12_reg_n_139,buff12_reg_n_140,buff12_reg_n_141,buff12_reg_n_142,buff12_reg_n_143,buff12_reg_n_144,buff12_reg_n_145,buff12_reg_n_146,buff12_reg_n_147,buff12_reg_n_148,buff12_reg_n_149,buff12_reg_n_150,buff12_reg_n_151,buff12_reg_n_152,buff12_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff12_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff13_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({buff12_reg_n_24,buff12_reg_n_25,buff12_reg_n_26,buff12_reg_n_27,buff12_reg_n_28,buff12_reg_n_29,buff12_reg_n_30,buff12_reg_n_31,buff12_reg_n_32,buff12_reg_n_33,buff12_reg_n_34,buff12_reg_n_35,buff12_reg_n_36,buff12_reg_n_37,buff12_reg_n_38,buff12_reg_n_39,buff12_reg_n_40,buff12_reg_n_41,buff12_reg_n_42,buff12_reg_n_43,buff12_reg_n_44,buff12_reg_n_45,buff12_reg_n_46,buff12_reg_n_47,buff12_reg_n_48,buff12_reg_n_49,buff12_reg_n_50,buff12_reg_n_51,buff12_reg_n_52,buff12_reg_n_53}),
        .ACOUT(NLW_buff13_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff9_reg }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff13_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff13_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff13_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff13_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff13_reg_OVERFLOW_UNCONNECTED),
        .P({buff13_reg_n_58,buff13_reg_n_59,buff13_reg_n_60,buff13_reg_n_61,buff13_reg_n_62,buff13_reg_n_63,buff13_reg_n_64,buff13_reg_n_65,buff13_reg_n_66,buff13_reg_n_67,buff13_reg_n_68,buff13_reg_n_69,buff13_reg_n_70,buff13_reg_n_71,buff13_reg_n_72,buff13_reg_n_73,\^buff13_reg }),
        .PATTERNBDETECT(NLW_buff13_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff13_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff12_reg_n_106,buff12_reg_n_107,buff12_reg_n_108,buff12_reg_n_109,buff12_reg_n_110,buff12_reg_n_111,buff12_reg_n_112,buff12_reg_n_113,buff12_reg_n_114,buff12_reg_n_115,buff12_reg_n_116,buff12_reg_n_117,buff12_reg_n_118,buff12_reg_n_119,buff12_reg_n_120,buff12_reg_n_121,buff12_reg_n_122,buff12_reg_n_123,buff12_reg_n_124,buff12_reg_n_125,buff12_reg_n_126,buff12_reg_n_127,buff12_reg_n_128,buff12_reg_n_129,buff12_reg_n_130,buff12_reg_n_131,buff12_reg_n_132,buff12_reg_n_133,buff12_reg_n_134,buff12_reg_n_135,buff12_reg_n_136,buff12_reg_n_137,buff12_reg_n_138,buff12_reg_n_139,buff12_reg_n_140,buff12_reg_n_141,buff12_reg_n_142,buff12_reg_n_143,buff12_reg_n_144,buff12_reg_n_145,buff12_reg_n_146,buff12_reg_n_147,buff12_reg_n_148,buff12_reg_n_149,buff12_reg_n_150,buff12_reg_n_151,buff12_reg_n_152,buff12_reg_n_153}),
        .PCOUT(NLW_buff13_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff13_reg_UNDERFLOW_UNCONNECTED));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[100]_srl3 " *) 
  SRL16E \buff16_reg[100]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [100]),
        .Q(D[40]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[101]_srl3 " *) 
  SRL16E \buff16_reg[101]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [101]),
        .Q(D[41]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[102]_srl3 " *) 
  SRL16E \buff16_reg[102]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [102]),
        .Q(D[42]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[103]_srl3 " *) 
  SRL16E \buff16_reg[103]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [103]),
        .Q(D[43]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[104]_srl3 " *) 
  SRL16E \buff16_reg[104]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [104]),
        .Q(D[44]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[105]_srl3 " *) 
  SRL16E \buff16_reg[105]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [105]),
        .Q(D[45]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[106]_srl3 " *) 
  SRL16E \buff16_reg[106]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [106]),
        .Q(D[46]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[107]_srl3 " *) 
  SRL16E \buff16_reg[107]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [107]),
        .Q(D[47]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[108]_srl3 " *) 
  SRL16E \buff16_reg[108]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [108]),
        .Q(D[48]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[109]_srl3 " *) 
  SRL16E \buff16_reg[109]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [109]),
        .Q(D[49]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[110]_srl3 " *) 
  SRL16E \buff16_reg[110]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [110]),
        .Q(D[50]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[111]_srl3 " *) 
  SRL16E \buff16_reg[111]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [111]),
        .Q(D[51]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[112]_srl3 " *) 
  SRL16E \buff16_reg[112]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [112]),
        .Q(D[52]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[113]_srl3 " *) 
  SRL16E \buff16_reg[113]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [113]),
        .Q(D[53]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[114]_srl3 " *) 
  SRL16E \buff16_reg[114]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [114]),
        .Q(D[54]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[115]_srl3 " *) 
  SRL16E \buff16_reg[115]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [115]),
        .Q(D[55]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[116]_srl3 " *) 
  SRL16E \buff16_reg[116]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [116]),
        .Q(D[56]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[60]_srl6 " *) 
  SRL16E \buff16_reg[60]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_96),
        .Q(D[0]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[61]_srl6 " *) 
  SRL16E \buff16_reg[61]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_95),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[62]_srl6 " *) 
  SRL16E \buff16_reg[62]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_94),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[63]_srl6 " *) 
  SRL16E \buff16_reg[63]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_93),
        .Q(D[3]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[64]_srl6 " *) 
  SRL16E \buff16_reg[64]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_92),
        .Q(D[4]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[65]_srl6 " *) 
  SRL16E \buff16_reg[65]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_91),
        .Q(D[5]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[66]_srl6 " *) 
  SRL16E \buff16_reg[66]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_90),
        .Q(D[6]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[67]_srl6 " *) 
  SRL16E \buff16_reg[67]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_89),
        .Q(D[7]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[68]_srl4 " *) 
  SRL16E \buff16_reg[68]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_105),
        .Q(D[8]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[69]_srl4 " *) 
  SRL16E \buff16_reg[69]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_104),
        .Q(D[9]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[70]_srl4 " *) 
  SRL16E \buff16_reg[70]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_103),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[71]_srl4 " *) 
  SRL16E \buff16_reg[71]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_102),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[72]_srl4 " *) 
  SRL16E \buff16_reg[72]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_101),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[73]_srl4 " *) 
  SRL16E \buff16_reg[73]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_100),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[74]_srl4 " *) 
  SRL16E \buff16_reg[74]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_99),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[75]_srl4 " *) 
  SRL16E \buff16_reg[75]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_98),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[76]_srl4 " *) 
  SRL16E \buff16_reg[76]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_97),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[77]_srl4 " *) 
  SRL16E \buff16_reg[77]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_96),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[78]_srl4 " *) 
  SRL16E \buff16_reg[78]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_95),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[79]_srl4 " *) 
  SRL16E \buff16_reg[79]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_94),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[80]_srl4 " *) 
  SRL16E \buff16_reg[80]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_93),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[81]_srl4 " *) 
  SRL16E \buff16_reg[81]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_92),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[82]_srl4 " *) 
  SRL16E \buff16_reg[82]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_91),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[83]_srl4 " *) 
  SRL16E \buff16_reg[83]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_90),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[84]_srl4 " *) 
  SRL16E \buff16_reg[84]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_89),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[85]_srl3 " *) 
  SRL16E \buff16_reg[85]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [85]),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[86]_srl3 " *) 
  SRL16E \buff16_reg[86]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [86]),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[87]_srl3 " *) 
  SRL16E \buff16_reg[87]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [87]),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[88]_srl3 " *) 
  SRL16E \buff16_reg[88]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [88]),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[89]_srl3 " *) 
  SRL16E \buff16_reg[89]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [89]),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[90]_srl3 " *) 
  SRL16E \buff16_reg[90]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [90]),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[91]_srl3 " *) 
  SRL16E \buff16_reg[91]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [91]),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[92]_srl3 " *) 
  SRL16E \buff16_reg[92]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [92]),
        .Q(D[32]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[93]_srl3 " *) 
  SRL16E \buff16_reg[93]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [93]),
        .Q(D[33]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[94]_srl3 " *) 
  SRL16E \buff16_reg[94]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [94]),
        .Q(D[34]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[95]_srl3 " *) 
  SRL16E \buff16_reg[95]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [95]),
        .Q(D[35]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[96]_srl3 " *) 
  SRL16E \buff16_reg[96]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [96]),
        .Q(D[36]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[97]_srl3 " *) 
  SRL16E \buff16_reg[97]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [97]),
        .Q(D[37]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[98]_srl3 " *) 
  SRL16E \buff16_reg[98]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [98]),
        .Q(D[38]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[99]_srl3 " *) 
  SRL16E \buff16_reg[99]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [99]),
        .Q(D[39]));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[0]),
        .Q(buff1_reg__0[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[0]__2_srl2_n_0 ),
        .Q(\buff1_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[0]__2_srl2 " *) 
  SRL16E \buff1_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(\buff1_reg[0]__2_srl2_n_0 ));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[10]),
        .Q(buff1_reg__0[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[10]__2_srl2_n_0 ),
        .Q(\buff1_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[10]__2_srl2 " *) 
  SRL16E \buff1_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(\buff1_reg[10]__2_srl2_n_0 ));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[11]),
        .Q(buff1_reg__0[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[11]__2_srl2_n_0 ),
        .Q(\buff1_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[11]__2_srl2 " *) 
  SRL16E \buff1_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(\buff1_reg[11]__2_srl2_n_0 ));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[12]),
        .Q(buff1_reg__0[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[12]__2_srl2_n_0 ),
        .Q(\buff1_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[12]__2_srl2 " *) 
  SRL16E \buff1_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(\buff1_reg[12]__2_srl2_n_0 ));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[13]),
        .Q(buff1_reg__0[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[13]__2_srl2_n_0 ),
        .Q(\buff1_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[13]__2_srl2 " *) 
  SRL16E \buff1_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(\buff1_reg[13]__2_srl2_n_0 ));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[14]),
        .Q(buff1_reg__0[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[14]__2_srl2_n_0 ),
        .Q(\buff1_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[14]__2_srl2 " *) 
  SRL16E \buff1_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(\buff1_reg[14]__2_srl2_n_0 ));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[15]),
        .Q(buff1_reg__0[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[15]__2_srl2_n_0 ),
        .Q(\buff1_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[15]__2_srl2 " *) 
  SRL16E \buff1_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(\buff1_reg[15]__2_srl2_n_0 ));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[16]),
        .Q(buff1_reg__0[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[16]__2_srl2_n_0 ),
        .Q(\buff1_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[16]__2_srl2 " *) 
  SRL16E \buff1_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[33] ),
        .Q(\buff1_reg[16]__2_srl2_n_0 ));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[1]),
        .Q(buff1_reg__0[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[1]__2_srl2_n_0 ),
        .Q(\buff1_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[1]__2_srl2 " *) 
  SRL16E \buff1_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(\buff1_reg[1]__2_srl2_n_0 ));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[2]),
        .Q(buff1_reg__0[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[2]__2_srl2_n_0 ),
        .Q(\buff1_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[2]__2_srl2 " *) 
  SRL16E \buff1_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(\buff1_reg[2]__2_srl2_n_0 ));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[3]),
        .Q(buff1_reg__0[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[3]__2_srl2_n_0 ),
        .Q(\buff1_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[3]__2_srl2 " *) 
  SRL16E \buff1_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(\buff1_reg[3]__2_srl2_n_0 ));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[4]),
        .Q(buff1_reg__0[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[4]__2_srl2_n_0 ),
        .Q(\buff1_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[4]__2_srl2 " *) 
  SRL16E \buff1_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(\buff1_reg[4]__2_srl2_n_0 ));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[5]),
        .Q(buff1_reg__0[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[5]__2_srl2_n_0 ),
        .Q(\buff1_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[5]__2_srl2 " *) 
  SRL16E \buff1_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(\buff1_reg[5]__2_srl2_n_0 ));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[6]),
        .Q(buff1_reg__0[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[6]__2_srl2_n_0 ),
        .Q(\buff1_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[6]__2_srl2 " *) 
  SRL16E \buff1_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(\buff1_reg[6]__2_srl2_n_0 ));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[7]),
        .Q(buff1_reg__0[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[7]__2_srl2_n_0 ),
        .Q(\buff1_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[7]__2_srl2 " *) 
  SRL16E \buff1_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(\buff1_reg[7]__2_srl2_n_0 ));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[8]),
        .Q(buff1_reg__0[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[8]__2_srl2_n_0 ),
        .Q(\buff1_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[8]__2_srl2 " *) 
  SRL16E \buff1_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(\buff1_reg[8]__2_srl2_n_0 ));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[9]),
        .Q(buff1_reg__0[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[9]__2_srl2_n_0 ),
        .Q(\buff1_reg[9]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[9]__2_srl2 " *) 
  SRL16E \buff1_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(\buff1_reg[9]__2_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83,n_0_84,n_0_85,n_0_86,n_0_87}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff2_reg_n_24,buff2_reg_n_25,buff2_reg_n_26,buff2_reg_n_27,buff2_reg_n_28,buff2_reg_n_29,buff2_reg_n_30,buff2_reg_n_31,buff2_reg_n_32,buff2_reg_n_33,buff2_reg_n_34,buff2_reg_n_35,buff2_reg_n_36,buff2_reg_n_37,buff2_reg_n_38,buff2_reg_n_39,buff2_reg_n_40,buff2_reg_n_41,buff2_reg_n_42,buff2_reg_n_43,buff2_reg_n_44,buff2_reg_n_45,buff2_reg_n_46,buff2_reg_n_47,buff2_reg_n_48,buff2_reg_n_49,buff2_reg_n_50,buff2_reg_n_51,buff2_reg_n_52,buff2_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[0]__2_srl2_n_0 ),
        .Q(\buff2_reg[0]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[0]__1_srl2 " *) 
  SRL16E \buff2_reg[0]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[0]__0_n_0 ),
        .Q(\buff2_reg[0]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[0]__2_srl4 " *) 
  SRL16E \buff2_reg[0]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\buff2_reg[0]__2_srl4_n_0 ));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[10]__2_srl2_n_0 ),
        .Q(\buff2_reg[10]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[10]__1_srl2 " *) 
  SRL16E \buff2_reg[10]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[10]__0_n_0 ),
        .Q(\buff2_reg[10]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[10]__2_srl4 " *) 
  SRL16E \buff2_reg[10]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(\buff2_reg[10]__2_srl4_n_0 ));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[11]__2_srl2_n_0 ),
        .Q(\buff2_reg[11]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[11]__1_srl2 " *) 
  SRL16E \buff2_reg[11]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[11]__0_n_0 ),
        .Q(\buff2_reg[11]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[11]__2_srl4 " *) 
  SRL16E \buff2_reg[11]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(\buff2_reg[11]__2_srl4_n_0 ));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[12]__2_srl2_n_0 ),
        .Q(\buff2_reg[12]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[12]__1_srl2 " *) 
  SRL16E \buff2_reg[12]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[12]__0_n_0 ),
        .Q(\buff2_reg[12]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[12]__2_srl4 " *) 
  SRL16E \buff2_reg[12]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(\buff2_reg[12]__2_srl4_n_0 ));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[13]__2_srl2_n_0 ),
        .Q(\buff2_reg[13]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[13]__1_srl2 " *) 
  SRL16E \buff2_reg[13]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[13]__0_n_0 ),
        .Q(\buff2_reg[13]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[13]__2_srl4 " *) 
  SRL16E \buff2_reg[13]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(\buff2_reg[13]__2_srl4_n_0 ));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[14]__2_srl2_n_0 ),
        .Q(\buff2_reg[14]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[14]__1_srl2 " *) 
  SRL16E \buff2_reg[14]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[14]__0_n_0 ),
        .Q(\buff2_reg[14]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[14]__2_srl4 " *) 
  SRL16E \buff2_reg[14]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(\buff2_reg[14]__2_srl4_n_0 ));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[15]__2_srl2_n_0 ),
        .Q(\buff2_reg[15]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[15]__1_srl2 " *) 
  SRL16E \buff2_reg[15]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[15]__0_n_0 ),
        .Q(\buff2_reg[15]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[15]__2_srl4 " *) 
  SRL16E \buff2_reg[15]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(\buff2_reg[15]__2_srl4_n_0 ));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[16]__2_srl2_n_0 ),
        .Q(\buff2_reg[16]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[16]__1_srl2 " *) 
  SRL16E \buff2_reg[16]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[16]__0_n_0 ),
        .Q(\buff2_reg[16]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[16]__2_srl4 " *) 
  SRL16E \buff2_reg[16]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(\buff2_reg[16]__2_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[17]__2_srl4 " *) 
  SRL16E \buff2_reg[17]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(\buff2_reg[17]__2_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[18]_srl4 " *) 
  SRL16E \buff2_reg[18]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(\buff2_reg[18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[19]_srl4 " *) 
  SRL16E \buff2_reg[19]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(\buff2_reg[19]_srl4_n_0 ));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[1]__2_srl2_n_0 ),
        .Q(\buff2_reg[1]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[1]__1_srl2 " *) 
  SRL16E \buff2_reg[1]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[1]__0_n_0 ),
        .Q(\buff2_reg[1]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[1]__2_srl4 " *) 
  SRL16E \buff2_reg[1]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\buff2_reg[1]__2_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[20]_srl4 " *) 
  SRL16E \buff2_reg[20]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(\buff2_reg[20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[21]_srl4 " *) 
  SRL16E \buff2_reg[21]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(\buff2_reg[21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[22]_srl4 " *) 
  SRL16E \buff2_reg[22]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(\buff2_reg[22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[23]_srl4 " *) 
  SRL16E \buff2_reg[23]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(\buff2_reg[23]_srl4_n_0 ));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[2]__2_srl2_n_0 ),
        .Q(\buff2_reg[2]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[2]__1_srl2 " *) 
  SRL16E \buff2_reg[2]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[2]__0_n_0 ),
        .Q(\buff2_reg[2]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[2]__2_srl4 " *) 
  SRL16E \buff2_reg[2]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(\buff2_reg[2]__2_srl4_n_0 ));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[3]__2_srl2_n_0 ),
        .Q(\buff2_reg[3]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[3]__1_srl2 " *) 
  SRL16E \buff2_reg[3]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[3]__0_n_0 ),
        .Q(\buff2_reg[3]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[3]__2_srl4 " *) 
  SRL16E \buff2_reg[3]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(\buff2_reg[3]__2_srl4_n_0 ));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[4]__2_srl2_n_0 ),
        .Q(\buff2_reg[4]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[4]__1_srl2 " *) 
  SRL16E \buff2_reg[4]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[4]__0_n_0 ),
        .Q(\buff2_reg[4]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[4]__2_srl4 " *) 
  SRL16E \buff2_reg[4]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(\buff2_reg[4]__2_srl4_n_0 ));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[5]__2_srl2_n_0 ),
        .Q(\buff2_reg[5]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[5]__1_srl2 " *) 
  SRL16E \buff2_reg[5]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[5]__0_n_0 ),
        .Q(\buff2_reg[5]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[5]__2_srl4 " *) 
  SRL16E \buff2_reg[5]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(\buff2_reg[5]__2_srl4_n_0 ));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[6]__2_srl2_n_0 ),
        .Q(\buff2_reg[6]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[6]__1_srl2 " *) 
  SRL16E \buff2_reg[6]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[6]__0_n_0 ),
        .Q(\buff2_reg[6]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[6]__2_srl4 " *) 
  SRL16E \buff2_reg[6]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(\buff2_reg[6]__2_srl4_n_0 ));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[7]__2_srl2_n_0 ),
        .Q(\buff2_reg[7]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[7]__1_srl2 " *) 
  SRL16E \buff2_reg[7]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[7]__0_n_0 ),
        .Q(\buff2_reg[7]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[7]__2_srl4 " *) 
  SRL16E \buff2_reg[7]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(\buff2_reg[7]__2_srl4_n_0 ));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[8]__2_srl2_n_0 ),
        .Q(\buff2_reg[8]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[8]__1_srl2 " *) 
  SRL16E \buff2_reg[8]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[8]__0_n_0 ),
        .Q(\buff2_reg[8]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[8]__2_srl4 " *) 
  SRL16E \buff2_reg[8]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(\buff2_reg[8]__2_srl4_n_0 ));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[9]__2_srl2_n_0 ),
        .Q(\buff2_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[9]__1_srl2 " *) 
  SRL16E \buff2_reg[9]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[9]__0_n_0 ),
        .Q(\buff2_reg[9]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[9]__2_srl4 " *) 
  SRL16E \buff2_reg[9]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(\buff2_reg[9]__2_srl4_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff2_reg_n_24,buff2_reg_n_25,buff2_reg_n_26,buff2_reg_n_27,buff2_reg_n_28,buff2_reg_n_29,buff2_reg_n_30,buff2_reg_n_31,buff2_reg_n_32,buff2_reg_n_33,buff2_reg_n_34,buff2_reg_n_35,buff2_reg_n_36,buff2_reg_n_37,buff2_reg_n_38,buff2_reg_n_39,buff2_reg_n_40,buff2_reg_n_41,buff2_reg_n_42,buff2_reg_n_43,buff2_reg_n_44,buff2_reg_n_45,buff2_reg_n_46,buff2_reg_n_47,buff2_reg_n_48,buff2_reg_n_49,buff2_reg_n_50,buff2_reg_n_51,buff2_reg_n_52,buff2_reg_n_53}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[0]__1_srl2_n_0 ),
        .Q(\buff3_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[0]__2_srl4_n_0 ),
        .Q(\buff3_reg[0]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[0]__2_srl2 " *) 
  SRL16E \buff3_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[0]),
        .Q(\buff3_reg[0]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[0]__3_srl5 " *) 
  SRL16E \buff3_reg[0]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_8),
        .Q(\buff3_reg[0]__3_srl5_n_0 ));
  FDRE \buff3_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[10]__1_srl2_n_0 ),
        .Q(\buff3_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[10]__2_srl4_n_0 ),
        .Q(\buff3_reg[10]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[10]__2_srl2 " *) 
  SRL16E \buff3_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[10]),
        .Q(\buff3_reg[10]__2_srl2_n_0 ));
  FDRE \buff3_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[11]__1_srl2_n_0 ),
        .Q(\buff3_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[11]__2_srl4_n_0 ),
        .Q(\buff3_reg[11]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[11]__2_srl2 " *) 
  SRL16E \buff3_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[11]),
        .Q(\buff3_reg[11]__2_srl2_n_0 ));
  FDRE \buff3_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[12]__1_srl2_n_0 ),
        .Q(\buff3_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[12]__2_srl4_n_0 ),
        .Q(\buff3_reg[12]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[12]__2_srl2 " *) 
  SRL16E \buff3_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[12]),
        .Q(\buff3_reg[12]__2_srl2_n_0 ));
  FDRE \buff3_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[13]__1_srl2_n_0 ),
        .Q(\buff3_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[13]__2_srl4_n_0 ),
        .Q(\buff3_reg[13]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[13]__2_srl2 " *) 
  SRL16E \buff3_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[13]),
        .Q(\buff3_reg[13]__2_srl2_n_0 ));
  FDRE \buff3_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[14]__1_srl2_n_0 ),
        .Q(\buff3_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[14]__2_srl4_n_0 ),
        .Q(\buff3_reg[14]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[14]__2_srl2 " *) 
  SRL16E \buff3_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[14]),
        .Q(\buff3_reg[14]__2_srl2_n_0 ));
  FDRE \buff3_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[15]__1_srl2_n_0 ),
        .Q(\buff3_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[15]__2_srl4_n_0 ),
        .Q(\buff3_reg[15]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[15]__2_srl2 " *) 
  SRL16E \buff3_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[15]),
        .Q(\buff3_reg[15]__2_srl2_n_0 ));
  FDRE \buff3_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__1_srl2_n_0 ),
        .Q(\buff3_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__2_srl4_n_0 ),
        .Q(\buff3_reg[16]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[16]__2_srl2 " *) 
  SRL16E \buff3_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[16]),
        .Q(\buff3_reg[16]__2_srl2_n_0 ));
  FDRE \buff3_reg[17]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[17]__2_srl4_n_0 ),
        .Q(\buff3_reg[17]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[18]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[18]_srl4_n_0 ),
        .Q(\buff3_reg[18]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[19]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[19]_srl4_n_0 ),
        .Q(\buff3_reg[19]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[1]__1_srl2_n_0 ),
        .Q(\buff3_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[1]__2_srl4_n_0 ),
        .Q(\buff3_reg[1]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[1]__2_srl2 " *) 
  SRL16E \buff3_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[1]),
        .Q(\buff3_reg[1]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[1]__3_srl5 " *) 
  SRL16E \buff3_reg[1]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_7),
        .Q(\buff3_reg[1]__3_srl5_n_0 ));
  FDRE \buff3_reg[20]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[20]_srl4_n_0 ),
        .Q(\buff3_reg[20]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[21]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[21]_srl4_n_0 ),
        .Q(\buff3_reg[21]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[22]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[22]_srl4_n_0 ),
        .Q(\buff3_reg[22]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[23]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[23]_srl4_n_0 ),
        .Q(\buff3_reg[23]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[2]__1_srl2_n_0 ),
        .Q(\buff3_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[2]__2_srl4_n_0 ),
        .Q(\buff3_reg[2]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[2]__2_srl2 " *) 
  SRL16E \buff3_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[2]),
        .Q(\buff3_reg[2]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[2]__3_srl5 " *) 
  SRL16E \buff3_reg[2]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_6),
        .Q(\buff3_reg[2]__3_srl5_n_0 ));
  FDRE \buff3_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[3]__1_srl2_n_0 ),
        .Q(\buff3_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[3]__2_srl4_n_0 ),
        .Q(\buff3_reg[3]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[3]__2_srl2 " *) 
  SRL16E \buff3_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[3]),
        .Q(\buff3_reg[3]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[3]__3_srl5 " *) 
  SRL16E \buff3_reg[3]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_5),
        .Q(\buff3_reg[3]__3_srl5_n_0 ));
  FDRE \buff3_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[4]__1_srl2_n_0 ),
        .Q(\buff3_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[4]__2_srl4_n_0 ),
        .Q(\buff3_reg[4]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[4]__2_srl2 " *) 
  SRL16E \buff3_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[4]),
        .Q(\buff3_reg[4]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[4]__3_srl5 " *) 
  SRL16E \buff3_reg[4]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_4),
        .Q(\buff3_reg[4]__3_srl5_n_0 ));
  FDRE \buff3_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[5]__1_srl2_n_0 ),
        .Q(\buff3_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[5]__2_srl4_n_0 ),
        .Q(\buff3_reg[5]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[5]__2_srl2 " *) 
  SRL16E \buff3_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[5]),
        .Q(\buff3_reg[5]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[5]__3_srl5 " *) 
  SRL16E \buff3_reg[5]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_3),
        .Q(\buff3_reg[5]__3_srl5_n_0 ));
  FDRE \buff3_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[6]__1_srl2_n_0 ),
        .Q(\buff3_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[6]__2_srl4_n_0 ),
        .Q(\buff3_reg[6]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[6]__2_srl2 " *) 
  SRL16E \buff3_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[6]),
        .Q(\buff3_reg[6]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[6]__3_srl5 " *) 
  SRL16E \buff3_reg[6]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_2),
        .Q(\buff3_reg[6]__3_srl5_n_0 ));
  FDRE \buff3_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[7]__1_srl2_n_0 ),
        .Q(\buff3_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[7]__2_srl4_n_0 ),
        .Q(\buff3_reg[7]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[7]__2_srl2 " *) 
  SRL16E \buff3_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[7]),
        .Q(\buff3_reg[7]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[7]__3_srl5 " *) 
  SRL16E \buff3_reg[7]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_1),
        .Q(\buff3_reg[7]__3_srl5_n_0 ));
  FDRE \buff3_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[8]__1_srl2_n_0 ),
        .Q(\buff3_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[8]__2_srl4_n_0 ),
        .Q(\buff3_reg[8]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[8]__2_srl2 " *) 
  SRL16E \buff3_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[8]),
        .Q(\buff3_reg[8]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[8]__3_srl5 " *) 
  SRL16E \buff3_reg[8]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_0),
        .Q(\buff3_reg[8]__3_srl5_n_0 ));
  FDRE \buff3_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[9]__1_srl2_n_0 ),
        .Q(\buff3_reg[9]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[9]__2_srl4_n_0 ),
        .Q(\buff3_reg[9]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[9]__2_srl2 " *) 
  SRL16E \buff3_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[9]),
        .Q(\buff3_reg[9]__2_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff0_reg[16]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,buff4_reg_n_72,buff4_reg_n_73,buff4_reg_n_74,buff4_reg_n_75,buff4_reg_n_76,buff4_reg_n_77,buff4_reg_n_78,buff4_reg_n_79,buff4_reg_n_80,buff4_reg_n_81,buff4_reg_n_82,buff4_reg_n_83,buff4_reg_n_84,buff4_reg_n_85,buff4_reg_n_86,buff4_reg_n_87,buff4_reg_n_88,buff4_reg_n_89,buff4_reg_n_90,buff4_reg_n_91,buff4_reg_n_92,buff4_reg_n_93,buff4_reg_n_94,buff4_reg_n_95,buff4_reg_n_96,buff4_reg_n_97,buff4_reg_n_98,buff4_reg_n_99,buff4_reg_n_100,buff4_reg_n_101,buff4_reg_n_102,buff4_reg_n_103,buff4_reg_n_104,buff4_reg_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT({buff4_reg_n_106,buff4_reg_n_107,buff4_reg_n_108,buff4_reg_n_109,buff4_reg_n_110,buff4_reg_n_111,buff4_reg_n_112,buff4_reg_n_113,buff4_reg_n_114,buff4_reg_n_115,buff4_reg_n_116,buff4_reg_n_117,buff4_reg_n_118,buff4_reg_n_119,buff4_reg_n_120,buff4_reg_n_121,buff4_reg_n_122,buff4_reg_n_123,buff4_reg_n_124,buff4_reg_n_125,buff4_reg_n_126,buff4_reg_n_127,buff4_reg_n_128,buff4_reg_n_129,buff4_reg_n_130,buff4_reg_n_131,buff4_reg_n_132,buff4_reg_n_133,buff4_reg_n_134,buff4_reg_n_135,buff4_reg_n_136,buff4_reg_n_137,buff4_reg_n_138,buff4_reg_n_139,buff4_reg_n_140,buff4_reg_n_141,buff4_reg_n_142,buff4_reg_n_143,buff4_reg_n_144,buff4_reg_n_145,buff4_reg_n_146,buff4_reg_n_147,buff4_reg_n_148,buff4_reg_n_149,buff4_reg_n_150,buff4_reg_n_151,buff4_reg_n_152,buff4_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[0]__2_srl2_n_0 ),
        .Q(\buff4_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[0]__3_srl5_n_0 ),
        .Q(\^buff4_reg [0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[0]__2_srl2 " *) 
  SRL16E \buff4_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[0] ),
        .Q(\buff4_reg[0]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[0]__3_srl3 " *) 
  SRL16E \buff4_reg[0]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0__0_n_0 ),
        .Q(\buff4_reg[0]__3_srl3_n_0 ));
  FDRE \buff4_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[10]__2_srl2_n_0 ),
        .Q(\buff4_reg[10]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[10]__1_srl2 " *) 
  SRL16E \buff4_reg[10]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[10] ),
        .Q(\buff4_reg[10]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[10]__2_srl3 " *) 
  SRL16E \buff4_reg[10]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0__0_n_0 ),
        .Q(\buff4_reg[10]__2_srl3_n_0 ));
  FDRE \buff4_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[11]__2_srl2_n_0 ),
        .Q(\buff4_reg[11]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[11]__1_srl2 " *) 
  SRL16E \buff4_reg[11]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[11] ),
        .Q(\buff4_reg[11]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[11]__2_srl3 " *) 
  SRL16E \buff4_reg[11]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0__0_n_0 ),
        .Q(\buff4_reg[11]__2_srl3_n_0 ));
  FDRE \buff4_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[12]__2_srl2_n_0 ),
        .Q(\buff4_reg[12]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[12]__1_srl2 " *) 
  SRL16E \buff4_reg[12]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[12] ),
        .Q(\buff4_reg[12]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[12]__2_srl3 " *) 
  SRL16E \buff4_reg[12]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0__0_n_0 ),
        .Q(\buff4_reg[12]__2_srl3_n_0 ));
  FDRE \buff4_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[13]__2_srl2_n_0 ),
        .Q(\buff4_reg[13]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[13]__1_srl2 " *) 
  SRL16E \buff4_reg[13]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[13] ),
        .Q(\buff4_reg[13]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[13]__2_srl3 " *) 
  SRL16E \buff4_reg[13]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0__0_n_0 ),
        .Q(\buff4_reg[13]__2_srl3_n_0 ));
  FDRE \buff4_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[14]__2_srl2_n_0 ),
        .Q(\buff4_reg[14]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[14]__1_srl2 " *) 
  SRL16E \buff4_reg[14]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[14] ),
        .Q(\buff4_reg[14]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[14]__2_srl3 " *) 
  SRL16E \buff4_reg[14]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0__0_n_0 ),
        .Q(\buff4_reg[14]__2_srl3_n_0 ));
  FDRE \buff4_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[15]__2_srl2_n_0 ),
        .Q(\buff4_reg[15]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[15]__1_srl2 " *) 
  SRL16E \buff4_reg[15]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[15] ),
        .Q(\buff4_reg[15]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[15]__2_srl3 " *) 
  SRL16E \buff4_reg[15]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0__0_n_0 ),
        .Q(\buff4_reg[15]__2_srl3_n_0 ));
  FDRE \buff4_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[16]__2_srl2_n_0 ),
        .Q(\buff4_reg[16]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[16]__1_srl2 " *) 
  SRL16E \buff4_reg[16]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[16] ),
        .Q(\buff4_reg[16]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[16]__2_srl3 " *) 
  SRL16E \buff4_reg[16]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0__0_n_0 ),
        .Q(\buff4_reg[16]__2_srl3_n_0 ));
  FDRE \buff4_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[1]__2_srl2_n_0 ),
        .Q(\buff4_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[1]__3_srl5_n_0 ),
        .Q(\^buff4_reg [1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[1]__2_srl2 " *) 
  SRL16E \buff4_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[1] ),
        .Q(\buff4_reg[1]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[1]__3_srl3 " *) 
  SRL16E \buff4_reg[1]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0__0_n_0 ),
        .Q(\buff4_reg[1]__3_srl3_n_0 ));
  FDRE \buff4_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[2]__2_srl2_n_0 ),
        .Q(\buff4_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[2]__3_srl5_n_0 ),
        .Q(\^buff4_reg [2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[2]__2_srl2 " *) 
  SRL16E \buff4_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[2] ),
        .Q(\buff4_reg[2]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[2]__3_srl3 " *) 
  SRL16E \buff4_reg[2]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0__0_n_0 ),
        .Q(\buff4_reg[2]__3_srl3_n_0 ));
  FDRE \buff4_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[3]__2_srl2_n_0 ),
        .Q(\buff4_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[3]__3_srl5_n_0 ),
        .Q(\^buff4_reg [3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[3]__2_srl2 " *) 
  SRL16E \buff4_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[3] ),
        .Q(\buff4_reg[3]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[3]__3_srl3 " *) 
  SRL16E \buff4_reg[3]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0__0_n_0 ),
        .Q(\buff4_reg[3]__3_srl3_n_0 ));
  FDRE \buff4_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[4]__2_srl2_n_0 ),
        .Q(\buff4_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[4]__3_srl5_n_0 ),
        .Q(\^buff4_reg [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[4]__2_srl2 " *) 
  SRL16E \buff4_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[4] ),
        .Q(\buff4_reg[4]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[4]__3_srl3 " *) 
  SRL16E \buff4_reg[4]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0__0_n_0 ),
        .Q(\buff4_reg[4]__3_srl3_n_0 ));
  FDRE \buff4_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[5]__2_srl2_n_0 ),
        .Q(\buff4_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[5]__3_srl5_n_0 ),
        .Q(\^buff4_reg [5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[5]__2_srl2 " *) 
  SRL16E \buff4_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[5] ),
        .Q(\buff4_reg[5]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[5]__3_srl3 " *) 
  SRL16E \buff4_reg[5]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0__0_n_0 ),
        .Q(\buff4_reg[5]__3_srl3_n_0 ));
  FDRE \buff4_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[6]__2_srl2_n_0 ),
        .Q(\buff4_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[6]__3_srl5_n_0 ),
        .Q(\^buff4_reg [6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[6]__2_srl2 " *) 
  SRL16E \buff4_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[6] ),
        .Q(\buff4_reg[6]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[6]__3_srl3 " *) 
  SRL16E \buff4_reg[6]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0__0_n_0 ),
        .Q(\buff4_reg[6]__3_srl3_n_0 ));
  FDRE \buff4_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[7]__2_srl2_n_0 ),
        .Q(\buff4_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[7]__3_srl5_n_0 ),
        .Q(\^buff4_reg [7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[7]__2_srl2 " *) 
  SRL16E \buff4_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[7] ),
        .Q(\buff4_reg[7]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[7]__3_srl3 " *) 
  SRL16E \buff4_reg[7]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0__0_n_0 ),
        .Q(\buff4_reg[7]__3_srl3_n_0 ));
  FDRE \buff4_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[8]__2_srl2_n_0 ),
        .Q(\buff4_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[8]__3_srl5_n_0 ),
        .Q(\^buff4_reg [8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[8]__2_srl2 " *) 
  SRL16E \buff4_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[8] ),
        .Q(\buff4_reg[8]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[8]__3_srl3 " *) 
  SRL16E \buff4_reg[8]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0__0_n_0 ),
        .Q(\buff4_reg[8]__3_srl3_n_0 ));
  FDRE \buff4_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[9]__2_srl2_n_0 ),
        .Q(\buff4_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[9]__2_srl2 " *) 
  SRL16E \buff4_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[9] ),
        .Q(\buff4_reg[9]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[9]__3_srl3 " *) 
  SRL16E \buff4_reg[9]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0__0_n_0 ),
        .Q(\buff4_reg[9]__3_srl3_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg__0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0__0_n_0 ,\buff1_reg[15]__0__0_n_0 ,\buff1_reg[14]__0__0_n_0 ,\buff1_reg[13]__0__0_n_0 ,\buff1_reg[12]__0__0_n_0 ,\buff1_reg[11]__0__0_n_0 ,\buff1_reg[10]__0__0_n_0 ,\buff1_reg[9]__0__0_n_0 ,\buff1_reg[8]__0__0_n_0 ,\buff1_reg[7]__0__0_n_0 ,\buff1_reg[6]__0__0_n_0 ,\buff1_reg[5]__0__0_n_0 ,\buff1_reg[4]__0__0_n_0 ,\buff1_reg[3]__0__0_n_0 ,\buff1_reg[2]__0__0_n_0 ,\buff1_reg[1]__0__0_n_0 ,\buff1_reg[0]__0__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg_n_106,buff4_reg_n_107,buff4_reg_n_108,buff4_reg_n_109,buff4_reg_n_110,buff4_reg_n_111,buff4_reg_n_112,buff4_reg_n_113,buff4_reg_n_114,buff4_reg_n_115,buff4_reg_n_116,buff4_reg_n_117,buff4_reg_n_118,buff4_reg_n_119,buff4_reg_n_120,buff4_reg_n_121,buff4_reg_n_122,buff4_reg_n_123,buff4_reg_n_124,buff4_reg_n_125,buff4_reg_n_126,buff4_reg_n_127,buff4_reg_n_128,buff4_reg_n_129,buff4_reg_n_130,buff4_reg_n_131,buff4_reg_n_132,buff4_reg_n_133,buff4_reg_n_134,buff4_reg_n_135,buff4_reg_n_136,buff4_reg_n_137,buff4_reg_n_138,buff4_reg_n_139,buff4_reg_n_140,buff4_reg_n_141,buff4_reg_n_142,buff4_reg_n_143,buff4_reg_n_144,buff4_reg_n_145,buff4_reg_n_146,buff4_reg_n_147,buff4_reg_n_148,buff4_reg_n_149,buff4_reg_n_150,buff4_reg_n_151,buff4_reg_n_152,buff4_reg_n_153}),
        .PCOUT({buff5_reg_n_106,buff5_reg_n_107,buff5_reg_n_108,buff5_reg_n_109,buff5_reg_n_110,buff5_reg_n_111,buff5_reg_n_112,buff5_reg_n_113,buff5_reg_n_114,buff5_reg_n_115,buff5_reg_n_116,buff5_reg_n_117,buff5_reg_n_118,buff5_reg_n_119,buff5_reg_n_120,buff5_reg_n_121,buff5_reg_n_122,buff5_reg_n_123,buff5_reg_n_124,buff5_reg_n_125,buff5_reg_n_126,buff5_reg_n_127,buff5_reg_n_128,buff5_reg_n_129,buff5_reg_n_130,buff5_reg_n_131,buff5_reg_n_132,buff5_reg_n_133,buff5_reg_n_134,buff5_reg_n_135,buff5_reg_n_136,buff5_reg_n_137,buff5_reg_n_138,buff5_reg_n_139,buff5_reg_n_140,buff5_reg_n_141,buff5_reg_n_142,buff5_reg_n_143,buff5_reg_n_144,buff5_reg_n_145,buff5_reg_n_146,buff5_reg_n_147,buff5_reg_n_148,buff5_reg_n_149,buff5_reg_n_150,buff5_reg_n_151,buff5_reg_n_152,buff5_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff5_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[0]__2_srl2_n_0 ),
        .Q(\buff5_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[0]__3_srl3_n_0 ),
        .Q(\buff5_reg[0]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[0]__3_srl3 " *) 
  SRL16E \buff5_reg[0]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[0]__0__0_n_0 ),
        .Q(\buff5_reg[0]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[0]__4_srl2 " *) 
  SRL16E \buff5_reg[0]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[0]__1__0_n_0 ),
        .Q(\buff5_reg[0]__4_srl2_n_0 ));
  FDRE \buff5_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[10]__1_srl2_n_0 ),
        .Q(\buff5_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[10]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[10]__2_srl3_n_0 ),
        .Q(\buff5_reg[10]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[10]__3_srl3 " *) 
  SRL16E \buff5_reg[10]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[10]__0__0_n_0 ),
        .Q(\buff5_reg[10]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[10]__4_srl2 " *) 
  SRL16E \buff5_reg[10]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[10]__1__0_n_0 ),
        .Q(\buff5_reg[10]__4_srl2_n_0 ));
  FDRE \buff5_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[11]__1_srl2_n_0 ),
        .Q(\buff5_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[11]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[11]__2_srl3_n_0 ),
        .Q(\buff5_reg[11]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[11]__3_srl3 " *) 
  SRL16E \buff5_reg[11]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[11]__0__0_n_0 ),
        .Q(\buff5_reg[11]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[11]__4_srl2 " *) 
  SRL16E \buff5_reg[11]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[11]__1__0_n_0 ),
        .Q(\buff5_reg[11]__4_srl2_n_0 ));
  FDRE \buff5_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[12]__1_srl2_n_0 ),
        .Q(\buff5_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[12]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[12]__2_srl3_n_0 ),
        .Q(\buff5_reg[12]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[12]__3_srl3 " *) 
  SRL16E \buff5_reg[12]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[12]__0__0_n_0 ),
        .Q(\buff5_reg[12]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[12]__4_srl2 " *) 
  SRL16E \buff5_reg[12]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[12]__1__0_n_0 ),
        .Q(\buff5_reg[12]__4_srl2_n_0 ));
  FDRE \buff5_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[13]__1_srl2_n_0 ),
        .Q(\buff5_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[13]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[13]__2_srl3_n_0 ),
        .Q(\buff5_reg[13]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[13]__3_srl3 " *) 
  SRL16E \buff5_reg[13]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[13]__0__0_n_0 ),
        .Q(\buff5_reg[13]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[13]__4_srl2 " *) 
  SRL16E \buff5_reg[13]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[13]__1__0_n_0 ),
        .Q(\buff5_reg[13]__4_srl2_n_0 ));
  FDRE \buff5_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[14]__1_srl2_n_0 ),
        .Q(\buff5_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[14]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[14]__2_srl3_n_0 ),
        .Q(\buff5_reg[14]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[14]__3_srl3 " *) 
  SRL16E \buff5_reg[14]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[14]__0__0_n_0 ),
        .Q(\buff5_reg[14]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[14]__4_srl2 " *) 
  SRL16E \buff5_reg[14]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[14]__1__0_n_0 ),
        .Q(\buff5_reg[14]__4_srl2_n_0 ));
  FDRE \buff5_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[15]__1_srl2_n_0 ),
        .Q(\buff5_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[15]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[15]__2_srl3_n_0 ),
        .Q(\buff5_reg[15]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[15]__3_srl3 " *) 
  SRL16E \buff5_reg[15]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[15]__0__0_n_0 ),
        .Q(\buff5_reg[15]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[15]__4_srl2 " *) 
  SRL16E \buff5_reg[15]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[15]__1__0_n_0 ),
        .Q(\buff5_reg[15]__4_srl2_n_0 ));
  FDRE \buff5_reg[16]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[16]__1_srl2_n_0 ),
        .Q(\buff5_reg[16]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[16]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[16]__2_srl3_n_0 ),
        .Q(\buff5_reg[16]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[16]__3_srl3 " *) 
  SRL16E \buff5_reg[16]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[16]__0__0_n_0 ),
        .Q(\buff5_reg[16]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[16]__4_srl2 " *) 
  SRL16E \buff5_reg[16]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[16]__1__0_n_0 ),
        .Q(\buff5_reg[16]__4_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[17]__4_srl2 " *) 
  SRL16E \buff5_reg[17]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[17]__1__0_n_0 ),
        .Q(\buff5_reg[17]__4_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[18]__1_srl2 " *) 
  SRL16E \buff5_reg[18]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[18]__0__0_n_0 ),
        .Q(\buff5_reg[18]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[19]__1_srl2 " *) 
  SRL16E \buff5_reg[19]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[19]__0__0_n_0 ),
        .Q(\buff5_reg[19]__1_srl2_n_0 ));
  FDRE \buff5_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[1]__2_srl2_n_0 ),
        .Q(\buff5_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[1]__3_srl3_n_0 ),
        .Q(\buff5_reg[1]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[1]__3_srl3 " *) 
  SRL16E \buff5_reg[1]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[1]__0__0_n_0 ),
        .Q(\buff5_reg[1]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[1]__4_srl2 " *) 
  SRL16E \buff5_reg[1]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[1]__1__0_n_0 ),
        .Q(\buff5_reg[1]__4_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[20]__1_srl2 " *) 
  SRL16E \buff5_reg[20]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[20]__0__0_n_0 ),
        .Q(\buff5_reg[20]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[21]__1_srl2 " *) 
  SRL16E \buff5_reg[21]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[21]__0__0_n_0 ),
        .Q(\buff5_reg[21]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[22]__1_srl2 " *) 
  SRL16E \buff5_reg[22]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[22]__0__0_n_0 ),
        .Q(\buff5_reg[22]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[23]__1_srl2 " *) 
  SRL16E \buff5_reg[23]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[23]__0__0_n_0 ),
        .Q(\buff5_reg[23]__1_srl2_n_0 ));
  FDRE \buff5_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[2]__2_srl2_n_0 ),
        .Q(\buff5_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[2]__3_srl3_n_0 ),
        .Q(\buff5_reg[2]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[2]__3_srl3 " *) 
  SRL16E \buff5_reg[2]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[2]__0__0_n_0 ),
        .Q(\buff5_reg[2]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[2]__4_srl2 " *) 
  SRL16E \buff5_reg[2]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[2]__1__0_n_0 ),
        .Q(\buff5_reg[2]__4_srl2_n_0 ));
  FDRE \buff5_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[3]__2_srl2_n_0 ),
        .Q(\buff5_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[3]__3_srl3_n_0 ),
        .Q(\buff5_reg[3]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[3]__3_srl3 " *) 
  SRL16E \buff5_reg[3]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[3]__0__0_n_0 ),
        .Q(\buff5_reg[3]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[3]__4_srl2 " *) 
  SRL16E \buff5_reg[3]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[3]__1__0_n_0 ),
        .Q(\buff5_reg[3]__4_srl2_n_0 ));
  FDRE \buff5_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[4]__2_srl2_n_0 ),
        .Q(\buff5_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[4]__3_srl3_n_0 ),
        .Q(\buff5_reg[4]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[4]__3_srl3 " *) 
  SRL16E \buff5_reg[4]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[4]__0__0_n_0 ),
        .Q(\buff5_reg[4]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[4]__4_srl2 " *) 
  SRL16E \buff5_reg[4]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[4]__1__0_n_0 ),
        .Q(\buff5_reg[4]__4_srl2_n_0 ));
  FDRE \buff5_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[5]__2_srl2_n_0 ),
        .Q(\buff5_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[5]__3_srl3_n_0 ),
        .Q(\buff5_reg[5]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[5]__3_srl3 " *) 
  SRL16E \buff5_reg[5]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[5]__0__0_n_0 ),
        .Q(\buff5_reg[5]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[5]__4_srl2 " *) 
  SRL16E \buff5_reg[5]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[5]__1__0_n_0 ),
        .Q(\buff5_reg[5]__4_srl2_n_0 ));
  FDRE \buff5_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[6]__2_srl2_n_0 ),
        .Q(\buff5_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[6]__3_srl3_n_0 ),
        .Q(\buff5_reg[6]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[6]__3_srl3 " *) 
  SRL16E \buff5_reg[6]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[6]__0__0_n_0 ),
        .Q(\buff5_reg[6]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[6]__4_srl2 " *) 
  SRL16E \buff5_reg[6]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[6]__1__0_n_0 ),
        .Q(\buff5_reg[6]__4_srl2_n_0 ));
  FDRE \buff5_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[7]__2_srl2_n_0 ),
        .Q(\buff5_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[7]__3_srl3_n_0 ),
        .Q(\buff5_reg[7]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[7]__3_srl3 " *) 
  SRL16E \buff5_reg[7]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[7]__0__0_n_0 ),
        .Q(\buff5_reg[7]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[7]__4_srl2 " *) 
  SRL16E \buff5_reg[7]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[7]__1__0_n_0 ),
        .Q(\buff5_reg[7]__4_srl2_n_0 ));
  FDRE \buff5_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[8]__2_srl2_n_0 ),
        .Q(\buff5_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[8]__3_srl3_n_0 ),
        .Q(\buff5_reg[8]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[8]__3_srl3 " *) 
  SRL16E \buff5_reg[8]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[8]__0__0_n_0 ),
        .Q(\buff5_reg[8]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[8]__4_srl2 " *) 
  SRL16E \buff5_reg[8]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[8]__1__0_n_0 ),
        .Q(\buff5_reg[8]__4_srl2_n_0 ));
  FDRE \buff5_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[9]__2_srl2_n_0 ),
        .Q(\buff5_reg[9]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[9]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[9]__3_srl3_n_0 ),
        .Q(\buff5_reg[9]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[9]__3_srl3 " *) 
  SRL16E \buff5_reg[9]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[9]__0__0_n_0 ),
        .Q(\buff5_reg[9]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[9]__4_srl2 " *) 
  SRL16E \buff5_reg[9]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[9]__1__0_n_0 ),
        .Q(\buff5_reg[9]__4_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg_n_0_[16] ,\buff2_reg_n_0_[15] ,\buff2_reg_n_0_[14] ,\buff2_reg_n_0_[13] ,\buff2_reg_n_0_[12] ,\buff2_reg_n_0_[11] ,\buff2_reg_n_0_[10] ,\buff2_reg_n_0_[9] ,\buff2_reg_n_0_[8] ,\buff2_reg_n_0_[7] ,\buff2_reg_n_0_[6] ,\buff2_reg_n_0_[5] ,\buff2_reg_n_0_[4] ,\buff2_reg_n_0_[3] ,\buff2_reg_n_0_[2] ,\buff2_reg_n_0_[1] ,\buff2_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff2_reg[16]__0__0_n_0 ,\buff2_reg[15]__0__0_n_0 ,\buff2_reg[14]__0__0_n_0 ,\buff2_reg[13]__0__0_n_0 ,\buff2_reg[12]__0__0_n_0 ,\buff2_reg[11]__0__0_n_0 ,\buff2_reg[10]__0__0_n_0 ,\buff2_reg[9]__0__0_n_0 ,\buff2_reg[8]__0__0_n_0 ,\buff2_reg[7]__0__0_n_0 ,\buff2_reg[6]__0__0_n_0 ,\buff2_reg[5]__0__0_n_0 ,\buff2_reg[4]__0__0_n_0 ,\buff2_reg[3]__0__0_n_0 ,\buff2_reg[2]__0__0_n_0 ,\buff2_reg[1]__0__0_n_0 ,\buff2_reg[0]__0__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff6_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff6_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff6_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg_n_106,buff5_reg_n_107,buff5_reg_n_108,buff5_reg_n_109,buff5_reg_n_110,buff5_reg_n_111,buff5_reg_n_112,buff5_reg_n_113,buff5_reg_n_114,buff5_reg_n_115,buff5_reg_n_116,buff5_reg_n_117,buff5_reg_n_118,buff5_reg_n_119,buff5_reg_n_120,buff5_reg_n_121,buff5_reg_n_122,buff5_reg_n_123,buff5_reg_n_124,buff5_reg_n_125,buff5_reg_n_126,buff5_reg_n_127,buff5_reg_n_128,buff5_reg_n_129,buff5_reg_n_130,buff5_reg_n_131,buff5_reg_n_132,buff5_reg_n_133,buff5_reg_n_134,buff5_reg_n_135,buff5_reg_n_136,buff5_reg_n_137,buff5_reg_n_138,buff5_reg_n_139,buff5_reg_n_140,buff5_reg_n_141,buff5_reg_n_142,buff5_reg_n_143,buff5_reg_n_144,buff5_reg_n_145,buff5_reg_n_146,buff5_reg_n_147,buff5_reg_n_148,buff5_reg_n_149,buff5_reg_n_150,buff5_reg_n_151,buff5_reg_n_152,buff5_reg_n_153}),
        .PCOUT({buff6_reg_n_106,buff6_reg_n_107,buff6_reg_n_108,buff6_reg_n_109,buff6_reg_n_110,buff6_reg_n_111,buff6_reg_n_112,buff6_reg_n_113,buff6_reg_n_114,buff6_reg_n_115,buff6_reg_n_116,buff6_reg_n_117,buff6_reg_n_118,buff6_reg_n_119,buff6_reg_n_120,buff6_reg_n_121,buff6_reg_n_122,buff6_reg_n_123,buff6_reg_n_124,buff6_reg_n_125,buff6_reg_n_126,buff6_reg_n_127,buff6_reg_n_128,buff6_reg_n_129,buff6_reg_n_130,buff6_reg_n_131,buff6_reg_n_132,buff6_reg_n_133,buff6_reg_n_134,buff6_reg_n_135,buff6_reg_n_136,buff6_reg_n_137,buff6_reg_n_138,buff6_reg_n_139,buff6_reg_n_140,buff6_reg_n_141,buff6_reg_n_142,buff6_reg_n_143,buff6_reg_n_144,buff6_reg_n_145,buff6_reg_n_146,buff6_reg_n_147,buff6_reg_n_148,buff6_reg_n_149,buff6_reg_n_150,buff6_reg_n_151,buff6_reg_n_152,buff6_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff6_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[0]__3_srl3_n_0 ),
        .Q(\buff6_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[0]__4_srl2_n_0 ),
        .Q(\buff6_reg[0]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[0]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[0]__1__0_n_0 ),
        .Q(\buff6_reg[0]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[0]__4_srl2 " *) 
  SRL16E \buff6_reg[0]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [0]),
        .Q(\buff6_reg[0]__4_srl2_n_0 ));
  FDRE \buff6_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[10]__3_srl3_n_0 ),
        .Q(\buff6_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[10]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[10]__4_srl2_n_0 ),
        .Q(\buff6_reg[10]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[10]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[10]__1__0_n_0 ),
        .Q(\buff6_reg[10]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[11]__3_srl3_n_0 ),
        .Q(\buff6_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[11]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[11]__4_srl2_n_0 ),
        .Q(\buff6_reg[11]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[11]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[11]__1__0_n_0 ),
        .Q(\buff6_reg[11]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[12]__3_srl3_n_0 ),
        .Q(\buff6_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[12]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[12]__4_srl2_n_0 ),
        .Q(\buff6_reg[12]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[12]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[12]__1__0_n_0 ),
        .Q(\buff6_reg[12]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[13]__3_srl3_n_0 ),
        .Q(\buff6_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[13]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[13]__4_srl2_n_0 ),
        .Q(\buff6_reg[13]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[13]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[13]__1__0_n_0 ),
        .Q(\buff6_reg[13]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[14]__3_srl3_n_0 ),
        .Q(\buff6_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[14]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[14]__4_srl2_n_0 ),
        .Q(\buff6_reg[14]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[14]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[14]__1__0_n_0 ),
        .Q(\buff6_reg[14]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[15]__3_srl3_n_0 ),
        .Q(\buff6_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[15]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[15]__4_srl2_n_0 ),
        .Q(\buff6_reg[15]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[15]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[15]__1__0_n_0 ),
        .Q(\buff6_reg[15]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[16]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[16]__3_srl3_n_0 ),
        .Q(\buff6_reg[16]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[16]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[16]__4_srl2_n_0 ),
        .Q(\buff6_reg[16]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[16]__1__0_n_0 ),
        .Q(\buff6_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[17]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[17]__4_srl2_n_0 ),
        .Q(\buff6_reg[17]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[18]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[18]__1_srl2_n_0 ),
        .Q(\buff6_reg[18]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[19]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[19]__1_srl2_n_0 ),
        .Q(\buff6_reg[19]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[1]__3_srl3_n_0 ),
        .Q(\buff6_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[1]__4_srl2_n_0 ),
        .Q(\buff6_reg[1]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[1]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[1]__1__0_n_0 ),
        .Q(\buff6_reg[1]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[1]__4_srl2 " *) 
  SRL16E \buff6_reg[1]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [1]),
        .Q(\buff6_reg[1]__4_srl2_n_0 ));
  FDRE \buff6_reg[20]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[20]__1_srl2_n_0 ),
        .Q(\buff6_reg[20]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[21]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[21]__1_srl2_n_0 ),
        .Q(\buff6_reg[21]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[22]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[22]__1_srl2_n_0 ),
        .Q(\buff6_reg[22]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[23]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[23]__1_srl2_n_0 ),
        .Q(\buff6_reg[23]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[2]__3_srl3_n_0 ),
        .Q(\buff6_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[2]__4_srl2_n_0 ),
        .Q(\buff6_reg[2]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[2]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[2]__1__0_n_0 ),
        .Q(\buff6_reg[2]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[2]__4_srl2 " *) 
  SRL16E \buff6_reg[2]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [2]),
        .Q(\buff6_reg[2]__4_srl2_n_0 ));
  FDRE \buff6_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[3]__3_srl3_n_0 ),
        .Q(\buff6_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[3]__4_srl2_n_0 ),
        .Q(\buff6_reg[3]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[3]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[3]__1__0_n_0 ),
        .Q(\buff6_reg[3]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[3]__4_srl2 " *) 
  SRL16E \buff6_reg[3]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [3]),
        .Q(\buff6_reg[3]__4_srl2_n_0 ));
  FDRE \buff6_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[4]__3_srl3_n_0 ),
        .Q(\buff6_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[4]__4_srl2_n_0 ),
        .Q(\buff6_reg[4]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[4]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[4]__1__0_n_0 ),
        .Q(\buff6_reg[4]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[4]__4_srl2 " *) 
  SRL16E \buff6_reg[4]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [4]),
        .Q(\buff6_reg[4]__4_srl2_n_0 ));
  FDRE \buff6_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[5]__3_srl3_n_0 ),
        .Q(\buff6_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[5]__4_srl2_n_0 ),
        .Q(\buff6_reg[5]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[5]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[5]__1__0_n_0 ),
        .Q(\buff6_reg[5]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[5]__4_srl2 " *) 
  SRL16E \buff6_reg[5]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [5]),
        .Q(\buff6_reg[5]__4_srl2_n_0 ));
  FDRE \buff6_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[6]__3_srl3_n_0 ),
        .Q(\buff6_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[6]__4_srl2_n_0 ),
        .Q(\buff6_reg[6]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[6]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[6]__1__0_n_0 ),
        .Q(\buff6_reg[6]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[6]__4_srl2 " *) 
  SRL16E \buff6_reg[6]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [6]),
        .Q(\buff6_reg[6]__4_srl2_n_0 ));
  FDRE \buff6_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[7]__3_srl3_n_0 ),
        .Q(\buff6_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[7]__4_srl2_n_0 ),
        .Q(\buff6_reg[7]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[7]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[7]__1__0_n_0 ),
        .Q(\buff6_reg[7]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[7]__4_srl2 " *) 
  SRL16E \buff6_reg[7]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [7]),
        .Q(\buff6_reg[7]__4_srl2_n_0 ));
  FDRE \buff6_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[8]__3_srl3_n_0 ),
        .Q(\buff6_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[8]__4_srl2_n_0 ),
        .Q(\buff6_reg[8]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[8]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[8]__1__0_n_0 ),
        .Q(\buff6_reg[8]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[8]__4_srl2 " *) 
  SRL16E \buff6_reg[8]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [8]),
        .Q(\buff6_reg[8]__4_srl2_n_0 ));
  FDRE \buff6_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[9]__3_srl3_n_0 ),
        .Q(\buff6_reg[9]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[9]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[9]__4_srl2_n_0 ),
        .Q(\buff6_reg[9]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[9]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[9]__1__0_n_0 ),
        .Q(\buff6_reg[9]__3_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff3_reg[23]__0__0_n_0 ,\buff3_reg[22]__0__0_n_0 ,\buff3_reg[21]__0__0_n_0 ,\buff3_reg[20]__0__0_n_0 ,\buff3_reg[19]__0__0_n_0 ,\buff3_reg[18]__0__0_n_0 ,\buff3_reg[17]__1__0_n_0 ,\buff3_reg[16]__1__0_n_0 ,\buff3_reg[15]__1__0_n_0 ,\buff3_reg[14]__1__0_n_0 ,\buff3_reg[13]__1__0_n_0 ,\buff3_reg[12]__1__0_n_0 ,\buff3_reg[11]__1__0_n_0 ,\buff3_reg[10]__1__0_n_0 ,\buff3_reg[9]__1__0_n_0 ,\buff3_reg[8]__1__0_n_0 ,\buff3_reg[7]__1__0_n_0 ,\buff3_reg[6]__1__0_n_0 ,\buff3_reg[5]__1__0_n_0 ,\buff3_reg[4]__1__0_n_0 ,\buff3_reg[3]__1__0_n_0 ,\buff3_reg[2]__1__0_n_0 ,\buff3_reg[1]__1__0_n_0 ,\buff3_reg[0]__1__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff3_reg[16]__0__0_n_0 ,\buff3_reg[15]__0__0_n_0 ,\buff3_reg[14]__0__0_n_0 ,\buff3_reg[13]__0__0_n_0 ,\buff3_reg[12]__0__0_n_0 ,\buff3_reg[11]__0__0_n_0 ,\buff3_reg[10]__0__0_n_0 ,\buff3_reg[9]__0__0_n_0 ,\buff3_reg[8]__0__0_n_0 ,\buff3_reg[7]__0__0_n_0 ,\buff3_reg[6]__0__0_n_0 ,\buff3_reg[5]__0__0_n_0 ,\buff3_reg[4]__0__0_n_0 ,\buff3_reg[3]__0__0_n_0 ,\buff3_reg[2]__0__0_n_0 ,\buff3_reg[1]__0__0_n_0 ,\buff3_reg[0]__0__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff7_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg_OVERFLOW_UNCONNECTED),
        .P({buff7_reg_n_58,buff7_reg_n_59,buff7_reg_n_60,buff7_reg_n_61,buff7_reg_n_62,buff7_reg_n_63,buff7_reg_n_64,buff7_reg_n_65,buff7_reg_n_66,buff7_reg_n_67,buff7_reg_n_68,buff7_reg_n_69,buff7_reg_n_70,buff7_reg_n_71,buff7_reg_n_72,buff7_reg_n_73,buff7_reg_n_74,buff7_reg_n_75,buff7_reg_n_76,buff7_reg_n_77,buff7_reg_n_78,buff7_reg_n_79,buff7_reg_n_80,buff7_reg_n_81,buff7_reg_n_82,buff7_reg_n_83,buff7_reg_n_84,buff7_reg_n_85,buff7_reg_n_86,buff7_reg_n_87,buff7_reg_n_88,buff7_reg_n_89,buff7_reg_n_90,buff7_reg_n_91,buff7_reg_n_92,buff7_reg_n_93,buff7_reg_n_94,buff7_reg_n_95,buff7_reg_n_96,buff7_reg_n_97,buff7_reg_n_98,buff7_reg_n_99,buff7_reg_n_100,buff7_reg_n_101,buff7_reg_n_102,buff7_reg_n_103,buff7_reg_n_104,buff7_reg_n_105}),
        .PATTERNBDETECT(NLW_buff7_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg_n_106,buff6_reg_n_107,buff6_reg_n_108,buff6_reg_n_109,buff6_reg_n_110,buff6_reg_n_111,buff6_reg_n_112,buff6_reg_n_113,buff6_reg_n_114,buff6_reg_n_115,buff6_reg_n_116,buff6_reg_n_117,buff6_reg_n_118,buff6_reg_n_119,buff6_reg_n_120,buff6_reg_n_121,buff6_reg_n_122,buff6_reg_n_123,buff6_reg_n_124,buff6_reg_n_125,buff6_reg_n_126,buff6_reg_n_127,buff6_reg_n_128,buff6_reg_n_129,buff6_reg_n_130,buff6_reg_n_131,buff6_reg_n_132,buff6_reg_n_133,buff6_reg_n_134,buff6_reg_n_135,buff6_reg_n_136,buff6_reg_n_137,buff6_reg_n_138,buff6_reg_n_139,buff6_reg_n_140,buff6_reg_n_141,buff6_reg_n_142,buff6_reg_n_143,buff6_reg_n_144,buff6_reg_n_145,buff6_reg_n_146,buff6_reg_n_147,buff6_reg_n_148,buff6_reg_n_149,buff6_reg_n_150,buff6_reg_n_151,buff6_reg_n_152,buff6_reg_n_153}),
        .PCOUT({buff7_reg_n_106,buff7_reg_n_107,buff7_reg_n_108,buff7_reg_n_109,buff7_reg_n_110,buff7_reg_n_111,buff7_reg_n_112,buff7_reg_n_113,buff7_reg_n_114,buff7_reg_n_115,buff7_reg_n_116,buff7_reg_n_117,buff7_reg_n_118,buff7_reg_n_119,buff7_reg_n_120,buff7_reg_n_121,buff7_reg_n_122,buff7_reg_n_123,buff7_reg_n_124,buff7_reg_n_125,buff7_reg_n_126,buff7_reg_n_127,buff7_reg_n_128,buff7_reg_n_129,buff7_reg_n_130,buff7_reg_n_131,buff7_reg_n_132,buff7_reg_n_133,buff7_reg_n_134,buff7_reg_n_135,buff7_reg_n_136,buff7_reg_n_137,buff7_reg_n_138,buff7_reg_n_139,buff7_reg_n_140,buff7_reg_n_141,buff7_reg_n_142,buff7_reg_n_143,buff7_reg_n_144,buff7_reg_n_145,buff7_reg_n_146,buff7_reg_n_147,buff7_reg_n_148,buff7_reg_n_149,buff7_reg_n_150,buff7_reg_n_151,buff7_reg_n_152,buff7_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff7_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[0]__3_n_0 ),
        .Q(\^buff7_reg [0]),
        .R(1'b0));
  FDRE \buff7_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[0]__4_srl2_n_0 ),
        .Q(\buff7_reg[0]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[0]__3_srl2 " *) 
  SRL16E \buff7_reg[0]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[0]__2__0_n_0 ),
        .Q(\buff7_reg[0]__3_srl2_n_0 ));
  FDRE \buff7_reg[0]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[0]__2__0_n_0 ),
        .Q(\buff7_reg[0]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[10]__3_n_0 ),
        .Q(\^buff7_reg [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[10]__2_srl2 " *) 
  SRL16E \buff7_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[10]__2__0_n_0 ),
        .Q(\buff7_reg[10]__2_srl2_n_0 ));
  FDRE \buff7_reg[10]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[10]__2__0_n_0 ),
        .Q(\buff7_reg[10]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[11]__3_n_0 ),
        .Q(\^buff7_reg [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[11]__2_srl2 " *) 
  SRL16E \buff7_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[11]__2__0_n_0 ),
        .Q(\buff7_reg[11]__2_srl2_n_0 ));
  FDRE \buff7_reg[11]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[11]__2__0_n_0 ),
        .Q(\buff7_reg[11]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[12]__3_n_0 ),
        .Q(\^buff7_reg [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[12]__2_srl2 " *) 
  SRL16E \buff7_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[12]__2__0_n_0 ),
        .Q(\buff7_reg[12]__2_srl2_n_0 ));
  FDRE \buff7_reg[12]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[12]__2__0_n_0 ),
        .Q(\buff7_reg[12]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[13]__3_n_0 ),
        .Q(\^buff7_reg [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[13]__2_srl2 " *) 
  SRL16E \buff7_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[13]__2__0_n_0 ),
        .Q(\buff7_reg[13]__2_srl2_n_0 ));
  FDRE \buff7_reg[13]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[13]__2__0_n_0 ),
        .Q(\buff7_reg[13]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[14]__3_n_0 ),
        .Q(\^buff7_reg [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[14]__2_srl2 " *) 
  SRL16E \buff7_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[14]__2__0_n_0 ),
        .Q(\buff7_reg[14]__2_srl2_n_0 ));
  FDRE \buff7_reg[14]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[14]__2__0_n_0 ),
        .Q(\buff7_reg[14]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[15]__3_n_0 ),
        .Q(\^buff7_reg [15]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[15]__2_srl2 " *) 
  SRL16E \buff7_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[15]__2__0_n_0 ),
        .Q(\buff7_reg[15]__2_srl2_n_0 ));
  FDRE \buff7_reg[15]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[15]__2__0_n_0 ),
        .Q(\buff7_reg[15]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[16]__3_n_0 ),
        .Q(\^buff7_reg [16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[16]__2_srl2 " *) 
  SRL16E \buff7_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[16]__2__0_n_0 ),
        .Q(\buff7_reg[16]__2_srl2_n_0 ));
  FDRE \buff7_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[16]__2__0_n_0 ),
        .Q(\buff7_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[17]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[17]__2__0_n_0 ),
        .Q(\buff7_reg[17]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[18]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[18]__1__0_n_0 ),
        .Q(\buff7_reg[18]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[19]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[19]__1__0_n_0 ),
        .Q(\buff7_reg[19]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[1]__3_n_0 ),
        .Q(\^buff7_reg [1]),
        .R(1'b0));
  FDRE \buff7_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[1]__4_srl2_n_0 ),
        .Q(\buff7_reg[1]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[1]__3_srl2 " *) 
  SRL16E \buff7_reg[1]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[1]__2__0_n_0 ),
        .Q(\buff7_reg[1]__3_srl2_n_0 ));
  FDRE \buff7_reg[1]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[1]__2__0_n_0 ),
        .Q(\buff7_reg[1]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[20]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[20]__1__0_n_0 ),
        .Q(\buff7_reg[20]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[21]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[21]__1__0_n_0 ),
        .Q(\buff7_reg[21]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[22]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[22]__1__0_n_0 ),
        .Q(\buff7_reg[22]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[23]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[23]__1__0_n_0 ),
        .Q(\buff7_reg[23]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[2]__3_n_0 ),
        .Q(\^buff7_reg [2]),
        .R(1'b0));
  FDRE \buff7_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[2]__4_srl2_n_0 ),
        .Q(\buff7_reg[2]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[2]__3_srl2 " *) 
  SRL16E \buff7_reg[2]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[2]__2__0_n_0 ),
        .Q(\buff7_reg[2]__3_srl2_n_0 ));
  FDRE \buff7_reg[2]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[2]__2__0_n_0 ),
        .Q(\buff7_reg[2]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[3]__3_n_0 ),
        .Q(\^buff7_reg [3]),
        .R(1'b0));
  FDRE \buff7_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[3]__4_srl2_n_0 ),
        .Q(\buff7_reg[3]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[3]__3_srl2 " *) 
  SRL16E \buff7_reg[3]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[3]__2__0_n_0 ),
        .Q(\buff7_reg[3]__3_srl2_n_0 ));
  FDRE \buff7_reg[3]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[3]__2__0_n_0 ),
        .Q(\buff7_reg[3]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[4]__3_n_0 ),
        .Q(\^buff7_reg [4]),
        .R(1'b0));
  FDRE \buff7_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[4]__4_srl2_n_0 ),
        .Q(\buff7_reg[4]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[4]__3_srl2 " *) 
  SRL16E \buff7_reg[4]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[4]__2__0_n_0 ),
        .Q(\buff7_reg[4]__3_srl2_n_0 ));
  FDRE \buff7_reg[4]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[4]__2__0_n_0 ),
        .Q(\buff7_reg[4]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[5]__3_n_0 ),
        .Q(\^buff7_reg [5]),
        .R(1'b0));
  FDRE \buff7_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[5]__4_srl2_n_0 ),
        .Q(\buff7_reg[5]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[5]__3_srl2 " *) 
  SRL16E \buff7_reg[5]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[5]__2__0_n_0 ),
        .Q(\buff7_reg[5]__3_srl2_n_0 ));
  FDRE \buff7_reg[5]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[5]__2__0_n_0 ),
        .Q(\buff7_reg[5]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[6]__3_n_0 ),
        .Q(\^buff7_reg [6]),
        .R(1'b0));
  FDRE \buff7_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[6]__4_srl2_n_0 ),
        .Q(\buff7_reg[6]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[6]__3_srl2 " *) 
  SRL16E \buff7_reg[6]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[6]__2__0_n_0 ),
        .Q(\buff7_reg[6]__3_srl2_n_0 ));
  FDRE \buff7_reg[6]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[6]__2__0_n_0 ),
        .Q(\buff7_reg[6]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[7]__3_n_0 ),
        .Q(\^buff7_reg [7]),
        .R(1'b0));
  FDRE \buff7_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[7]__4_srl2_n_0 ),
        .Q(\buff7_reg[7]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[7]__3_srl2 " *) 
  SRL16E \buff7_reg[7]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[7]__2__0_n_0 ),
        .Q(\buff7_reg[7]__3_srl2_n_0 ));
  FDRE \buff7_reg[7]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[7]__2__0_n_0 ),
        .Q(\buff7_reg[7]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[8]__3_n_0 ),
        .Q(\^buff7_reg [8]),
        .R(1'b0));
  FDRE \buff7_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[8]__4_srl2_n_0 ),
        .Q(\buff7_reg[8]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[8]__3_srl2 " *) 
  SRL16E \buff7_reg[8]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[8]__2__0_n_0 ),
        .Q(\buff7_reg[8]__3_srl2_n_0 ));
  FDRE \buff7_reg[8]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[8]__2__0_n_0 ),
        .Q(\buff7_reg[8]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[9]__3_n_0 ),
        .Q(\^buff7_reg [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U4/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[9]__3_srl2 " *) 
  SRL16E \buff7_reg[9]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[9]__2__0_n_0 ),
        .Q(\buff7_reg[9]__3_srl2_n_0 ));
  FDRE \buff7_reg[9]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[9]__2__0_n_0 ),
        .Q(\buff7_reg[9]__4_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff8_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff4_reg[16]__0__0_n_0 ,\buff4_reg[15]__0__0_n_0 ,\buff4_reg[14]__0__0_n_0 ,\buff4_reg[13]__0__0_n_0 ,\buff4_reg[12]__0__0_n_0 ,\buff4_reg[11]__0__0_n_0 ,\buff4_reg[10]__0__0_n_0 ,\buff4_reg[9]__0__0_n_0 ,\buff4_reg[8]__0__0_n_0 ,\buff4_reg[7]__0__0_n_0 ,\buff4_reg[6]__0__0_n_0 ,\buff4_reg[5]__0__0_n_0 ,\buff4_reg[4]__0__0_n_0 ,\buff4_reg[3]__0__0_n_0 ,\buff4_reg[2]__0__0_n_0 ,\buff4_reg[1]__0__0_n_0 ,\buff4_reg[0]__0__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff8_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff4_reg }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff8_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff8_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff8_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff8_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff8_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff8_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff8_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff8_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff7_reg_n_106,buff7_reg_n_107,buff7_reg_n_108,buff7_reg_n_109,buff7_reg_n_110,buff7_reg_n_111,buff7_reg_n_112,buff7_reg_n_113,buff7_reg_n_114,buff7_reg_n_115,buff7_reg_n_116,buff7_reg_n_117,buff7_reg_n_118,buff7_reg_n_119,buff7_reg_n_120,buff7_reg_n_121,buff7_reg_n_122,buff7_reg_n_123,buff7_reg_n_124,buff7_reg_n_125,buff7_reg_n_126,buff7_reg_n_127,buff7_reg_n_128,buff7_reg_n_129,buff7_reg_n_130,buff7_reg_n_131,buff7_reg_n_132,buff7_reg_n_133,buff7_reg_n_134,buff7_reg_n_135,buff7_reg_n_136,buff7_reg_n_137,buff7_reg_n_138,buff7_reg_n_139,buff7_reg_n_140,buff7_reg_n_141,buff7_reg_n_142,buff7_reg_n_143,buff7_reg_n_144,buff7_reg_n_145,buff7_reg_n_146,buff7_reg_n_147,buff7_reg_n_148,buff7_reg_n_149,buff7_reg_n_150,buff7_reg_n_151,buff7_reg_n_152,buff7_reg_n_153}),
        .PCOUT({buff8_reg_n_106,buff8_reg_n_107,buff8_reg_n_108,buff8_reg_n_109,buff8_reg_n_110,buff8_reg_n_111,buff8_reg_n_112,buff8_reg_n_113,buff8_reg_n_114,buff8_reg_n_115,buff8_reg_n_116,buff8_reg_n_117,buff8_reg_n_118,buff8_reg_n_119,buff8_reg_n_120,buff8_reg_n_121,buff8_reg_n_122,buff8_reg_n_123,buff8_reg_n_124,buff8_reg_n_125,buff8_reg_n_126,buff8_reg_n_127,buff8_reg_n_128,buff8_reg_n_129,buff8_reg_n_130,buff8_reg_n_131,buff8_reg_n_132,buff8_reg_n_133,buff8_reg_n_134,buff8_reg_n_135,buff8_reg_n_136,buff8_reg_n_137,buff8_reg_n_138,buff8_reg_n_139,buff8_reg_n_140,buff8_reg_n_141,buff8_reg_n_142,buff8_reg_n_143,buff8_reg_n_144,buff8_reg_n_145,buff8_reg_n_146,buff8_reg_n_147,buff8_reg_n_148,buff8_reg_n_149,buff8_reg_n_150,buff8_reg_n_151,buff8_reg_n_152,buff8_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff8_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[0]__3_srl2_n_0 ),
        .Q(\buff8_reg[0]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[0]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[0]__4_n_0 ),
        .Q(\buff8_reg[0]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[0]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[0]__2__0_n_0 ),
        .Q(\^buff8_reg [0]),
        .R(1'b0));
  FDRE \buff8_reg[10]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[10]__2_srl2_n_0 ),
        .Q(\buff8_reg[10]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[10]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[10]__3_n_0 ),
        .Q(\buff8_reg[10]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[11]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[11]__2_srl2_n_0 ),
        .Q(\buff8_reg[11]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[11]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[11]__3_n_0 ),
        .Q(\buff8_reg[11]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[12]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[12]__2_srl2_n_0 ),
        .Q(\buff8_reg[12]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[12]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[12]__3_n_0 ),
        .Q(\buff8_reg[12]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[13]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[13]__2_srl2_n_0 ),
        .Q(\buff8_reg[13]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[13]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[13]__3_n_0 ),
        .Q(\buff8_reg[13]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[14]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[14]__2_srl2_n_0 ),
        .Q(\buff8_reg[14]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[14]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[14]__3_n_0 ),
        .Q(\buff8_reg[14]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[15]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[15]__2_srl2_n_0 ),
        .Q(\buff8_reg[15]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[15]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[15]__3_n_0 ),
        .Q(\buff8_reg[15]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[16]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[16]__2_srl2_n_0 ),
        .Q(\buff8_reg[16]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[16]__3_n_0 ),
        .Q(\buff8_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[17]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[17]__3_n_0 ),
        .Q(\buff8_reg[17]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[18]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[18]__1_n_0 ),
        .Q(\buff8_reg[18]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[19]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[19]__1_n_0 ),
        .Q(\buff8_reg[19]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[1]__3_srl2_n_0 ),
        .Q(\buff8_reg[1]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[1]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[1]__4_n_0 ),
        .Q(\buff8_reg[1]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[1]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[1]__2__0_n_0 ),
        .Q(\^buff8_reg [1]),
        .R(1'b0));
  FDRE \buff8_reg[20]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[20]__1_n_0 ),
        .Q(\buff8_reg[20]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[21]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[21]__1_n_0 ),
        .Q(\buff8_reg[21]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[22]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[22]__1_n_0 ),
        .Q(\buff8_reg[22]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[23]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[23]__1_n_0 ),
        .Q(\buff8_reg[23]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[2]__3_srl2_n_0 ),
        .Q(\buff8_reg[2]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[2]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[2]__4_n_0 ),
        .Q(\buff8_reg[2]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[2]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[2]__2__0_n_0 ),
        .Q(\^buff8_reg [2]),
        .R(1'b0));
  FDRE \buff8_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[3]__3_srl2_n_0 ),
        .Q(\buff8_reg[3]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[3]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[3]__4_n_0 ),
        .Q(\buff8_reg[3]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[3]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[3]__2__0_n_0 ),
        .Q(\^buff8_reg [3]),
        .R(1'b0));
  FDRE \buff8_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[4]__3_srl2_n_0 ),
        .Q(\buff8_reg[4]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[4]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[4]__4_n_0 ),
        .Q(\buff8_reg[4]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[4]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[4]__2__0_n_0 ),
        .Q(\^buff8_reg [4]),
        .R(1'b0));
  FDRE \buff8_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[5]__3_srl2_n_0 ),
        .Q(\buff8_reg[5]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[5]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[5]__4_n_0 ),
        .Q(\buff8_reg[5]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[5]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[5]__2__0_n_0 ),
        .Q(\^buff8_reg [5]),
        .R(1'b0));
  FDRE \buff8_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[6]__3_srl2_n_0 ),
        .Q(\buff8_reg[6]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[6]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[6]__4_n_0 ),
        .Q(\buff8_reg[6]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[6]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[6]__2__0_n_0 ),
        .Q(\^buff8_reg [6]),
        .R(1'b0));
  FDRE \buff8_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[7]__3_srl2_n_0 ),
        .Q(\buff8_reg[7]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[7]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[7]__4_n_0 ),
        .Q(\buff8_reg[7]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[7]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[7]__2__0_n_0 ),
        .Q(\^buff8_reg [7]),
        .R(1'b0));
  FDRE \buff8_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[8]__3_srl2_n_0 ),
        .Q(\buff8_reg[8]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[8]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[8]__4_n_0 ),
        .Q(\buff8_reg[8]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[8]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[8]__2__0_n_0 ),
        .Q(\^buff8_reg [8]),
        .R(1'b0));
  FDRE \buff8_reg[9]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[9]__3_srl2_n_0 ),
        .Q(\buff8_reg[9]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[9]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[9]__4_n_0 ),
        .Q(\buff8_reg[9]__3_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff9_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff5_reg[16]__1__0_n_0 ,\buff5_reg[15]__1__0_n_0 ,\buff5_reg[14]__1__0_n_0 ,\buff5_reg[13]__1__0_n_0 ,\buff5_reg[12]__1__0_n_0 ,\buff5_reg[11]__1__0_n_0 ,\buff5_reg[10]__1__0_n_0 ,\buff5_reg[9]__1__0_n_0 ,\buff5_reg[8]__1__0_n_0 ,\buff5_reg[7]__1__0_n_0 ,\buff5_reg[6]__1__0_n_0 ,\buff5_reg[5]__1__0_n_0 ,\buff5_reg[4]__1__0_n_0 ,\buff5_reg[3]__1__0_n_0 ,\buff5_reg[2]__1__0_n_0 ,\buff5_reg[1]__1__0_n_0 ,\buff5_reg[0]__1__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff9_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff5_reg[16]__2__0_n_0 ,\buff5_reg[15]__2__0_n_0 ,\buff5_reg[14]__2__0_n_0 ,\buff5_reg[13]__2__0_n_0 ,\buff5_reg[12]__2__0_n_0 ,\buff5_reg[11]__2__0_n_0 ,\buff5_reg[10]__2__0_n_0 ,\buff5_reg[9]__2__0_n_0 ,\buff5_reg[8]__2__0_n_0 ,\buff5_reg[7]__2__0_n_0 ,\buff5_reg[6]__2__0_n_0 ,\buff5_reg[5]__2__0_n_0 ,\buff5_reg[4]__2__0_n_0 ,\buff5_reg[3]__2__0_n_0 ,\buff5_reg[2]__2__0_n_0 ,\buff5_reg[1]__2__0_n_0 ,\buff5_reg[0]__2__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff9_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff9_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff9_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff9_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff9_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff9_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff9_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff9_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff8_reg_n_106,buff8_reg_n_107,buff8_reg_n_108,buff8_reg_n_109,buff8_reg_n_110,buff8_reg_n_111,buff8_reg_n_112,buff8_reg_n_113,buff8_reg_n_114,buff8_reg_n_115,buff8_reg_n_116,buff8_reg_n_117,buff8_reg_n_118,buff8_reg_n_119,buff8_reg_n_120,buff8_reg_n_121,buff8_reg_n_122,buff8_reg_n_123,buff8_reg_n_124,buff8_reg_n_125,buff8_reg_n_126,buff8_reg_n_127,buff8_reg_n_128,buff8_reg_n_129,buff8_reg_n_130,buff8_reg_n_131,buff8_reg_n_132,buff8_reg_n_133,buff8_reg_n_134,buff8_reg_n_135,buff8_reg_n_136,buff8_reg_n_137,buff8_reg_n_138,buff8_reg_n_139,buff8_reg_n_140,buff8_reg_n_141,buff8_reg_n_142,buff8_reg_n_143,buff8_reg_n_144,buff8_reg_n_145,buff8_reg_n_146,buff8_reg_n_147,buff8_reg_n_148,buff8_reg_n_149,buff8_reg_n_150,buff8_reg_n_151,buff8_reg_n_152,buff8_reg_n_153}),
        .PCOUT({buff9_reg_n_106,buff9_reg_n_107,buff9_reg_n_108,buff9_reg_n_109,buff9_reg_n_110,buff9_reg_n_111,buff9_reg_n_112,buff9_reg_n_113,buff9_reg_n_114,buff9_reg_n_115,buff9_reg_n_116,buff9_reg_n_117,buff9_reg_n_118,buff9_reg_n_119,buff9_reg_n_120,buff9_reg_n_121,buff9_reg_n_122,buff9_reg_n_123,buff9_reg_n_124,buff9_reg_n_125,buff9_reg_n_126,buff9_reg_n_127,buff9_reg_n_128,buff9_reg_n_129,buff9_reg_n_130,buff9_reg_n_131,buff9_reg_n_132,buff9_reg_n_133,buff9_reg_n_134,buff9_reg_n_135,buff9_reg_n_136,buff9_reg_n_137,buff9_reg_n_138,buff9_reg_n_139,buff9_reg_n_140,buff9_reg_n_141,buff9_reg_n_142,buff9_reg_n_143,buff9_reg_n_144,buff9_reg_n_145,buff9_reg_n_146,buff9_reg_n_147,buff9_reg_n_148,buff9_reg_n_149,buff9_reg_n_150,buff9_reg_n_151,buff9_reg_n_152,buff9_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff9_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff9_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [0]),
        .Q(\^buff9_reg [0]),
        .R(1'b0));
  FDRE \buff9_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [1]),
        .Q(\^buff9_reg [1]),
        .R(1'b0));
  FDRE \buff9_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [2]),
        .Q(\^buff9_reg [2]),
        .R(1'b0));
  FDRE \buff9_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [3]),
        .Q(\^buff9_reg [3]),
        .R(1'b0));
  FDRE \buff9_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [4]),
        .Q(\^buff9_reg [4]),
        .R(1'b0));
  FDRE \buff9_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [5]),
        .Q(\^buff9_reg [5]),
        .R(1'b0));
  FDRE \buff9_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [6]),
        .Q(\^buff9_reg [6]),
        .R(1'b0));
  FDRE \buff9_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [7]),
        .Q(\^buff9_reg [7]),
        .R(1'b0));
  FDRE \buff9_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [8]),
        .Q(\^buff9_reg [8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(n_0_68));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(n_0_69));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(n_0_70));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(n_0_71));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(n_0_72));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(n_0_73));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(n_0_74));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(n_0_75));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(n_0_76));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(n_0_77));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(n_0_78));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(n_0_79));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(n_0_80));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(n_0_81));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(n_0_82));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(n_0_83));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(n_0_84));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(n_0_85));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(n_0_86));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(n_0_87));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_58ns_60dEe_MulnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_58ns_60dEe_MulnS_2_19
   (D,
    Q,
    grp_fu_240_ce,
    ap_clk);
  output [56:0]D;
  input [29:0]Q;
  input grp_fu_240_ce;
  input ap_clk;

  wire [56:0]D;
  (* RTL_KEEP = "true" *) wire [29:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[0]__2_srl2_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[10]__2_srl2_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[11]__2_srl2_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[12]__2_srl2_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[13]__2_srl2_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[14]__2_srl2_n_0 ;
  wire \buff0_reg[15]__0_n_0 ;
  wire \buff0_reg[15]__2_srl2_n_0 ;
  wire \buff0_reg[16]__0_n_0 ;
  wire \buff0_reg[16]__2_srl2_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[1]__2_srl2_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[2]__2_srl2_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[3]__2_srl2_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[4]__2_srl2_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[5]__2_srl2_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[6]__2_srl2_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[7]__2_srl2_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[8]__2_srl2_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire \buff0_reg[9]__2_srl2_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire buff10_reg_n_100;
  wire buff10_reg_n_101;
  wire buff10_reg_n_102;
  wire buff10_reg_n_103;
  wire buff10_reg_n_104;
  wire buff10_reg_n_105;
  wire buff10_reg_n_106;
  wire buff10_reg_n_107;
  wire buff10_reg_n_108;
  wire buff10_reg_n_109;
  wire buff10_reg_n_110;
  wire buff10_reg_n_111;
  wire buff10_reg_n_112;
  wire buff10_reg_n_113;
  wire buff10_reg_n_114;
  wire buff10_reg_n_115;
  wire buff10_reg_n_116;
  wire buff10_reg_n_117;
  wire buff10_reg_n_118;
  wire buff10_reg_n_119;
  wire buff10_reg_n_120;
  wire buff10_reg_n_121;
  wire buff10_reg_n_122;
  wire buff10_reg_n_123;
  wire buff10_reg_n_124;
  wire buff10_reg_n_125;
  wire buff10_reg_n_126;
  wire buff10_reg_n_127;
  wire buff10_reg_n_128;
  wire buff10_reg_n_129;
  wire buff10_reg_n_130;
  wire buff10_reg_n_131;
  wire buff10_reg_n_132;
  wire buff10_reg_n_133;
  wire buff10_reg_n_134;
  wire buff10_reg_n_135;
  wire buff10_reg_n_136;
  wire buff10_reg_n_137;
  wire buff10_reg_n_138;
  wire buff10_reg_n_139;
  wire buff10_reg_n_140;
  wire buff10_reg_n_141;
  wire buff10_reg_n_142;
  wire buff10_reg_n_143;
  wire buff10_reg_n_144;
  wire buff10_reg_n_145;
  wire buff10_reg_n_146;
  wire buff10_reg_n_147;
  wire buff10_reg_n_148;
  wire buff10_reg_n_149;
  wire buff10_reg_n_150;
  wire buff10_reg_n_151;
  wire buff10_reg_n_152;
  wire buff10_reg_n_153;
  wire buff10_reg_n_58;
  wire buff10_reg_n_59;
  wire buff10_reg_n_60;
  wire buff10_reg_n_61;
  wire buff10_reg_n_62;
  wire buff10_reg_n_63;
  wire buff10_reg_n_64;
  wire buff10_reg_n_65;
  wire buff10_reg_n_66;
  wire buff10_reg_n_67;
  wire buff10_reg_n_68;
  wire buff10_reg_n_69;
  wire buff10_reg_n_70;
  wire buff10_reg_n_71;
  wire buff10_reg_n_72;
  wire buff10_reg_n_73;
  wire buff10_reg_n_74;
  wire buff10_reg_n_75;
  wire buff10_reg_n_76;
  wire buff10_reg_n_77;
  wire buff10_reg_n_78;
  wire buff10_reg_n_79;
  wire buff10_reg_n_80;
  wire buff10_reg_n_81;
  wire buff10_reg_n_82;
  wire buff10_reg_n_83;
  wire buff10_reg_n_84;
  wire buff10_reg_n_85;
  wire buff10_reg_n_86;
  wire buff10_reg_n_87;
  wire buff10_reg_n_88;
  wire buff10_reg_n_89;
  wire buff10_reg_n_90;
  wire buff10_reg_n_91;
  wire buff10_reg_n_92;
  wire buff10_reg_n_93;
  wire buff10_reg_n_94;
  wire buff10_reg_n_95;
  wire buff10_reg_n_96;
  wire buff10_reg_n_97;
  wire buff10_reg_n_98;
  wire buff10_reg_n_99;
  wire buff11_reg_n_106;
  wire buff11_reg_n_107;
  wire buff11_reg_n_108;
  wire buff11_reg_n_109;
  wire buff11_reg_n_110;
  wire buff11_reg_n_111;
  wire buff11_reg_n_112;
  wire buff11_reg_n_113;
  wire buff11_reg_n_114;
  wire buff11_reg_n_115;
  wire buff11_reg_n_116;
  wire buff11_reg_n_117;
  wire buff11_reg_n_118;
  wire buff11_reg_n_119;
  wire buff11_reg_n_120;
  wire buff11_reg_n_121;
  wire buff11_reg_n_122;
  wire buff11_reg_n_123;
  wire buff11_reg_n_124;
  wire buff11_reg_n_125;
  wire buff11_reg_n_126;
  wire buff11_reg_n_127;
  wire buff11_reg_n_128;
  wire buff11_reg_n_129;
  wire buff11_reg_n_130;
  wire buff11_reg_n_131;
  wire buff11_reg_n_132;
  wire buff11_reg_n_133;
  wire buff11_reg_n_134;
  wire buff11_reg_n_135;
  wire buff11_reg_n_136;
  wire buff11_reg_n_137;
  wire buff11_reg_n_138;
  wire buff11_reg_n_139;
  wire buff11_reg_n_140;
  wire buff11_reg_n_141;
  wire buff11_reg_n_142;
  wire buff11_reg_n_143;
  wire buff11_reg_n_144;
  wire buff11_reg_n_145;
  wire buff11_reg_n_146;
  wire buff11_reg_n_147;
  wire buff11_reg_n_148;
  wire buff11_reg_n_149;
  wire buff11_reg_n_150;
  wire buff11_reg_n_151;
  wire buff11_reg_n_152;
  wire buff11_reg_n_153;
  wire buff12_reg_n_100;
  wire buff12_reg_n_101;
  wire buff12_reg_n_102;
  wire buff12_reg_n_103;
  wire buff12_reg_n_104;
  wire buff12_reg_n_105;
  wire buff12_reg_n_106;
  wire buff12_reg_n_107;
  wire buff12_reg_n_108;
  wire buff12_reg_n_109;
  wire buff12_reg_n_110;
  wire buff12_reg_n_111;
  wire buff12_reg_n_112;
  wire buff12_reg_n_113;
  wire buff12_reg_n_114;
  wire buff12_reg_n_115;
  wire buff12_reg_n_116;
  wire buff12_reg_n_117;
  wire buff12_reg_n_118;
  wire buff12_reg_n_119;
  wire buff12_reg_n_120;
  wire buff12_reg_n_121;
  wire buff12_reg_n_122;
  wire buff12_reg_n_123;
  wire buff12_reg_n_124;
  wire buff12_reg_n_125;
  wire buff12_reg_n_126;
  wire buff12_reg_n_127;
  wire buff12_reg_n_128;
  wire buff12_reg_n_129;
  wire buff12_reg_n_130;
  wire buff12_reg_n_131;
  wire buff12_reg_n_132;
  wire buff12_reg_n_133;
  wire buff12_reg_n_134;
  wire buff12_reg_n_135;
  wire buff12_reg_n_136;
  wire buff12_reg_n_137;
  wire buff12_reg_n_138;
  wire buff12_reg_n_139;
  wire buff12_reg_n_140;
  wire buff12_reg_n_141;
  wire buff12_reg_n_142;
  wire buff12_reg_n_143;
  wire buff12_reg_n_144;
  wire buff12_reg_n_145;
  wire buff12_reg_n_146;
  wire buff12_reg_n_147;
  wire buff12_reg_n_148;
  wire buff12_reg_n_149;
  wire buff12_reg_n_150;
  wire buff12_reg_n_151;
  wire buff12_reg_n_152;
  wire buff12_reg_n_153;
  wire buff12_reg_n_24;
  wire buff12_reg_n_25;
  wire buff12_reg_n_26;
  wire buff12_reg_n_27;
  wire buff12_reg_n_28;
  wire buff12_reg_n_29;
  wire buff12_reg_n_30;
  wire buff12_reg_n_31;
  wire buff12_reg_n_32;
  wire buff12_reg_n_33;
  wire buff12_reg_n_34;
  wire buff12_reg_n_35;
  wire buff12_reg_n_36;
  wire buff12_reg_n_37;
  wire buff12_reg_n_38;
  wire buff12_reg_n_39;
  wire buff12_reg_n_40;
  wire buff12_reg_n_41;
  wire buff12_reg_n_42;
  wire buff12_reg_n_43;
  wire buff12_reg_n_44;
  wire buff12_reg_n_45;
  wire buff12_reg_n_46;
  wire buff12_reg_n_47;
  wire buff12_reg_n_48;
  wire buff12_reg_n_49;
  wire buff12_reg_n_50;
  wire buff12_reg_n_51;
  wire buff12_reg_n_52;
  wire buff12_reg_n_53;
  wire buff12_reg_n_58;
  wire buff12_reg_n_59;
  wire buff12_reg_n_60;
  wire buff12_reg_n_61;
  wire buff12_reg_n_62;
  wire buff12_reg_n_63;
  wire buff12_reg_n_64;
  wire buff12_reg_n_65;
  wire buff12_reg_n_66;
  wire buff12_reg_n_67;
  wire buff12_reg_n_68;
  wire buff12_reg_n_69;
  wire buff12_reg_n_70;
  wire buff12_reg_n_71;
  wire buff12_reg_n_72;
  wire buff12_reg_n_73;
  wire buff12_reg_n_74;
  wire buff12_reg_n_75;
  wire buff12_reg_n_76;
  wire buff12_reg_n_77;
  wire buff12_reg_n_78;
  wire buff12_reg_n_79;
  wire buff12_reg_n_80;
  wire buff12_reg_n_81;
  wire buff12_reg_n_82;
  wire buff12_reg_n_83;
  wire buff12_reg_n_84;
  wire buff12_reg_n_85;
  wire buff12_reg_n_86;
  wire buff12_reg_n_87;
  wire buff12_reg_n_88;
  wire buff12_reg_n_89;
  wire buff12_reg_n_90;
  wire buff12_reg_n_91;
  wire buff12_reg_n_92;
  wire buff12_reg_n_93;
  wire buff12_reg_n_94;
  wire buff12_reg_n_95;
  wire buff12_reg_n_96;
  wire buff12_reg_n_97;
  wire buff12_reg_n_98;
  wire buff12_reg_n_99;
  wire [116:85]\^buff13_reg ;
  wire buff13_reg_n_58;
  wire buff13_reg_n_59;
  wire buff13_reg_n_60;
  wire buff13_reg_n_61;
  wire buff13_reg_n_62;
  wire buff13_reg_n_63;
  wire buff13_reg_n_64;
  wire buff13_reg_n_65;
  wire buff13_reg_n_66;
  wire buff13_reg_n_67;
  wire buff13_reg_n_68;
  wire buff13_reg_n_69;
  wire buff13_reg_n_70;
  wire buff13_reg_n_71;
  wire buff13_reg_n_72;
  wire buff13_reg_n_73;
  wire \buff1_reg[0]__0__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[0]__2_srl2_n_0 ;
  wire \buff1_reg[10]__0__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[10]__2_srl2_n_0 ;
  wire \buff1_reg[11]__0__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[11]__2_srl2_n_0 ;
  wire \buff1_reg[12]__0__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[12]__2_srl2_n_0 ;
  wire \buff1_reg[13]__0__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[13]__2_srl2_n_0 ;
  wire \buff1_reg[14]__0__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[14]__2_srl2_n_0 ;
  wire \buff1_reg[15]__0__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[15]__2_srl2_n_0 ;
  wire \buff1_reg[16]__0__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[16]__2_srl2_n_0 ;
  wire \buff1_reg[1]__0__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[1]__2_srl2_n_0 ;
  wire \buff1_reg[2]__0__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[2]__2_srl2_n_0 ;
  wire \buff1_reg[3]__0__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[3]__2_srl2_n_0 ;
  wire \buff1_reg[4]__0__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[4]__2_srl2_n_0 ;
  wire \buff1_reg[5]__0__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[5]__2_srl2_n_0 ;
  wire \buff1_reg[6]__0__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[6]__2_srl2_n_0 ;
  wire \buff1_reg[7]__0__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[7]__2_srl2_n_0 ;
  wire \buff1_reg[8]__0__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[8]__2_srl2_n_0 ;
  wire \buff1_reg[9]__0__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire \buff1_reg[9]__2_srl2_n_0 ;
  wire [16:0]buff1_reg__0;
  wire \buff2_reg[0]__0__0_n_0 ;
  wire \buff2_reg[0]__1_srl2_n_0 ;
  wire \buff2_reg[0]__2_srl4_n_0 ;
  wire \buff2_reg[10]__0__0_n_0 ;
  wire \buff2_reg[10]__1_srl2_n_0 ;
  wire \buff2_reg[10]__2_srl4_n_0 ;
  wire \buff2_reg[11]__0__0_n_0 ;
  wire \buff2_reg[11]__1_srl2_n_0 ;
  wire \buff2_reg[11]__2_srl4_n_0 ;
  wire \buff2_reg[12]__0__0_n_0 ;
  wire \buff2_reg[12]__1_srl2_n_0 ;
  wire \buff2_reg[12]__2_srl4_n_0 ;
  wire \buff2_reg[13]__0__0_n_0 ;
  wire \buff2_reg[13]__1_srl2_n_0 ;
  wire \buff2_reg[13]__2_srl4_n_0 ;
  wire \buff2_reg[14]__0__0_n_0 ;
  wire \buff2_reg[14]__1_srl2_n_0 ;
  wire \buff2_reg[14]__2_srl4_n_0 ;
  wire \buff2_reg[15]__0__0_n_0 ;
  wire \buff2_reg[15]__1_srl2_n_0 ;
  wire \buff2_reg[15]__2_srl4_n_0 ;
  wire \buff2_reg[16]__0__0_n_0 ;
  wire \buff2_reg[16]__1_srl2_n_0 ;
  wire \buff2_reg[16]__2_srl4_n_0 ;
  wire \buff2_reg[17]__2_srl4_n_0 ;
  wire \buff2_reg[18]_srl4_n_0 ;
  wire \buff2_reg[19]_srl4_n_0 ;
  wire \buff2_reg[1]__0__0_n_0 ;
  wire \buff2_reg[1]__1_srl2_n_0 ;
  wire \buff2_reg[1]__2_srl4_n_0 ;
  wire \buff2_reg[20]_srl4_n_0 ;
  wire \buff2_reg[21]_srl4_n_0 ;
  wire \buff2_reg[22]_srl4_n_0 ;
  wire \buff2_reg[23]_srl4_n_0 ;
  wire \buff2_reg[2]__0__0_n_0 ;
  wire \buff2_reg[2]__1_srl2_n_0 ;
  wire \buff2_reg[2]__2_srl4_n_0 ;
  wire \buff2_reg[3]__0__0_n_0 ;
  wire \buff2_reg[3]__1_srl2_n_0 ;
  wire \buff2_reg[3]__2_srl4_n_0 ;
  wire \buff2_reg[4]__0__0_n_0 ;
  wire \buff2_reg[4]__1_srl2_n_0 ;
  wire \buff2_reg[4]__2_srl4_n_0 ;
  wire \buff2_reg[5]__0__0_n_0 ;
  wire \buff2_reg[5]__1_srl2_n_0 ;
  wire \buff2_reg[5]__2_srl4_n_0 ;
  wire \buff2_reg[6]__0__0_n_0 ;
  wire \buff2_reg[6]__1_srl2_n_0 ;
  wire \buff2_reg[6]__2_srl4_n_0 ;
  wire \buff2_reg[7]__0__0_n_0 ;
  wire \buff2_reg[7]__1_srl2_n_0 ;
  wire \buff2_reg[7]__2_srl4_n_0 ;
  wire \buff2_reg[8]__0__0_n_0 ;
  wire \buff2_reg[8]__1_srl2_n_0 ;
  wire \buff2_reg[8]__2_srl4_n_0 ;
  wire \buff2_reg[9]__0__0_n_0 ;
  wire \buff2_reg[9]__1_srl2_n_0 ;
  wire \buff2_reg[9]__2_srl4_n_0 ;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_24;
  wire buff2_reg_n_25;
  wire buff2_reg_n_26;
  wire buff2_reg_n_27;
  wire buff2_reg_n_28;
  wire buff2_reg_n_29;
  wire buff2_reg_n_30;
  wire buff2_reg_n_31;
  wire buff2_reg_n_32;
  wire buff2_reg_n_33;
  wire buff2_reg_n_34;
  wire buff2_reg_n_35;
  wire buff2_reg_n_36;
  wire buff2_reg_n_37;
  wire buff2_reg_n_38;
  wire buff2_reg_n_39;
  wire buff2_reg_n_40;
  wire buff2_reg_n_41;
  wire buff2_reg_n_42;
  wire buff2_reg_n_43;
  wire buff2_reg_n_44;
  wire buff2_reg_n_45;
  wire buff2_reg_n_46;
  wire buff2_reg_n_47;
  wire buff2_reg_n_48;
  wire buff2_reg_n_49;
  wire buff2_reg_n_50;
  wire buff2_reg_n_51;
  wire buff2_reg_n_52;
  wire buff2_reg_n_53;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire \buff3_reg[0]__0__0_n_0 ;
  wire \buff3_reg[0]__1__0_n_0 ;
  wire \buff3_reg[0]__2_srl2_n_0 ;
  wire \buff3_reg[0]__3_srl5_n_0 ;
  wire \buff3_reg[10]__0__0_n_0 ;
  wire \buff3_reg[10]__1__0_n_0 ;
  wire \buff3_reg[10]__2_srl2_n_0 ;
  wire \buff3_reg[11]__0__0_n_0 ;
  wire \buff3_reg[11]__1__0_n_0 ;
  wire \buff3_reg[11]__2_srl2_n_0 ;
  wire \buff3_reg[12]__0__0_n_0 ;
  wire \buff3_reg[12]__1__0_n_0 ;
  wire \buff3_reg[12]__2_srl2_n_0 ;
  wire \buff3_reg[13]__0__0_n_0 ;
  wire \buff3_reg[13]__1__0_n_0 ;
  wire \buff3_reg[13]__2_srl2_n_0 ;
  wire \buff3_reg[14]__0__0_n_0 ;
  wire \buff3_reg[14]__1__0_n_0 ;
  wire \buff3_reg[14]__2_srl2_n_0 ;
  wire \buff3_reg[15]__0__0_n_0 ;
  wire \buff3_reg[15]__1__0_n_0 ;
  wire \buff3_reg[15]__2_srl2_n_0 ;
  wire \buff3_reg[16]__0__0_n_0 ;
  wire \buff3_reg[16]__1__0_n_0 ;
  wire \buff3_reg[16]__2_srl2_n_0 ;
  wire \buff3_reg[17]__1__0_n_0 ;
  wire \buff3_reg[18]__0__0_n_0 ;
  wire \buff3_reg[19]__0__0_n_0 ;
  wire \buff3_reg[1]__0__0_n_0 ;
  wire \buff3_reg[1]__1__0_n_0 ;
  wire \buff3_reg[1]__2_srl2_n_0 ;
  wire \buff3_reg[1]__3_srl5_n_0 ;
  wire \buff3_reg[20]__0__0_n_0 ;
  wire \buff3_reg[21]__0__0_n_0 ;
  wire \buff3_reg[22]__0__0_n_0 ;
  wire \buff3_reg[23]__0__0_n_0 ;
  wire \buff3_reg[2]__0__0_n_0 ;
  wire \buff3_reg[2]__1__0_n_0 ;
  wire \buff3_reg[2]__2_srl2_n_0 ;
  wire \buff3_reg[2]__3_srl5_n_0 ;
  wire \buff3_reg[3]__0__0_n_0 ;
  wire \buff3_reg[3]__1__0_n_0 ;
  wire \buff3_reg[3]__2_srl2_n_0 ;
  wire \buff3_reg[3]__3_srl5_n_0 ;
  wire \buff3_reg[4]__0__0_n_0 ;
  wire \buff3_reg[4]__1__0_n_0 ;
  wire \buff3_reg[4]__2_srl2_n_0 ;
  wire \buff3_reg[4]__3_srl5_n_0 ;
  wire \buff3_reg[5]__0__0_n_0 ;
  wire \buff3_reg[5]__1__0_n_0 ;
  wire \buff3_reg[5]__2_srl2_n_0 ;
  wire \buff3_reg[5]__3_srl5_n_0 ;
  wire \buff3_reg[6]__0__0_n_0 ;
  wire \buff3_reg[6]__1__0_n_0 ;
  wire \buff3_reg[6]__2_srl2_n_0 ;
  wire \buff3_reg[6]__3_srl5_n_0 ;
  wire \buff3_reg[7]__0__0_n_0 ;
  wire \buff3_reg[7]__1__0_n_0 ;
  wire \buff3_reg[7]__2_srl2_n_0 ;
  wire \buff3_reg[7]__3_srl5_n_0 ;
  wire \buff3_reg[8]__0__0_n_0 ;
  wire \buff3_reg[8]__1__0_n_0 ;
  wire \buff3_reg[8]__2_srl2_n_0 ;
  wire \buff3_reg[8]__3_srl5_n_0 ;
  wire \buff3_reg[9]__0__0_n_0 ;
  wire \buff3_reg[9]__1__0_n_0 ;
  wire \buff3_reg[9]__2_srl2_n_0 ;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire [8:0]\^buff4_reg ;
  wire \buff4_reg[0]__0__0_n_0 ;
  wire \buff4_reg[0]__2_srl2_n_0 ;
  wire \buff4_reg[0]__3_srl3_n_0 ;
  wire \buff4_reg[10]__0__0_n_0 ;
  wire \buff4_reg[10]__1_srl2_n_0 ;
  wire \buff4_reg[10]__2_srl3_n_0 ;
  wire \buff4_reg[11]__0__0_n_0 ;
  wire \buff4_reg[11]__1_srl2_n_0 ;
  wire \buff4_reg[11]__2_srl3_n_0 ;
  wire \buff4_reg[12]__0__0_n_0 ;
  wire \buff4_reg[12]__1_srl2_n_0 ;
  wire \buff4_reg[12]__2_srl3_n_0 ;
  wire \buff4_reg[13]__0__0_n_0 ;
  wire \buff4_reg[13]__1_srl2_n_0 ;
  wire \buff4_reg[13]__2_srl3_n_0 ;
  wire \buff4_reg[14]__0__0_n_0 ;
  wire \buff4_reg[14]__1_srl2_n_0 ;
  wire \buff4_reg[14]__2_srl3_n_0 ;
  wire \buff4_reg[15]__0__0_n_0 ;
  wire \buff4_reg[15]__1_srl2_n_0 ;
  wire \buff4_reg[15]__2_srl3_n_0 ;
  wire \buff4_reg[16]__0__0_n_0 ;
  wire \buff4_reg[16]__1_srl2_n_0 ;
  wire \buff4_reg[16]__2_srl3_n_0 ;
  wire \buff4_reg[1]__0__0_n_0 ;
  wire \buff4_reg[1]__2_srl2_n_0 ;
  wire \buff4_reg[1]__3_srl3_n_0 ;
  wire \buff4_reg[2]__0__0_n_0 ;
  wire \buff4_reg[2]__2_srl2_n_0 ;
  wire \buff4_reg[2]__3_srl3_n_0 ;
  wire \buff4_reg[3]__0__0_n_0 ;
  wire \buff4_reg[3]__2_srl2_n_0 ;
  wire \buff4_reg[3]__3_srl3_n_0 ;
  wire \buff4_reg[4]__0__0_n_0 ;
  wire \buff4_reg[4]__2_srl2_n_0 ;
  wire \buff4_reg[4]__3_srl3_n_0 ;
  wire \buff4_reg[5]__0__0_n_0 ;
  wire \buff4_reg[5]__2_srl2_n_0 ;
  wire \buff4_reg[5]__3_srl3_n_0 ;
  wire \buff4_reg[6]__0__0_n_0 ;
  wire \buff4_reg[6]__2_srl2_n_0 ;
  wire \buff4_reg[6]__3_srl3_n_0 ;
  wire \buff4_reg[7]__0__0_n_0 ;
  wire \buff4_reg[7]__2_srl2_n_0 ;
  wire \buff4_reg[7]__3_srl3_n_0 ;
  wire \buff4_reg[8]__0__0_n_0 ;
  wire \buff4_reg[8]__2_srl2_n_0 ;
  wire \buff4_reg[8]__3_srl3_n_0 ;
  wire \buff4_reg[9]__0__0_n_0 ;
  wire \buff4_reg[9]__2_srl2_n_0 ;
  wire \buff4_reg[9]__3_srl3_n_0 ;
  wire buff4_reg_n_100;
  wire buff4_reg_n_101;
  wire buff4_reg_n_102;
  wire buff4_reg_n_103;
  wire buff4_reg_n_104;
  wire buff4_reg_n_105;
  wire buff4_reg_n_106;
  wire buff4_reg_n_107;
  wire buff4_reg_n_108;
  wire buff4_reg_n_109;
  wire buff4_reg_n_110;
  wire buff4_reg_n_111;
  wire buff4_reg_n_112;
  wire buff4_reg_n_113;
  wire buff4_reg_n_114;
  wire buff4_reg_n_115;
  wire buff4_reg_n_116;
  wire buff4_reg_n_117;
  wire buff4_reg_n_118;
  wire buff4_reg_n_119;
  wire buff4_reg_n_120;
  wire buff4_reg_n_121;
  wire buff4_reg_n_122;
  wire buff4_reg_n_123;
  wire buff4_reg_n_124;
  wire buff4_reg_n_125;
  wire buff4_reg_n_126;
  wire buff4_reg_n_127;
  wire buff4_reg_n_128;
  wire buff4_reg_n_129;
  wire buff4_reg_n_130;
  wire buff4_reg_n_131;
  wire buff4_reg_n_132;
  wire buff4_reg_n_133;
  wire buff4_reg_n_134;
  wire buff4_reg_n_135;
  wire buff4_reg_n_136;
  wire buff4_reg_n_137;
  wire buff4_reg_n_138;
  wire buff4_reg_n_139;
  wire buff4_reg_n_140;
  wire buff4_reg_n_141;
  wire buff4_reg_n_142;
  wire buff4_reg_n_143;
  wire buff4_reg_n_144;
  wire buff4_reg_n_145;
  wire buff4_reg_n_146;
  wire buff4_reg_n_147;
  wire buff4_reg_n_148;
  wire buff4_reg_n_149;
  wire buff4_reg_n_150;
  wire buff4_reg_n_151;
  wire buff4_reg_n_152;
  wire buff4_reg_n_153;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire buff4_reg_n_72;
  wire buff4_reg_n_73;
  wire buff4_reg_n_74;
  wire buff4_reg_n_75;
  wire buff4_reg_n_76;
  wire buff4_reg_n_77;
  wire buff4_reg_n_78;
  wire buff4_reg_n_79;
  wire buff4_reg_n_80;
  wire buff4_reg_n_81;
  wire buff4_reg_n_82;
  wire buff4_reg_n_83;
  wire buff4_reg_n_84;
  wire buff4_reg_n_85;
  wire buff4_reg_n_86;
  wire buff4_reg_n_87;
  wire buff4_reg_n_88;
  wire buff4_reg_n_89;
  wire buff4_reg_n_90;
  wire buff4_reg_n_91;
  wire buff4_reg_n_92;
  wire buff4_reg_n_93;
  wire buff4_reg_n_94;
  wire buff4_reg_n_95;
  wire buff4_reg_n_96;
  wire buff4_reg_n_97;
  wire buff4_reg_n_98;
  wire buff4_reg_n_99;
  wire \buff5_reg[0]__1__0_n_0 ;
  wire \buff5_reg[0]__2__0_n_0 ;
  wire \buff5_reg[0]__3_srl3_n_0 ;
  wire \buff5_reg[0]__4_srl2_n_0 ;
  wire \buff5_reg[10]__1__0_n_0 ;
  wire \buff5_reg[10]__2__0_n_0 ;
  wire \buff5_reg[10]__3_srl3_n_0 ;
  wire \buff5_reg[10]__4_srl2_n_0 ;
  wire \buff5_reg[11]__1__0_n_0 ;
  wire \buff5_reg[11]__2__0_n_0 ;
  wire \buff5_reg[11]__3_srl3_n_0 ;
  wire \buff5_reg[11]__4_srl2_n_0 ;
  wire \buff5_reg[12]__1__0_n_0 ;
  wire \buff5_reg[12]__2__0_n_0 ;
  wire \buff5_reg[12]__3_srl3_n_0 ;
  wire \buff5_reg[12]__4_srl2_n_0 ;
  wire \buff5_reg[13]__1__0_n_0 ;
  wire \buff5_reg[13]__2__0_n_0 ;
  wire \buff5_reg[13]__3_srl3_n_0 ;
  wire \buff5_reg[13]__4_srl2_n_0 ;
  wire \buff5_reg[14]__1__0_n_0 ;
  wire \buff5_reg[14]__2__0_n_0 ;
  wire \buff5_reg[14]__3_srl3_n_0 ;
  wire \buff5_reg[14]__4_srl2_n_0 ;
  wire \buff5_reg[15]__1__0_n_0 ;
  wire \buff5_reg[15]__2__0_n_0 ;
  wire \buff5_reg[15]__3_srl3_n_0 ;
  wire \buff5_reg[15]__4_srl2_n_0 ;
  wire \buff5_reg[16]__1__0_n_0 ;
  wire \buff5_reg[16]__2__0_n_0 ;
  wire \buff5_reg[16]__3_srl3_n_0 ;
  wire \buff5_reg[16]__4_srl2_n_0 ;
  wire \buff5_reg[17]__4_srl2_n_0 ;
  wire \buff5_reg[18]__1_srl2_n_0 ;
  wire \buff5_reg[19]__1_srl2_n_0 ;
  wire \buff5_reg[1]__1__0_n_0 ;
  wire \buff5_reg[1]__2__0_n_0 ;
  wire \buff5_reg[1]__3_srl3_n_0 ;
  wire \buff5_reg[1]__4_srl2_n_0 ;
  wire \buff5_reg[20]__1_srl2_n_0 ;
  wire \buff5_reg[21]__1_srl2_n_0 ;
  wire \buff5_reg[22]__1_srl2_n_0 ;
  wire \buff5_reg[23]__1_srl2_n_0 ;
  wire \buff5_reg[2]__1__0_n_0 ;
  wire \buff5_reg[2]__2__0_n_0 ;
  wire \buff5_reg[2]__3_srl3_n_0 ;
  wire \buff5_reg[2]__4_srl2_n_0 ;
  wire \buff5_reg[3]__1__0_n_0 ;
  wire \buff5_reg[3]__2__0_n_0 ;
  wire \buff5_reg[3]__3_srl3_n_0 ;
  wire \buff5_reg[3]__4_srl2_n_0 ;
  wire \buff5_reg[4]__1__0_n_0 ;
  wire \buff5_reg[4]__2__0_n_0 ;
  wire \buff5_reg[4]__3_srl3_n_0 ;
  wire \buff5_reg[4]__4_srl2_n_0 ;
  wire \buff5_reg[5]__1__0_n_0 ;
  wire \buff5_reg[5]__2__0_n_0 ;
  wire \buff5_reg[5]__3_srl3_n_0 ;
  wire \buff5_reg[5]__4_srl2_n_0 ;
  wire \buff5_reg[6]__1__0_n_0 ;
  wire \buff5_reg[6]__2__0_n_0 ;
  wire \buff5_reg[6]__3_srl3_n_0 ;
  wire \buff5_reg[6]__4_srl2_n_0 ;
  wire \buff5_reg[7]__1__0_n_0 ;
  wire \buff5_reg[7]__2__0_n_0 ;
  wire \buff5_reg[7]__3_srl3_n_0 ;
  wire \buff5_reg[7]__4_srl2_n_0 ;
  wire \buff5_reg[8]__1__0_n_0 ;
  wire \buff5_reg[8]__2__0_n_0 ;
  wire \buff5_reg[8]__3_srl3_n_0 ;
  wire \buff5_reg[8]__4_srl2_n_0 ;
  wire \buff5_reg[9]__1__0_n_0 ;
  wire \buff5_reg[9]__2__0_n_0 ;
  wire \buff5_reg[9]__3_srl3_n_0 ;
  wire \buff5_reg[9]__4_srl2_n_0 ;
  wire buff5_reg_n_106;
  wire buff5_reg_n_107;
  wire buff5_reg_n_108;
  wire buff5_reg_n_109;
  wire buff5_reg_n_110;
  wire buff5_reg_n_111;
  wire buff5_reg_n_112;
  wire buff5_reg_n_113;
  wire buff5_reg_n_114;
  wire buff5_reg_n_115;
  wire buff5_reg_n_116;
  wire buff5_reg_n_117;
  wire buff5_reg_n_118;
  wire buff5_reg_n_119;
  wire buff5_reg_n_120;
  wire buff5_reg_n_121;
  wire buff5_reg_n_122;
  wire buff5_reg_n_123;
  wire buff5_reg_n_124;
  wire buff5_reg_n_125;
  wire buff5_reg_n_126;
  wire buff5_reg_n_127;
  wire buff5_reg_n_128;
  wire buff5_reg_n_129;
  wire buff5_reg_n_130;
  wire buff5_reg_n_131;
  wire buff5_reg_n_132;
  wire buff5_reg_n_133;
  wire buff5_reg_n_134;
  wire buff5_reg_n_135;
  wire buff5_reg_n_136;
  wire buff5_reg_n_137;
  wire buff5_reg_n_138;
  wire buff5_reg_n_139;
  wire buff5_reg_n_140;
  wire buff5_reg_n_141;
  wire buff5_reg_n_142;
  wire buff5_reg_n_143;
  wire buff5_reg_n_144;
  wire buff5_reg_n_145;
  wire buff5_reg_n_146;
  wire buff5_reg_n_147;
  wire buff5_reg_n_148;
  wire buff5_reg_n_149;
  wire buff5_reg_n_150;
  wire buff5_reg_n_151;
  wire buff5_reg_n_152;
  wire buff5_reg_n_153;
  wire \buff6_reg[0]__1__0_n_0 ;
  wire \buff6_reg[0]__2__0_n_0 ;
  wire \buff6_reg[0]__3_n_0 ;
  wire \buff6_reg[0]__4_srl2_n_0 ;
  wire \buff6_reg[10]__1__0_n_0 ;
  wire \buff6_reg[10]__2__0_n_0 ;
  wire \buff6_reg[10]__3_n_0 ;
  wire \buff6_reg[11]__1__0_n_0 ;
  wire \buff6_reg[11]__2__0_n_0 ;
  wire \buff6_reg[11]__3_n_0 ;
  wire \buff6_reg[12]__1__0_n_0 ;
  wire \buff6_reg[12]__2__0_n_0 ;
  wire \buff6_reg[12]__3_n_0 ;
  wire \buff6_reg[13]__1__0_n_0 ;
  wire \buff6_reg[13]__2__0_n_0 ;
  wire \buff6_reg[13]__3_n_0 ;
  wire \buff6_reg[14]__1__0_n_0 ;
  wire \buff6_reg[14]__2__0_n_0 ;
  wire \buff6_reg[14]__3_n_0 ;
  wire \buff6_reg[15]__1__0_n_0 ;
  wire \buff6_reg[15]__2__0_n_0 ;
  wire \buff6_reg[15]__3_n_0 ;
  wire \buff6_reg[16]__1__0_n_0 ;
  wire \buff6_reg[16]__2__0_n_0 ;
  wire \buff6_reg[16]__3_n_0 ;
  wire \buff6_reg[17]__2__0_n_0 ;
  wire \buff6_reg[18]__1__0_n_0 ;
  wire \buff6_reg[19]__1__0_n_0 ;
  wire \buff6_reg[1]__1__0_n_0 ;
  wire \buff6_reg[1]__2__0_n_0 ;
  wire \buff6_reg[1]__3_n_0 ;
  wire \buff6_reg[1]__4_srl2_n_0 ;
  wire \buff6_reg[20]__1__0_n_0 ;
  wire \buff6_reg[21]__1__0_n_0 ;
  wire \buff6_reg[22]__1__0_n_0 ;
  wire \buff6_reg[23]__1__0_n_0 ;
  wire \buff6_reg[2]__1__0_n_0 ;
  wire \buff6_reg[2]__2__0_n_0 ;
  wire \buff6_reg[2]__3_n_0 ;
  wire \buff6_reg[2]__4_srl2_n_0 ;
  wire \buff6_reg[3]__1__0_n_0 ;
  wire \buff6_reg[3]__2__0_n_0 ;
  wire \buff6_reg[3]__3_n_0 ;
  wire \buff6_reg[3]__4_srl2_n_0 ;
  wire \buff6_reg[4]__1__0_n_0 ;
  wire \buff6_reg[4]__2__0_n_0 ;
  wire \buff6_reg[4]__3_n_0 ;
  wire \buff6_reg[4]__4_srl2_n_0 ;
  wire \buff6_reg[5]__1__0_n_0 ;
  wire \buff6_reg[5]__2__0_n_0 ;
  wire \buff6_reg[5]__3_n_0 ;
  wire \buff6_reg[5]__4_srl2_n_0 ;
  wire \buff6_reg[6]__1__0_n_0 ;
  wire \buff6_reg[6]__2__0_n_0 ;
  wire \buff6_reg[6]__3_n_0 ;
  wire \buff6_reg[6]__4_srl2_n_0 ;
  wire \buff6_reg[7]__1__0_n_0 ;
  wire \buff6_reg[7]__2__0_n_0 ;
  wire \buff6_reg[7]__3_n_0 ;
  wire \buff6_reg[7]__4_srl2_n_0 ;
  wire \buff6_reg[8]__1__0_n_0 ;
  wire \buff6_reg[8]__2__0_n_0 ;
  wire \buff6_reg[8]__3_n_0 ;
  wire \buff6_reg[8]__4_srl2_n_0 ;
  wire \buff6_reg[9]__1__0_n_0 ;
  wire \buff6_reg[9]__2__0_n_0 ;
  wire \buff6_reg[9]__3_n_0 ;
  wire buff6_reg_n_106;
  wire buff6_reg_n_107;
  wire buff6_reg_n_108;
  wire buff6_reg_n_109;
  wire buff6_reg_n_110;
  wire buff6_reg_n_111;
  wire buff6_reg_n_112;
  wire buff6_reg_n_113;
  wire buff6_reg_n_114;
  wire buff6_reg_n_115;
  wire buff6_reg_n_116;
  wire buff6_reg_n_117;
  wire buff6_reg_n_118;
  wire buff6_reg_n_119;
  wire buff6_reg_n_120;
  wire buff6_reg_n_121;
  wire buff6_reg_n_122;
  wire buff6_reg_n_123;
  wire buff6_reg_n_124;
  wire buff6_reg_n_125;
  wire buff6_reg_n_126;
  wire buff6_reg_n_127;
  wire buff6_reg_n_128;
  wire buff6_reg_n_129;
  wire buff6_reg_n_130;
  wire buff6_reg_n_131;
  wire buff6_reg_n_132;
  wire buff6_reg_n_133;
  wire buff6_reg_n_134;
  wire buff6_reg_n_135;
  wire buff6_reg_n_136;
  wire buff6_reg_n_137;
  wire buff6_reg_n_138;
  wire buff6_reg_n_139;
  wire buff6_reg_n_140;
  wire buff6_reg_n_141;
  wire buff6_reg_n_142;
  wire buff6_reg_n_143;
  wire buff6_reg_n_144;
  wire buff6_reg_n_145;
  wire buff6_reg_n_146;
  wire buff6_reg_n_147;
  wire buff6_reg_n_148;
  wire buff6_reg_n_149;
  wire buff6_reg_n_150;
  wire buff6_reg_n_151;
  wire buff6_reg_n_152;
  wire buff6_reg_n_153;
  wire [16:0]\^buff7_reg ;
  wire \buff7_reg[0]__2__0_n_0 ;
  wire \buff7_reg[0]__3_srl2_n_0 ;
  wire \buff7_reg[0]__4_n_0 ;
  wire \buff7_reg[10]__2_srl2_n_0 ;
  wire \buff7_reg[10]__3_n_0 ;
  wire \buff7_reg[11]__2_srl2_n_0 ;
  wire \buff7_reg[11]__3_n_0 ;
  wire \buff7_reg[12]__2_srl2_n_0 ;
  wire \buff7_reg[12]__3_n_0 ;
  wire \buff7_reg[13]__2_srl2_n_0 ;
  wire \buff7_reg[13]__3_n_0 ;
  wire \buff7_reg[14]__2_srl2_n_0 ;
  wire \buff7_reg[14]__3_n_0 ;
  wire \buff7_reg[15]__2_srl2_n_0 ;
  wire \buff7_reg[15]__3_n_0 ;
  wire \buff7_reg[16]__2_srl2_n_0 ;
  wire \buff7_reg[16]__3_n_0 ;
  wire \buff7_reg[17]__3_n_0 ;
  wire \buff7_reg[18]__1_n_0 ;
  wire \buff7_reg[19]__1_n_0 ;
  wire \buff7_reg[1]__2__0_n_0 ;
  wire \buff7_reg[1]__3_srl2_n_0 ;
  wire \buff7_reg[1]__4_n_0 ;
  wire \buff7_reg[20]__1_n_0 ;
  wire \buff7_reg[21]__1_n_0 ;
  wire \buff7_reg[22]__1_n_0 ;
  wire \buff7_reg[23]__1_n_0 ;
  wire \buff7_reg[2]__2__0_n_0 ;
  wire \buff7_reg[2]__3_srl2_n_0 ;
  wire \buff7_reg[2]__4_n_0 ;
  wire \buff7_reg[3]__2__0_n_0 ;
  wire \buff7_reg[3]__3_srl2_n_0 ;
  wire \buff7_reg[3]__4_n_0 ;
  wire \buff7_reg[4]__2__0_n_0 ;
  wire \buff7_reg[4]__3_srl2_n_0 ;
  wire \buff7_reg[4]__4_n_0 ;
  wire \buff7_reg[5]__2__0_n_0 ;
  wire \buff7_reg[5]__3_srl2_n_0 ;
  wire \buff7_reg[5]__4_n_0 ;
  wire \buff7_reg[6]__2__0_n_0 ;
  wire \buff7_reg[6]__3_srl2_n_0 ;
  wire \buff7_reg[6]__4_n_0 ;
  wire \buff7_reg[7]__2__0_n_0 ;
  wire \buff7_reg[7]__3_srl2_n_0 ;
  wire \buff7_reg[7]__4_n_0 ;
  wire \buff7_reg[8]__2__0_n_0 ;
  wire \buff7_reg[8]__3_srl2_n_0 ;
  wire \buff7_reg[8]__4_n_0 ;
  wire \buff7_reg[9]__3_srl2_n_0 ;
  wire \buff7_reg[9]__4_n_0 ;
  wire buff7_reg_n_100;
  wire buff7_reg_n_101;
  wire buff7_reg_n_102;
  wire buff7_reg_n_103;
  wire buff7_reg_n_104;
  wire buff7_reg_n_105;
  wire buff7_reg_n_106;
  wire buff7_reg_n_107;
  wire buff7_reg_n_108;
  wire buff7_reg_n_109;
  wire buff7_reg_n_110;
  wire buff7_reg_n_111;
  wire buff7_reg_n_112;
  wire buff7_reg_n_113;
  wire buff7_reg_n_114;
  wire buff7_reg_n_115;
  wire buff7_reg_n_116;
  wire buff7_reg_n_117;
  wire buff7_reg_n_118;
  wire buff7_reg_n_119;
  wire buff7_reg_n_120;
  wire buff7_reg_n_121;
  wire buff7_reg_n_122;
  wire buff7_reg_n_123;
  wire buff7_reg_n_124;
  wire buff7_reg_n_125;
  wire buff7_reg_n_126;
  wire buff7_reg_n_127;
  wire buff7_reg_n_128;
  wire buff7_reg_n_129;
  wire buff7_reg_n_130;
  wire buff7_reg_n_131;
  wire buff7_reg_n_132;
  wire buff7_reg_n_133;
  wire buff7_reg_n_134;
  wire buff7_reg_n_135;
  wire buff7_reg_n_136;
  wire buff7_reg_n_137;
  wire buff7_reg_n_138;
  wire buff7_reg_n_139;
  wire buff7_reg_n_140;
  wire buff7_reg_n_141;
  wire buff7_reg_n_142;
  wire buff7_reg_n_143;
  wire buff7_reg_n_144;
  wire buff7_reg_n_145;
  wire buff7_reg_n_146;
  wire buff7_reg_n_147;
  wire buff7_reg_n_148;
  wire buff7_reg_n_149;
  wire buff7_reg_n_150;
  wire buff7_reg_n_151;
  wire buff7_reg_n_152;
  wire buff7_reg_n_153;
  wire buff7_reg_n_58;
  wire buff7_reg_n_59;
  wire buff7_reg_n_60;
  wire buff7_reg_n_61;
  wire buff7_reg_n_62;
  wire buff7_reg_n_63;
  wire buff7_reg_n_64;
  wire buff7_reg_n_65;
  wire buff7_reg_n_66;
  wire buff7_reg_n_67;
  wire buff7_reg_n_68;
  wire buff7_reg_n_69;
  wire buff7_reg_n_70;
  wire buff7_reg_n_71;
  wire buff7_reg_n_72;
  wire buff7_reg_n_73;
  wire buff7_reg_n_74;
  wire buff7_reg_n_75;
  wire buff7_reg_n_76;
  wire buff7_reg_n_77;
  wire buff7_reg_n_78;
  wire buff7_reg_n_79;
  wire buff7_reg_n_80;
  wire buff7_reg_n_81;
  wire buff7_reg_n_82;
  wire buff7_reg_n_83;
  wire buff7_reg_n_84;
  wire buff7_reg_n_85;
  wire buff7_reg_n_86;
  wire buff7_reg_n_87;
  wire buff7_reg_n_88;
  wire buff7_reg_n_89;
  wire buff7_reg_n_90;
  wire buff7_reg_n_91;
  wire buff7_reg_n_92;
  wire buff7_reg_n_93;
  wire buff7_reg_n_94;
  wire buff7_reg_n_95;
  wire buff7_reg_n_96;
  wire buff7_reg_n_97;
  wire buff7_reg_n_98;
  wire buff7_reg_n_99;
  wire [8:0]\^buff8_reg ;
  wire \buff8_reg[0]__2__0_n_0 ;
  wire \buff8_reg[0]__3_n_0 ;
  wire \buff8_reg[10]__2__0_n_0 ;
  wire \buff8_reg[10]__3_n_0 ;
  wire \buff8_reg[11]__2__0_n_0 ;
  wire \buff8_reg[11]__3_n_0 ;
  wire \buff8_reg[12]__2__0_n_0 ;
  wire \buff8_reg[12]__3_n_0 ;
  wire \buff8_reg[13]__2__0_n_0 ;
  wire \buff8_reg[13]__3_n_0 ;
  wire \buff8_reg[14]__2__0_n_0 ;
  wire \buff8_reg[14]__3_n_0 ;
  wire \buff8_reg[15]__2__0_n_0 ;
  wire \buff8_reg[15]__3_n_0 ;
  wire \buff8_reg[16]__2__0_n_0 ;
  wire \buff8_reg[16]__3_n_0 ;
  wire \buff8_reg[17]__3_n_0 ;
  wire \buff8_reg[18]__2_n_0 ;
  wire \buff8_reg[19]__2_n_0 ;
  wire \buff8_reg[1]__2__0_n_0 ;
  wire \buff8_reg[1]__3_n_0 ;
  wire \buff8_reg[20]__2_n_0 ;
  wire \buff8_reg[21]__2_n_0 ;
  wire \buff8_reg[22]__2_n_0 ;
  wire \buff8_reg[23]__2_n_0 ;
  wire \buff8_reg[2]__2__0_n_0 ;
  wire \buff8_reg[2]__3_n_0 ;
  wire \buff8_reg[3]__2__0_n_0 ;
  wire \buff8_reg[3]__3_n_0 ;
  wire \buff8_reg[4]__2__0_n_0 ;
  wire \buff8_reg[4]__3_n_0 ;
  wire \buff8_reg[5]__2__0_n_0 ;
  wire \buff8_reg[5]__3_n_0 ;
  wire \buff8_reg[6]__2__0_n_0 ;
  wire \buff8_reg[6]__3_n_0 ;
  wire \buff8_reg[7]__2__0_n_0 ;
  wire \buff8_reg[7]__3_n_0 ;
  wire \buff8_reg[8]__2__0_n_0 ;
  wire \buff8_reg[8]__3_n_0 ;
  wire \buff8_reg[9]__2__0_n_0 ;
  wire \buff8_reg[9]__3_n_0 ;
  wire buff8_reg_n_106;
  wire buff8_reg_n_107;
  wire buff8_reg_n_108;
  wire buff8_reg_n_109;
  wire buff8_reg_n_110;
  wire buff8_reg_n_111;
  wire buff8_reg_n_112;
  wire buff8_reg_n_113;
  wire buff8_reg_n_114;
  wire buff8_reg_n_115;
  wire buff8_reg_n_116;
  wire buff8_reg_n_117;
  wire buff8_reg_n_118;
  wire buff8_reg_n_119;
  wire buff8_reg_n_120;
  wire buff8_reg_n_121;
  wire buff8_reg_n_122;
  wire buff8_reg_n_123;
  wire buff8_reg_n_124;
  wire buff8_reg_n_125;
  wire buff8_reg_n_126;
  wire buff8_reg_n_127;
  wire buff8_reg_n_128;
  wire buff8_reg_n_129;
  wire buff8_reg_n_130;
  wire buff8_reg_n_131;
  wire buff8_reg_n_132;
  wire buff8_reg_n_133;
  wire buff8_reg_n_134;
  wire buff8_reg_n_135;
  wire buff8_reg_n_136;
  wire buff8_reg_n_137;
  wire buff8_reg_n_138;
  wire buff8_reg_n_139;
  wire buff8_reg_n_140;
  wire buff8_reg_n_141;
  wire buff8_reg_n_142;
  wire buff8_reg_n_143;
  wire buff8_reg_n_144;
  wire buff8_reg_n_145;
  wire buff8_reg_n_146;
  wire buff8_reg_n_147;
  wire buff8_reg_n_148;
  wire buff8_reg_n_149;
  wire buff8_reg_n_150;
  wire buff8_reg_n_151;
  wire buff8_reg_n_152;
  wire buff8_reg_n_153;
  wire [8:0]\^buff9_reg ;
  wire buff9_reg_n_106;
  wire buff9_reg_n_107;
  wire buff9_reg_n_108;
  wire buff9_reg_n_109;
  wire buff9_reg_n_110;
  wire buff9_reg_n_111;
  wire buff9_reg_n_112;
  wire buff9_reg_n_113;
  wire buff9_reg_n_114;
  wire buff9_reg_n_115;
  wire buff9_reg_n_116;
  wire buff9_reg_n_117;
  wire buff9_reg_n_118;
  wire buff9_reg_n_119;
  wire buff9_reg_n_120;
  wire buff9_reg_n_121;
  wire buff9_reg_n_122;
  wire buff9_reg_n_123;
  wire buff9_reg_n_124;
  wire buff9_reg_n_125;
  wire buff9_reg_n_126;
  wire buff9_reg_n_127;
  wire buff9_reg_n_128;
  wire buff9_reg_n_129;
  wire buff9_reg_n_130;
  wire buff9_reg_n_131;
  wire buff9_reg_n_132;
  wire buff9_reg_n_133;
  wire buff9_reg_n_134;
  wire buff9_reg_n_135;
  wire buff9_reg_n_136;
  wire buff9_reg_n_137;
  wire buff9_reg_n_138;
  wire buff9_reg_n_139;
  wire buff9_reg_n_140;
  wire buff9_reg_n_141;
  wire buff9_reg_n_142;
  wire buff9_reg_n_143;
  wire buff9_reg_n_144;
  wire buff9_reg_n_145;
  wire buff9_reg_n_146;
  wire buff9_reg_n_147;
  wire buff9_reg_n_148;
  wire buff9_reg_n_149;
  wire buff9_reg_n_150;
  wire buff9_reg_n_151;
  wire buff9_reg_n_152;
  wire buff9_reg_n_153;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_68;
  (* RTL_KEEP = "true" *) wire n_0_69;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_70;
  (* RTL_KEEP = "true" *) wire n_0_71;
  (* RTL_KEEP = "true" *) wire n_0_72;
  (* RTL_KEEP = "true" *) wire n_0_73;
  (* RTL_KEEP = "true" *) wire n_0_74;
  (* RTL_KEEP = "true" *) wire n_0_75;
  (* RTL_KEEP = "true" *) wire n_0_76;
  (* RTL_KEEP = "true" *) wire n_0_77;
  (* RTL_KEEP = "true" *) wire n_0_78;
  (* RTL_KEEP = "true" *) wire n_0_79;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_80;
  (* RTL_KEEP = "true" *) wire n_0_81;
  (* RTL_KEEP = "true" *) wire n_0_82;
  (* RTL_KEEP = "true" *) wire n_0_83;
  (* RTL_KEEP = "true" *) wire n_0_84;
  (* RTL_KEEP = "true" *) wire n_0_85;
  (* RTL_KEEP = "true" *) wire n_0_86;
  (* RTL_KEEP = "true" *) wire n_0_87;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff10_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff10_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff10_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff10_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff10_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff10_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff10_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff10_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff10_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff11_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff11_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff11_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff11_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff11_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff11_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff11_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff11_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff11_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff11_reg_P_UNCONNECTED;
  wire NLW_buff12_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff12_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff12_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff12_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff12_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff12_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff12_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff12_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff13_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff13_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff13_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff13_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff13_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff13_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff13_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff13_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff13_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff13_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_P_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg_P_UNCONNECTED;
  wire NLW_buff6_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff6_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff6_reg_P_UNCONNECTED;
  wire NLW_buff7_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff8_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff8_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff8_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff8_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff8_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff8_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff8_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff8_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff8_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff8_reg_P_UNCONNECTED;
  wire NLW_buff9_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff9_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff9_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff9_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff9_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff9_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff9_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff9_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff9_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff9_reg_P_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_87),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_77),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_76),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_75),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_74),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_73),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_72),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_71),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_70),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_69),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_68),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_86),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_67),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_66),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_65),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_64),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_63),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_62),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_61),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_60),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[0]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[1]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_85),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[2]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[3]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[4]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(Q[5]),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_84),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_83),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_82),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_81),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_80),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_79),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_78),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_59),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_49),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_48),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_47),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_46),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_45),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_44),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_43),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_42),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_41),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_40),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_58),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_39),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_38),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_37),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_36),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_35),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_34),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_33),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_32),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_31),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_30),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_57),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_29),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_26),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_56),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_55),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_54),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_53),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_52),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_51),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_50),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[0] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[0] ),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[0]__2_srl2 " *) 
  SRL16E \buff0_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_25),
        .Q(\buff0_reg[0]__2_srl2_n_0 ));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[10] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[10] ),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[10]__2_srl2 " *) 
  SRL16E \buff0_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_15),
        .Q(\buff0_reg[10]__2_srl2_n_0 ));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[11] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[11] ),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[11]__2_srl2 " *) 
  SRL16E \buff0_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_14),
        .Q(\buff0_reg[11]__2_srl2_n_0 ));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[12] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[12] ),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[12]__2_srl2 " *) 
  SRL16E \buff0_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_13),
        .Q(\buff0_reg[12]__2_srl2_n_0 ));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[13] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[13] ),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[13]__2_srl2 " *) 
  SRL16E \buff0_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_12),
        .Q(\buff0_reg[13]__2_srl2_n_0 ));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[14] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[14] ),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[14]__2_srl2 " *) 
  SRL16E \buff0_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_11),
        .Q(\buff0_reg[14]__2_srl2_n_0 ));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[15] ),
        .Q(\buff0_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[15] ),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[15]__2_srl2 " *) 
  SRL16E \buff0_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_10),
        .Q(\buff0_reg[15]__2_srl2_n_0 ));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[16] ),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[16] ),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[16]__2_srl2 " *) 
  SRL16E \buff0_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_9),
        .Q(\buff0_reg[16]__2_srl2_n_0 ));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[1] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[1] ),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[1]__2_srl2 " *) 
  SRL16E \buff0_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_24),
        .Q(\buff0_reg[1]__2_srl2_n_0 ));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[2] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[2] ),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[2]__2_srl2 " *) 
  SRL16E \buff0_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_23),
        .Q(\buff0_reg[2]__2_srl2_n_0 ));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[3] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[3] ),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[3]__2_srl2 " *) 
  SRL16E \buff0_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_22),
        .Q(\buff0_reg[3]__2_srl2_n_0 ));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[4] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[4] ),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[4]__2_srl2 " *) 
  SRL16E \buff0_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_21),
        .Q(\buff0_reg[4]__2_srl2_n_0 ));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[5] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[5] ),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[5]__2_srl2 " *) 
  SRL16E \buff0_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_20),
        .Q(\buff0_reg[5]__2_srl2_n_0 ));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[6] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[6] ),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[6]__2_srl2 " *) 
  SRL16E \buff0_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_19),
        .Q(\buff0_reg[6]__2_srl2_n_0 ));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[7] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[7] ),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[7]__2_srl2 " *) 
  SRL16E \buff0_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_18),
        .Q(\buff0_reg[7]__2_srl2_n_0 ));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[8] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[8] ),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[8]__2_srl2 " *) 
  SRL16E \buff0_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_17),
        .Q(\buff0_reg[8]__2_srl2_n_0 ));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\b_reg0_reg_n_0_[9] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\a_reg0_reg_n_0_[9] ),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff0_reg[9]__2_srl2 " *) 
  SRL16E \buff0_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_16),
        .Q(\buff0_reg[9]__2_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff10_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff6_reg[23]__1__0_n_0 ,\buff6_reg[22]__1__0_n_0 ,\buff6_reg[21]__1__0_n_0 ,\buff6_reg[20]__1__0_n_0 ,\buff6_reg[19]__1__0_n_0 ,\buff6_reg[18]__1__0_n_0 ,\buff6_reg[17]__2__0_n_0 ,\buff6_reg[16]__2__0_n_0 ,\buff6_reg[15]__2__0_n_0 ,\buff6_reg[14]__2__0_n_0 ,\buff6_reg[13]__2__0_n_0 ,\buff6_reg[12]__2__0_n_0 ,\buff6_reg[11]__2__0_n_0 ,\buff6_reg[10]__2__0_n_0 ,\buff6_reg[9]__2__0_n_0 ,\buff6_reg[8]__2__0_n_0 ,\buff6_reg[7]__2__0_n_0 ,\buff6_reg[6]__2__0_n_0 ,\buff6_reg[5]__2__0_n_0 ,\buff6_reg[4]__2__0_n_0 ,\buff6_reg[3]__2__0_n_0 ,\buff6_reg[2]__2__0_n_0 ,\buff6_reg[1]__2__0_n_0 ,\buff6_reg[0]__2__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff10_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff6_reg[16]__1__0_n_0 ,\buff6_reg[15]__1__0_n_0 ,\buff6_reg[14]__1__0_n_0 ,\buff6_reg[13]__1__0_n_0 ,\buff6_reg[12]__1__0_n_0 ,\buff6_reg[11]__1__0_n_0 ,\buff6_reg[10]__1__0_n_0 ,\buff6_reg[9]__1__0_n_0 ,\buff6_reg[8]__1__0_n_0 ,\buff6_reg[7]__1__0_n_0 ,\buff6_reg[6]__1__0_n_0 ,\buff6_reg[5]__1__0_n_0 ,\buff6_reg[4]__1__0_n_0 ,\buff6_reg[3]__1__0_n_0 ,\buff6_reg[2]__1__0_n_0 ,\buff6_reg[1]__1__0_n_0 ,\buff6_reg[0]__1__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff10_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff10_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff10_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff10_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff10_reg_OVERFLOW_UNCONNECTED),
        .P({buff10_reg_n_58,buff10_reg_n_59,buff10_reg_n_60,buff10_reg_n_61,buff10_reg_n_62,buff10_reg_n_63,buff10_reg_n_64,buff10_reg_n_65,buff10_reg_n_66,buff10_reg_n_67,buff10_reg_n_68,buff10_reg_n_69,buff10_reg_n_70,buff10_reg_n_71,buff10_reg_n_72,buff10_reg_n_73,buff10_reg_n_74,buff10_reg_n_75,buff10_reg_n_76,buff10_reg_n_77,buff10_reg_n_78,buff10_reg_n_79,buff10_reg_n_80,buff10_reg_n_81,buff10_reg_n_82,buff10_reg_n_83,buff10_reg_n_84,buff10_reg_n_85,buff10_reg_n_86,buff10_reg_n_87,buff10_reg_n_88,buff10_reg_n_89,buff10_reg_n_90,buff10_reg_n_91,buff10_reg_n_92,buff10_reg_n_93,buff10_reg_n_94,buff10_reg_n_95,buff10_reg_n_96,buff10_reg_n_97,buff10_reg_n_98,buff10_reg_n_99,buff10_reg_n_100,buff10_reg_n_101,buff10_reg_n_102,buff10_reg_n_103,buff10_reg_n_104,buff10_reg_n_105}),
        .PATTERNBDETECT(NLW_buff10_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff10_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff9_reg_n_106,buff9_reg_n_107,buff9_reg_n_108,buff9_reg_n_109,buff9_reg_n_110,buff9_reg_n_111,buff9_reg_n_112,buff9_reg_n_113,buff9_reg_n_114,buff9_reg_n_115,buff9_reg_n_116,buff9_reg_n_117,buff9_reg_n_118,buff9_reg_n_119,buff9_reg_n_120,buff9_reg_n_121,buff9_reg_n_122,buff9_reg_n_123,buff9_reg_n_124,buff9_reg_n_125,buff9_reg_n_126,buff9_reg_n_127,buff9_reg_n_128,buff9_reg_n_129,buff9_reg_n_130,buff9_reg_n_131,buff9_reg_n_132,buff9_reg_n_133,buff9_reg_n_134,buff9_reg_n_135,buff9_reg_n_136,buff9_reg_n_137,buff9_reg_n_138,buff9_reg_n_139,buff9_reg_n_140,buff9_reg_n_141,buff9_reg_n_142,buff9_reg_n_143,buff9_reg_n_144,buff9_reg_n_145,buff9_reg_n_146,buff9_reg_n_147,buff9_reg_n_148,buff9_reg_n_149,buff9_reg_n_150,buff9_reg_n_151,buff9_reg_n_152,buff9_reg_n_153}),
        .PCOUT({buff10_reg_n_106,buff10_reg_n_107,buff10_reg_n_108,buff10_reg_n_109,buff10_reg_n_110,buff10_reg_n_111,buff10_reg_n_112,buff10_reg_n_113,buff10_reg_n_114,buff10_reg_n_115,buff10_reg_n_116,buff10_reg_n_117,buff10_reg_n_118,buff10_reg_n_119,buff10_reg_n_120,buff10_reg_n_121,buff10_reg_n_122,buff10_reg_n_123,buff10_reg_n_124,buff10_reg_n_125,buff10_reg_n_126,buff10_reg_n_127,buff10_reg_n_128,buff10_reg_n_129,buff10_reg_n_130,buff10_reg_n_131,buff10_reg_n_132,buff10_reg_n_133,buff10_reg_n_134,buff10_reg_n_135,buff10_reg_n_136,buff10_reg_n_137,buff10_reg_n_138,buff10_reg_n_139,buff10_reg_n_140,buff10_reg_n_141,buff10_reg_n_142,buff10_reg_n_143,buff10_reg_n_144,buff10_reg_n_145,buff10_reg_n_146,buff10_reg_n_147,buff10_reg_n_148,buff10_reg_n_149,buff10_reg_n_150,buff10_reg_n_151,buff10_reg_n_152,buff10_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff10_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff11_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff7_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff11_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff7_reg[8]__2__0_n_0 ,\buff7_reg[7]__2__0_n_0 ,\buff7_reg[6]__2__0_n_0 ,\buff7_reg[5]__2__0_n_0 ,\buff7_reg[4]__2__0_n_0 ,\buff7_reg[3]__2__0_n_0 ,\buff7_reg[2]__2__0_n_0 ,\buff7_reg[1]__2__0_n_0 ,\buff7_reg[0]__2__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff11_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff11_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff11_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff11_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff11_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff11_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff11_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff11_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff10_reg_n_106,buff10_reg_n_107,buff10_reg_n_108,buff10_reg_n_109,buff10_reg_n_110,buff10_reg_n_111,buff10_reg_n_112,buff10_reg_n_113,buff10_reg_n_114,buff10_reg_n_115,buff10_reg_n_116,buff10_reg_n_117,buff10_reg_n_118,buff10_reg_n_119,buff10_reg_n_120,buff10_reg_n_121,buff10_reg_n_122,buff10_reg_n_123,buff10_reg_n_124,buff10_reg_n_125,buff10_reg_n_126,buff10_reg_n_127,buff10_reg_n_128,buff10_reg_n_129,buff10_reg_n_130,buff10_reg_n_131,buff10_reg_n_132,buff10_reg_n_133,buff10_reg_n_134,buff10_reg_n_135,buff10_reg_n_136,buff10_reg_n_137,buff10_reg_n_138,buff10_reg_n_139,buff10_reg_n_140,buff10_reg_n_141,buff10_reg_n_142,buff10_reg_n_143,buff10_reg_n_144,buff10_reg_n_145,buff10_reg_n_146,buff10_reg_n_147,buff10_reg_n_148,buff10_reg_n_149,buff10_reg_n_150,buff10_reg_n_151,buff10_reg_n_152,buff10_reg_n_153}),
        .PCOUT({buff11_reg_n_106,buff11_reg_n_107,buff11_reg_n_108,buff11_reg_n_109,buff11_reg_n_110,buff11_reg_n_111,buff11_reg_n_112,buff11_reg_n_113,buff11_reg_n_114,buff11_reg_n_115,buff11_reg_n_116,buff11_reg_n_117,buff11_reg_n_118,buff11_reg_n_119,buff11_reg_n_120,buff11_reg_n_121,buff11_reg_n_122,buff11_reg_n_123,buff11_reg_n_124,buff11_reg_n_125,buff11_reg_n_126,buff11_reg_n_127,buff11_reg_n_128,buff11_reg_n_129,buff11_reg_n_130,buff11_reg_n_131,buff11_reg_n_132,buff11_reg_n_133,buff11_reg_n_134,buff11_reg_n_135,buff11_reg_n_136,buff11_reg_n_137,buff11_reg_n_138,buff11_reg_n_139,buff11_reg_n_140,buff11_reg_n_141,buff11_reg_n_142,buff11_reg_n_143,buff11_reg_n_144,buff11_reg_n_145,buff11_reg_n_146,buff11_reg_n_147,buff11_reg_n_148,buff11_reg_n_149,buff11_reg_n_150,buff11_reg_n_151,buff11_reg_n_152,buff11_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff11_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff12_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff8_reg[23]__2_n_0 ,\buff8_reg[22]__2_n_0 ,\buff8_reg[21]__2_n_0 ,\buff8_reg[20]__2_n_0 ,\buff8_reg[19]__2_n_0 ,\buff8_reg[18]__2_n_0 ,\buff8_reg[17]__3_n_0 ,\buff8_reg[16]__3_n_0 ,\buff8_reg[15]__3_n_0 ,\buff8_reg[14]__3_n_0 ,\buff8_reg[13]__3_n_0 ,\buff8_reg[12]__3_n_0 ,\buff8_reg[11]__3_n_0 ,\buff8_reg[10]__3_n_0 ,\buff8_reg[9]__3_n_0 ,\buff8_reg[8]__3_n_0 ,\buff8_reg[7]__3_n_0 ,\buff8_reg[6]__3_n_0 ,\buff8_reg[5]__3_n_0 ,\buff8_reg[4]__3_n_0 ,\buff8_reg[3]__3_n_0 ,\buff8_reg[2]__3_n_0 ,\buff8_reg[1]__3_n_0 ,\buff8_reg[0]__3_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff12_reg_n_24,buff12_reg_n_25,buff12_reg_n_26,buff12_reg_n_27,buff12_reg_n_28,buff12_reg_n_29,buff12_reg_n_30,buff12_reg_n_31,buff12_reg_n_32,buff12_reg_n_33,buff12_reg_n_34,buff12_reg_n_35,buff12_reg_n_36,buff12_reg_n_37,buff12_reg_n_38,buff12_reg_n_39,buff12_reg_n_40,buff12_reg_n_41,buff12_reg_n_42,buff12_reg_n_43,buff12_reg_n_44,buff12_reg_n_45,buff12_reg_n_46,buff12_reg_n_47,buff12_reg_n_48,buff12_reg_n_49,buff12_reg_n_50,buff12_reg_n_51,buff12_reg_n_52,buff12_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff8_reg[16]__2__0_n_0 ,\buff8_reg[15]__2__0_n_0 ,\buff8_reg[14]__2__0_n_0 ,\buff8_reg[13]__2__0_n_0 ,\buff8_reg[12]__2__0_n_0 ,\buff8_reg[11]__2__0_n_0 ,\buff8_reg[10]__2__0_n_0 ,\buff8_reg[9]__2__0_n_0 ,\buff8_reg[8]__2__0_n_0 ,\buff8_reg[7]__2__0_n_0 ,\buff8_reg[6]__2__0_n_0 ,\buff8_reg[5]__2__0_n_0 ,\buff8_reg[4]__2__0_n_0 ,\buff8_reg[3]__2__0_n_0 ,\buff8_reg[2]__2__0_n_0 ,\buff8_reg[1]__2__0_n_0 ,\buff8_reg[0]__2__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff12_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff12_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff12_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff12_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff12_reg_OVERFLOW_UNCONNECTED),
        .P({buff12_reg_n_58,buff12_reg_n_59,buff12_reg_n_60,buff12_reg_n_61,buff12_reg_n_62,buff12_reg_n_63,buff12_reg_n_64,buff12_reg_n_65,buff12_reg_n_66,buff12_reg_n_67,buff12_reg_n_68,buff12_reg_n_69,buff12_reg_n_70,buff12_reg_n_71,buff12_reg_n_72,buff12_reg_n_73,buff12_reg_n_74,buff12_reg_n_75,buff12_reg_n_76,buff12_reg_n_77,buff12_reg_n_78,buff12_reg_n_79,buff12_reg_n_80,buff12_reg_n_81,buff12_reg_n_82,buff12_reg_n_83,buff12_reg_n_84,buff12_reg_n_85,buff12_reg_n_86,buff12_reg_n_87,buff12_reg_n_88,buff12_reg_n_89,buff12_reg_n_90,buff12_reg_n_91,buff12_reg_n_92,buff12_reg_n_93,buff12_reg_n_94,buff12_reg_n_95,buff12_reg_n_96,buff12_reg_n_97,buff12_reg_n_98,buff12_reg_n_99,buff12_reg_n_100,buff12_reg_n_101,buff12_reg_n_102,buff12_reg_n_103,buff12_reg_n_104,buff12_reg_n_105}),
        .PATTERNBDETECT(NLW_buff12_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff12_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff11_reg_n_106,buff11_reg_n_107,buff11_reg_n_108,buff11_reg_n_109,buff11_reg_n_110,buff11_reg_n_111,buff11_reg_n_112,buff11_reg_n_113,buff11_reg_n_114,buff11_reg_n_115,buff11_reg_n_116,buff11_reg_n_117,buff11_reg_n_118,buff11_reg_n_119,buff11_reg_n_120,buff11_reg_n_121,buff11_reg_n_122,buff11_reg_n_123,buff11_reg_n_124,buff11_reg_n_125,buff11_reg_n_126,buff11_reg_n_127,buff11_reg_n_128,buff11_reg_n_129,buff11_reg_n_130,buff11_reg_n_131,buff11_reg_n_132,buff11_reg_n_133,buff11_reg_n_134,buff11_reg_n_135,buff11_reg_n_136,buff11_reg_n_137,buff11_reg_n_138,buff11_reg_n_139,buff11_reg_n_140,buff11_reg_n_141,buff11_reg_n_142,buff11_reg_n_143,buff11_reg_n_144,buff11_reg_n_145,buff11_reg_n_146,buff11_reg_n_147,buff11_reg_n_148,buff11_reg_n_149,buff11_reg_n_150,buff11_reg_n_151,buff11_reg_n_152,buff11_reg_n_153}),
        .PCOUT({buff12_reg_n_106,buff12_reg_n_107,buff12_reg_n_108,buff12_reg_n_109,buff12_reg_n_110,buff12_reg_n_111,buff12_reg_n_112,buff12_reg_n_113,buff12_reg_n_114,buff12_reg_n_115,buff12_reg_n_116,buff12_reg_n_117,buff12_reg_n_118,buff12_reg_n_119,buff12_reg_n_120,buff12_reg_n_121,buff12_reg_n_122,buff12_reg_n_123,buff12_reg_n_124,buff12_reg_n_125,buff12_reg_n_126,buff12_reg_n_127,buff12_reg_n_128,buff12_reg_n_129,buff12_reg_n_130,buff12_reg_n_131,buff12_reg_n_132,buff12_reg_n_133,buff12_reg_n_134,buff12_reg_n_135,buff12_reg_n_136,buff12_reg_n_137,buff12_reg_n_138,buff12_reg_n_139,buff12_reg_n_140,buff12_reg_n_141,buff12_reg_n_142,buff12_reg_n_143,buff12_reg_n_144,buff12_reg_n_145,buff12_reg_n_146,buff12_reg_n_147,buff12_reg_n_148,buff12_reg_n_149,buff12_reg_n_150,buff12_reg_n_151,buff12_reg_n_152,buff12_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff12_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff13_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({buff12_reg_n_24,buff12_reg_n_25,buff12_reg_n_26,buff12_reg_n_27,buff12_reg_n_28,buff12_reg_n_29,buff12_reg_n_30,buff12_reg_n_31,buff12_reg_n_32,buff12_reg_n_33,buff12_reg_n_34,buff12_reg_n_35,buff12_reg_n_36,buff12_reg_n_37,buff12_reg_n_38,buff12_reg_n_39,buff12_reg_n_40,buff12_reg_n_41,buff12_reg_n_42,buff12_reg_n_43,buff12_reg_n_44,buff12_reg_n_45,buff12_reg_n_46,buff12_reg_n_47,buff12_reg_n_48,buff12_reg_n_49,buff12_reg_n_50,buff12_reg_n_51,buff12_reg_n_52,buff12_reg_n_53}),
        .ACOUT(NLW_buff13_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff9_reg }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff13_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff13_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff13_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff13_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff13_reg_OVERFLOW_UNCONNECTED),
        .P({buff13_reg_n_58,buff13_reg_n_59,buff13_reg_n_60,buff13_reg_n_61,buff13_reg_n_62,buff13_reg_n_63,buff13_reg_n_64,buff13_reg_n_65,buff13_reg_n_66,buff13_reg_n_67,buff13_reg_n_68,buff13_reg_n_69,buff13_reg_n_70,buff13_reg_n_71,buff13_reg_n_72,buff13_reg_n_73,\^buff13_reg }),
        .PATTERNBDETECT(NLW_buff13_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff13_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff12_reg_n_106,buff12_reg_n_107,buff12_reg_n_108,buff12_reg_n_109,buff12_reg_n_110,buff12_reg_n_111,buff12_reg_n_112,buff12_reg_n_113,buff12_reg_n_114,buff12_reg_n_115,buff12_reg_n_116,buff12_reg_n_117,buff12_reg_n_118,buff12_reg_n_119,buff12_reg_n_120,buff12_reg_n_121,buff12_reg_n_122,buff12_reg_n_123,buff12_reg_n_124,buff12_reg_n_125,buff12_reg_n_126,buff12_reg_n_127,buff12_reg_n_128,buff12_reg_n_129,buff12_reg_n_130,buff12_reg_n_131,buff12_reg_n_132,buff12_reg_n_133,buff12_reg_n_134,buff12_reg_n_135,buff12_reg_n_136,buff12_reg_n_137,buff12_reg_n_138,buff12_reg_n_139,buff12_reg_n_140,buff12_reg_n_141,buff12_reg_n_142,buff12_reg_n_143,buff12_reg_n_144,buff12_reg_n_145,buff12_reg_n_146,buff12_reg_n_147,buff12_reg_n_148,buff12_reg_n_149,buff12_reg_n_150,buff12_reg_n_151,buff12_reg_n_152,buff12_reg_n_153}),
        .PCOUT(NLW_buff13_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff13_reg_UNDERFLOW_UNCONNECTED));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[100]_srl3 " *) 
  SRL16E \buff16_reg[100]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [100]),
        .Q(D[40]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[101]_srl3 " *) 
  SRL16E \buff16_reg[101]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [101]),
        .Q(D[41]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[102]_srl3 " *) 
  SRL16E \buff16_reg[102]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [102]),
        .Q(D[42]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[103]_srl3 " *) 
  SRL16E \buff16_reg[103]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [103]),
        .Q(D[43]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[104]_srl3 " *) 
  SRL16E \buff16_reg[104]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [104]),
        .Q(D[44]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[105]_srl3 " *) 
  SRL16E \buff16_reg[105]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [105]),
        .Q(D[45]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[106]_srl3 " *) 
  SRL16E \buff16_reg[106]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [106]),
        .Q(D[46]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[107]_srl3 " *) 
  SRL16E \buff16_reg[107]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [107]),
        .Q(D[47]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[108]_srl3 " *) 
  SRL16E \buff16_reg[108]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [108]),
        .Q(D[48]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[109]_srl3 " *) 
  SRL16E \buff16_reg[109]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [109]),
        .Q(D[49]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[110]_srl3 " *) 
  SRL16E \buff16_reg[110]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [110]),
        .Q(D[50]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[111]_srl3 " *) 
  SRL16E \buff16_reg[111]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [111]),
        .Q(D[51]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[112]_srl3 " *) 
  SRL16E \buff16_reg[112]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [112]),
        .Q(D[52]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[113]_srl3 " *) 
  SRL16E \buff16_reg[113]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [113]),
        .Q(D[53]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[114]_srl3 " *) 
  SRL16E \buff16_reg[114]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [114]),
        .Q(D[54]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[115]_srl3 " *) 
  SRL16E \buff16_reg[115]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [115]),
        .Q(D[55]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[116]_srl3 " *) 
  SRL16E \buff16_reg[116]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [116]),
        .Q(D[56]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[60]_srl6 " *) 
  SRL16E \buff16_reg[60]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_96),
        .Q(D[0]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[61]_srl6 " *) 
  SRL16E \buff16_reg[61]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_95),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[62]_srl6 " *) 
  SRL16E \buff16_reg[62]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_94),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[63]_srl6 " *) 
  SRL16E \buff16_reg[63]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_93),
        .Q(D[3]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[64]_srl6 " *) 
  SRL16E \buff16_reg[64]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_92),
        .Q(D[4]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[65]_srl6 " *) 
  SRL16E \buff16_reg[65]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_91),
        .Q(D[5]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[66]_srl6 " *) 
  SRL16E \buff16_reg[66]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_90),
        .Q(D[6]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[67]_srl6 " *) 
  SRL16E \buff16_reg[67]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff10_reg_n_89),
        .Q(D[7]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[68]_srl4 " *) 
  SRL16E \buff16_reg[68]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_105),
        .Q(D[8]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[69]_srl4 " *) 
  SRL16E \buff16_reg[69]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_104),
        .Q(D[9]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[70]_srl4 " *) 
  SRL16E \buff16_reg[70]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_103),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[71]_srl4 " *) 
  SRL16E \buff16_reg[71]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_102),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[72]_srl4 " *) 
  SRL16E \buff16_reg[72]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_101),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[73]_srl4 " *) 
  SRL16E \buff16_reg[73]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_100),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[74]_srl4 " *) 
  SRL16E \buff16_reg[74]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_99),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[75]_srl4 " *) 
  SRL16E \buff16_reg[75]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_98),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[76]_srl4 " *) 
  SRL16E \buff16_reg[76]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_97),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[77]_srl4 " *) 
  SRL16E \buff16_reg[77]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_96),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[78]_srl4 " *) 
  SRL16E \buff16_reg[78]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_95),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[79]_srl4 " *) 
  SRL16E \buff16_reg[79]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_94),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[80]_srl4 " *) 
  SRL16E \buff16_reg[80]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_93),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[81]_srl4 " *) 
  SRL16E \buff16_reg[81]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_92),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[82]_srl4 " *) 
  SRL16E \buff16_reg[82]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_91),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[83]_srl4 " *) 
  SRL16E \buff16_reg[83]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_90),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[84]_srl4 " *) 
  SRL16E \buff16_reg[84]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff12_reg_n_89),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[85]_srl3 " *) 
  SRL16E \buff16_reg[85]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [85]),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[86]_srl3 " *) 
  SRL16E \buff16_reg[86]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [86]),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[87]_srl3 " *) 
  SRL16E \buff16_reg[87]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [87]),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[88]_srl3 " *) 
  SRL16E \buff16_reg[88]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [88]),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[89]_srl3 " *) 
  SRL16E \buff16_reg[89]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [89]),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[90]_srl3 " *) 
  SRL16E \buff16_reg[90]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [90]),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[91]_srl3 " *) 
  SRL16E \buff16_reg[91]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [91]),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[92]_srl3 " *) 
  SRL16E \buff16_reg[92]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [92]),
        .Q(D[32]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[93]_srl3 " *) 
  SRL16E \buff16_reg[93]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [93]),
        .Q(D[33]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[94]_srl3 " *) 
  SRL16E \buff16_reg[94]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [94]),
        .Q(D[34]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[95]_srl3 " *) 
  SRL16E \buff16_reg[95]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [95]),
        .Q(D[35]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[96]_srl3 " *) 
  SRL16E \buff16_reg[96]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [96]),
        .Q(D[36]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[97]_srl3 " *) 
  SRL16E \buff16_reg[97]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [97]),
        .Q(D[37]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[98]_srl3 " *) 
  SRL16E \buff16_reg[98]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [98]),
        .Q(D[38]));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff16_reg[99]_srl3 " *) 
  SRL16E \buff16_reg[99]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff13_reg [99]),
        .Q(D[39]));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[0]),
        .Q(buff1_reg__0[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[0]__2_srl2_n_0 ),
        .Q(\buff1_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[0]__2_srl2 " *) 
  SRL16E \buff1_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(\buff1_reg[0]__2_srl2_n_0 ));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[10]),
        .Q(buff1_reg__0[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[10]__2_srl2_n_0 ),
        .Q(\buff1_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[10]__2_srl2 " *) 
  SRL16E \buff1_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(\buff1_reg[10]__2_srl2_n_0 ));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[11]),
        .Q(buff1_reg__0[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[11]__2_srl2_n_0 ),
        .Q(\buff1_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[11]__2_srl2 " *) 
  SRL16E \buff1_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(\buff1_reg[11]__2_srl2_n_0 ));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[12]),
        .Q(buff1_reg__0[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[12]__2_srl2_n_0 ),
        .Q(\buff1_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[12]__2_srl2 " *) 
  SRL16E \buff1_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(\buff1_reg[12]__2_srl2_n_0 ));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[13]),
        .Q(buff1_reg__0[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[13]__2_srl2_n_0 ),
        .Q(\buff1_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[13]__2_srl2 " *) 
  SRL16E \buff1_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(\buff1_reg[13]__2_srl2_n_0 ));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[14]),
        .Q(buff1_reg__0[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[14]__2_srl2_n_0 ),
        .Q(\buff1_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[14]__2_srl2 " *) 
  SRL16E \buff1_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(\buff1_reg[14]__2_srl2_n_0 ));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[15]),
        .Q(buff1_reg__0[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[15]__2_srl2_n_0 ),
        .Q(\buff1_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[15]__2_srl2 " *) 
  SRL16E \buff1_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(\buff1_reg[15]__2_srl2_n_0 ));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[16]),
        .Q(buff1_reg__0[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[16]__2_srl2_n_0 ),
        .Q(\buff1_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[16]__2_srl2 " *) 
  SRL16E \buff1_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[33] ),
        .Q(\buff1_reg[16]__2_srl2_n_0 ));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[1]),
        .Q(buff1_reg__0[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[1]__2_srl2_n_0 ),
        .Q(\buff1_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[1]__2_srl2 " *) 
  SRL16E \buff1_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(\buff1_reg[1]__2_srl2_n_0 ));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[2]),
        .Q(buff1_reg__0[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[2]__2_srl2_n_0 ),
        .Q(\buff1_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[2]__2_srl2 " *) 
  SRL16E \buff1_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(\buff1_reg[2]__2_srl2_n_0 ));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[3]),
        .Q(buff1_reg__0[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[3]__2_srl2_n_0 ),
        .Q(\buff1_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[3]__2_srl2 " *) 
  SRL16E \buff1_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(\buff1_reg[3]__2_srl2_n_0 ));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[4]),
        .Q(buff1_reg__0[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[4]__2_srl2_n_0 ),
        .Q(\buff1_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[4]__2_srl2 " *) 
  SRL16E \buff1_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(\buff1_reg[4]__2_srl2_n_0 ));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[5]),
        .Q(buff1_reg__0[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[5]__2_srl2_n_0 ),
        .Q(\buff1_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[5]__2_srl2 " *) 
  SRL16E \buff1_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(\buff1_reg[5]__2_srl2_n_0 ));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[6]),
        .Q(buff1_reg__0[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[6]__2_srl2_n_0 ),
        .Q(\buff1_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[6]__2_srl2 " *) 
  SRL16E \buff1_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(\buff1_reg[6]__2_srl2_n_0 ));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[7]),
        .Q(buff1_reg__0[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[7]__2_srl2_n_0 ),
        .Q(\buff1_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[7]__2_srl2 " *) 
  SRL16E \buff1_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(\buff1_reg[7]__2_srl2_n_0 ));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[8]),
        .Q(buff1_reg__0[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[8]__2_srl2_n_0 ),
        .Q(\buff1_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[8]__2_srl2 " *) 
  SRL16E \buff1_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(\buff1_reg[8]__2_srl2_n_0 ));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__2[9]),
        .Q(buff1_reg__0[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg[9]__2_srl2_n_0 ),
        .Q(\buff1_reg[9]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff1_reg[9]__2_srl2 " *) 
  SRL16E \buff1_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(\buff1_reg[9]__2_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83,n_0_84,n_0_85,n_0_86,n_0_87}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff2_reg_n_24,buff2_reg_n_25,buff2_reg_n_26,buff2_reg_n_27,buff2_reg_n_28,buff2_reg_n_29,buff2_reg_n_30,buff2_reg_n_31,buff2_reg_n_32,buff2_reg_n_33,buff2_reg_n_34,buff2_reg_n_35,buff2_reg_n_36,buff2_reg_n_37,buff2_reg_n_38,buff2_reg_n_39,buff2_reg_n_40,buff2_reg_n_41,buff2_reg_n_42,buff2_reg_n_43,buff2_reg_n_44,buff2_reg_n_45,buff2_reg_n_46,buff2_reg_n_47,buff2_reg_n_48,buff2_reg_n_49,buff2_reg_n_50,buff2_reg_n_51,buff2_reg_n_52,buff2_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[0]__2_srl2_n_0 ),
        .Q(\buff2_reg[0]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[0]__1_srl2 " *) 
  SRL16E \buff2_reg[0]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[0]__0_n_0 ),
        .Q(\buff2_reg[0]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[0]__2_srl4 " *) 
  SRL16E \buff2_reg[0]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\buff2_reg[0]__2_srl4_n_0 ));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[10]__2_srl2_n_0 ),
        .Q(\buff2_reg[10]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[10]__1_srl2 " *) 
  SRL16E \buff2_reg[10]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[10]__0_n_0 ),
        .Q(\buff2_reg[10]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[10]__2_srl4 " *) 
  SRL16E \buff2_reg[10]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(\buff2_reg[10]__2_srl4_n_0 ));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[11]__2_srl2_n_0 ),
        .Q(\buff2_reg[11]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[11]__1_srl2 " *) 
  SRL16E \buff2_reg[11]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[11]__0_n_0 ),
        .Q(\buff2_reg[11]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[11]__2_srl4 " *) 
  SRL16E \buff2_reg[11]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(\buff2_reg[11]__2_srl4_n_0 ));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[12]__2_srl2_n_0 ),
        .Q(\buff2_reg[12]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[12]__1_srl2 " *) 
  SRL16E \buff2_reg[12]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[12]__0_n_0 ),
        .Q(\buff2_reg[12]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[12]__2_srl4 " *) 
  SRL16E \buff2_reg[12]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(\buff2_reg[12]__2_srl4_n_0 ));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[13]__2_srl2_n_0 ),
        .Q(\buff2_reg[13]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[13]__1_srl2 " *) 
  SRL16E \buff2_reg[13]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[13]__0_n_0 ),
        .Q(\buff2_reg[13]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[13]__2_srl4 " *) 
  SRL16E \buff2_reg[13]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(\buff2_reg[13]__2_srl4_n_0 ));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[14]__2_srl2_n_0 ),
        .Q(\buff2_reg[14]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[14]__1_srl2 " *) 
  SRL16E \buff2_reg[14]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[14]__0_n_0 ),
        .Q(\buff2_reg[14]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[14]__2_srl4 " *) 
  SRL16E \buff2_reg[14]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(\buff2_reg[14]__2_srl4_n_0 ));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[15]__2_srl2_n_0 ),
        .Q(\buff2_reg[15]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[15]__1_srl2 " *) 
  SRL16E \buff2_reg[15]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[15]__0_n_0 ),
        .Q(\buff2_reg[15]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[15]__2_srl4 " *) 
  SRL16E \buff2_reg[15]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(\buff2_reg[15]__2_srl4_n_0 ));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[16]__2_srl2_n_0 ),
        .Q(\buff2_reg[16]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[16]__1_srl2 " *) 
  SRL16E \buff2_reg[16]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[16]__0_n_0 ),
        .Q(\buff2_reg[16]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[16]__2_srl4 " *) 
  SRL16E \buff2_reg[16]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(\buff2_reg[16]__2_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[17]__2_srl4 " *) 
  SRL16E \buff2_reg[17]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(\buff2_reg[17]__2_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[18]_srl4 " *) 
  SRL16E \buff2_reg[18]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(\buff2_reg[18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[19]_srl4 " *) 
  SRL16E \buff2_reg[19]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(\buff2_reg[19]_srl4_n_0 ));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[1]__2_srl2_n_0 ),
        .Q(\buff2_reg[1]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[1]__1_srl2 " *) 
  SRL16E \buff2_reg[1]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[1]__0_n_0 ),
        .Q(\buff2_reg[1]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[1]__2_srl4 " *) 
  SRL16E \buff2_reg[1]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\buff2_reg[1]__2_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[20]_srl4 " *) 
  SRL16E \buff2_reg[20]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(\buff2_reg[20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[21]_srl4 " *) 
  SRL16E \buff2_reg[21]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(\buff2_reg[21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[22]_srl4 " *) 
  SRL16E \buff2_reg[22]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(\buff2_reg[22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[23]_srl4 " *) 
  SRL16E \buff2_reg[23]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(\buff2_reg[23]_srl4_n_0 ));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[2]__2_srl2_n_0 ),
        .Q(\buff2_reg[2]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[2]__1_srl2 " *) 
  SRL16E \buff2_reg[2]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[2]__0_n_0 ),
        .Q(\buff2_reg[2]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[2]__2_srl4 " *) 
  SRL16E \buff2_reg[2]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(\buff2_reg[2]__2_srl4_n_0 ));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[3]__2_srl2_n_0 ),
        .Q(\buff2_reg[3]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[3]__1_srl2 " *) 
  SRL16E \buff2_reg[3]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[3]__0_n_0 ),
        .Q(\buff2_reg[3]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[3]__2_srl4 " *) 
  SRL16E \buff2_reg[3]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(\buff2_reg[3]__2_srl4_n_0 ));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[4]__2_srl2_n_0 ),
        .Q(\buff2_reg[4]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[4]__1_srl2 " *) 
  SRL16E \buff2_reg[4]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[4]__0_n_0 ),
        .Q(\buff2_reg[4]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[4]__2_srl4 " *) 
  SRL16E \buff2_reg[4]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(\buff2_reg[4]__2_srl4_n_0 ));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[5]__2_srl2_n_0 ),
        .Q(\buff2_reg[5]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[5]__1_srl2 " *) 
  SRL16E \buff2_reg[5]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[5]__0_n_0 ),
        .Q(\buff2_reg[5]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[5]__2_srl4 " *) 
  SRL16E \buff2_reg[5]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(\buff2_reg[5]__2_srl4_n_0 ));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[6]__2_srl2_n_0 ),
        .Q(\buff2_reg[6]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[6]__1_srl2 " *) 
  SRL16E \buff2_reg[6]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[6]__0_n_0 ),
        .Q(\buff2_reg[6]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[6]__2_srl4 " *) 
  SRL16E \buff2_reg[6]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(\buff2_reg[6]__2_srl4_n_0 ));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[7]__2_srl2_n_0 ),
        .Q(\buff2_reg[7]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[7]__1_srl2 " *) 
  SRL16E \buff2_reg[7]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[7]__0_n_0 ),
        .Q(\buff2_reg[7]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[7]__2_srl4 " *) 
  SRL16E \buff2_reg[7]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(\buff2_reg[7]__2_srl4_n_0 ));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[8]__2_srl2_n_0 ),
        .Q(\buff2_reg[8]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[8]__1_srl2 " *) 
  SRL16E \buff2_reg[8]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[8]__0_n_0 ),
        .Q(\buff2_reg[8]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[8]__2_srl4 " *) 
  SRL16E \buff2_reg[8]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(\buff2_reg[8]__2_srl4_n_0 ));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg[9]__2_srl2_n_0 ),
        .Q(\buff2_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[9]__1_srl2 " *) 
  SRL16E \buff2_reg[9]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff0_reg[9]__0_n_0 ),
        .Q(\buff2_reg[9]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff2_reg[9]__2_srl4 " *) 
  SRL16E \buff2_reg[9]__2_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(\buff2_reg[9]__2_srl4_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff2_reg_n_24,buff2_reg_n_25,buff2_reg_n_26,buff2_reg_n_27,buff2_reg_n_28,buff2_reg_n_29,buff2_reg_n_30,buff2_reg_n_31,buff2_reg_n_32,buff2_reg_n_33,buff2_reg_n_34,buff2_reg_n_35,buff2_reg_n_36,buff2_reg_n_37,buff2_reg_n_38,buff2_reg_n_39,buff2_reg_n_40,buff2_reg_n_41,buff2_reg_n_42,buff2_reg_n_43,buff2_reg_n_44,buff2_reg_n_45,buff2_reg_n_46,buff2_reg_n_47,buff2_reg_n_48,buff2_reg_n_49,buff2_reg_n_50,buff2_reg_n_51,buff2_reg_n_52,buff2_reg_n_53}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[0]__1_srl2_n_0 ),
        .Q(\buff3_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[0]__2_srl4_n_0 ),
        .Q(\buff3_reg[0]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[0]__2_srl2 " *) 
  SRL16E \buff3_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[0]),
        .Q(\buff3_reg[0]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[0]__3_srl5 " *) 
  SRL16E \buff3_reg[0]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_8),
        .Q(\buff3_reg[0]__3_srl5_n_0 ));
  FDRE \buff3_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[10]__1_srl2_n_0 ),
        .Q(\buff3_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[10]__2_srl4_n_0 ),
        .Q(\buff3_reg[10]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[10]__2_srl2 " *) 
  SRL16E \buff3_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[10]),
        .Q(\buff3_reg[10]__2_srl2_n_0 ));
  FDRE \buff3_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[11]__1_srl2_n_0 ),
        .Q(\buff3_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[11]__2_srl4_n_0 ),
        .Q(\buff3_reg[11]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[11]__2_srl2 " *) 
  SRL16E \buff3_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[11]),
        .Q(\buff3_reg[11]__2_srl2_n_0 ));
  FDRE \buff3_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[12]__1_srl2_n_0 ),
        .Q(\buff3_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[12]__2_srl4_n_0 ),
        .Q(\buff3_reg[12]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[12]__2_srl2 " *) 
  SRL16E \buff3_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[12]),
        .Q(\buff3_reg[12]__2_srl2_n_0 ));
  FDRE \buff3_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[13]__1_srl2_n_0 ),
        .Q(\buff3_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[13]__2_srl4_n_0 ),
        .Q(\buff3_reg[13]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[13]__2_srl2 " *) 
  SRL16E \buff3_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[13]),
        .Q(\buff3_reg[13]__2_srl2_n_0 ));
  FDRE \buff3_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[14]__1_srl2_n_0 ),
        .Q(\buff3_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[14]__2_srl4_n_0 ),
        .Q(\buff3_reg[14]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[14]__2_srl2 " *) 
  SRL16E \buff3_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[14]),
        .Q(\buff3_reg[14]__2_srl2_n_0 ));
  FDRE \buff3_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[15]__1_srl2_n_0 ),
        .Q(\buff3_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[15]__2_srl4_n_0 ),
        .Q(\buff3_reg[15]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[15]__2_srl2 " *) 
  SRL16E \buff3_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[15]),
        .Q(\buff3_reg[15]__2_srl2_n_0 ));
  FDRE \buff3_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__1_srl2_n_0 ),
        .Q(\buff3_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__2_srl4_n_0 ),
        .Q(\buff3_reg[16]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[16]__2_srl2 " *) 
  SRL16E \buff3_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[16]),
        .Q(\buff3_reg[16]__2_srl2_n_0 ));
  FDRE \buff3_reg[17]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[17]__2_srl4_n_0 ),
        .Q(\buff3_reg[17]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[18]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[18]_srl4_n_0 ),
        .Q(\buff3_reg[18]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[19]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[19]_srl4_n_0 ),
        .Q(\buff3_reg[19]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[1]__1_srl2_n_0 ),
        .Q(\buff3_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[1]__2_srl4_n_0 ),
        .Q(\buff3_reg[1]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[1]__2_srl2 " *) 
  SRL16E \buff3_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[1]),
        .Q(\buff3_reg[1]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[1]__3_srl5 " *) 
  SRL16E \buff3_reg[1]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_7),
        .Q(\buff3_reg[1]__3_srl5_n_0 ));
  FDRE \buff3_reg[20]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[20]_srl4_n_0 ),
        .Q(\buff3_reg[20]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[21]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[21]_srl4_n_0 ),
        .Q(\buff3_reg[21]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[22]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[22]_srl4_n_0 ),
        .Q(\buff3_reg[22]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[23]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[23]_srl4_n_0 ),
        .Q(\buff3_reg[23]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[2]__1_srl2_n_0 ),
        .Q(\buff3_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[2]__2_srl4_n_0 ),
        .Q(\buff3_reg[2]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[2]__2_srl2 " *) 
  SRL16E \buff3_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[2]),
        .Q(\buff3_reg[2]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[2]__3_srl5 " *) 
  SRL16E \buff3_reg[2]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_6),
        .Q(\buff3_reg[2]__3_srl5_n_0 ));
  FDRE \buff3_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[3]__1_srl2_n_0 ),
        .Q(\buff3_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[3]__2_srl4_n_0 ),
        .Q(\buff3_reg[3]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[3]__2_srl2 " *) 
  SRL16E \buff3_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[3]),
        .Q(\buff3_reg[3]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[3]__3_srl5 " *) 
  SRL16E \buff3_reg[3]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_5),
        .Q(\buff3_reg[3]__3_srl5_n_0 ));
  FDRE \buff3_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[4]__1_srl2_n_0 ),
        .Q(\buff3_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[4]__2_srl4_n_0 ),
        .Q(\buff3_reg[4]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[4]__2_srl2 " *) 
  SRL16E \buff3_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[4]),
        .Q(\buff3_reg[4]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[4]__3_srl5 " *) 
  SRL16E \buff3_reg[4]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_4),
        .Q(\buff3_reg[4]__3_srl5_n_0 ));
  FDRE \buff3_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[5]__1_srl2_n_0 ),
        .Q(\buff3_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[5]__2_srl4_n_0 ),
        .Q(\buff3_reg[5]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[5]__2_srl2 " *) 
  SRL16E \buff3_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[5]),
        .Q(\buff3_reg[5]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[5]__3_srl5 " *) 
  SRL16E \buff3_reg[5]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_3),
        .Q(\buff3_reg[5]__3_srl5_n_0 ));
  FDRE \buff3_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[6]__1_srl2_n_0 ),
        .Q(\buff3_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[6]__2_srl4_n_0 ),
        .Q(\buff3_reg[6]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[6]__2_srl2 " *) 
  SRL16E \buff3_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[6]),
        .Q(\buff3_reg[6]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[6]__3_srl5 " *) 
  SRL16E \buff3_reg[6]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_2),
        .Q(\buff3_reg[6]__3_srl5_n_0 ));
  FDRE \buff3_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[7]__1_srl2_n_0 ),
        .Q(\buff3_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[7]__2_srl4_n_0 ),
        .Q(\buff3_reg[7]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[7]__2_srl2 " *) 
  SRL16E \buff3_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[7]),
        .Q(\buff3_reg[7]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[7]__3_srl5 " *) 
  SRL16E \buff3_reg[7]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_1),
        .Q(\buff3_reg[7]__3_srl5_n_0 ));
  FDRE \buff3_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[8]__1_srl2_n_0 ),
        .Q(\buff3_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[8]__2_srl4_n_0 ),
        .Q(\buff3_reg[8]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[8]__2_srl2 " *) 
  SRL16E \buff3_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[8]),
        .Q(\buff3_reg[8]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[8]__3_srl5 " *) 
  SRL16E \buff3_reg[8]__3_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(n_0_0),
        .Q(\buff3_reg[8]__3_srl5_n_0 ));
  FDRE \buff3_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[9]__1_srl2_n_0 ),
        .Q(\buff3_reg[9]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[9]__2_srl4_n_0 ),
        .Q(\buff3_reg[9]__1__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff3_reg[9]__2_srl2 " *) 
  SRL16E \buff3_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(buff1_reg__0[9]),
        .Q(\buff3_reg[9]__2_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff0_reg[16]__0_n_0 ,\buff0_reg[15]__0_n_0 ,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,buff4_reg_n_72,buff4_reg_n_73,buff4_reg_n_74,buff4_reg_n_75,buff4_reg_n_76,buff4_reg_n_77,buff4_reg_n_78,buff4_reg_n_79,buff4_reg_n_80,buff4_reg_n_81,buff4_reg_n_82,buff4_reg_n_83,buff4_reg_n_84,buff4_reg_n_85,buff4_reg_n_86,buff4_reg_n_87,buff4_reg_n_88,buff4_reg_n_89,buff4_reg_n_90,buff4_reg_n_91,buff4_reg_n_92,buff4_reg_n_93,buff4_reg_n_94,buff4_reg_n_95,buff4_reg_n_96,buff4_reg_n_97,buff4_reg_n_98,buff4_reg_n_99,buff4_reg_n_100,buff4_reg_n_101,buff4_reg_n_102,buff4_reg_n_103,buff4_reg_n_104,buff4_reg_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT({buff4_reg_n_106,buff4_reg_n_107,buff4_reg_n_108,buff4_reg_n_109,buff4_reg_n_110,buff4_reg_n_111,buff4_reg_n_112,buff4_reg_n_113,buff4_reg_n_114,buff4_reg_n_115,buff4_reg_n_116,buff4_reg_n_117,buff4_reg_n_118,buff4_reg_n_119,buff4_reg_n_120,buff4_reg_n_121,buff4_reg_n_122,buff4_reg_n_123,buff4_reg_n_124,buff4_reg_n_125,buff4_reg_n_126,buff4_reg_n_127,buff4_reg_n_128,buff4_reg_n_129,buff4_reg_n_130,buff4_reg_n_131,buff4_reg_n_132,buff4_reg_n_133,buff4_reg_n_134,buff4_reg_n_135,buff4_reg_n_136,buff4_reg_n_137,buff4_reg_n_138,buff4_reg_n_139,buff4_reg_n_140,buff4_reg_n_141,buff4_reg_n_142,buff4_reg_n_143,buff4_reg_n_144,buff4_reg_n_145,buff4_reg_n_146,buff4_reg_n_147,buff4_reg_n_148,buff4_reg_n_149,buff4_reg_n_150,buff4_reg_n_151,buff4_reg_n_152,buff4_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[0]__2_srl2_n_0 ),
        .Q(\buff4_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[0]__3_srl5_n_0 ),
        .Q(\^buff4_reg [0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[0]__2_srl2 " *) 
  SRL16E \buff4_reg[0]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[0] ),
        .Q(\buff4_reg[0]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[0]__3_srl3 " *) 
  SRL16E \buff4_reg[0]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0__0_n_0 ),
        .Q(\buff4_reg[0]__3_srl3_n_0 ));
  FDRE \buff4_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[10]__2_srl2_n_0 ),
        .Q(\buff4_reg[10]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[10]__1_srl2 " *) 
  SRL16E \buff4_reg[10]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[10] ),
        .Q(\buff4_reg[10]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[10]__2_srl3 " *) 
  SRL16E \buff4_reg[10]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0__0_n_0 ),
        .Q(\buff4_reg[10]__2_srl3_n_0 ));
  FDRE \buff4_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[11]__2_srl2_n_0 ),
        .Q(\buff4_reg[11]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[11]__1_srl2 " *) 
  SRL16E \buff4_reg[11]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[11] ),
        .Q(\buff4_reg[11]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[11]__2_srl3 " *) 
  SRL16E \buff4_reg[11]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0__0_n_0 ),
        .Q(\buff4_reg[11]__2_srl3_n_0 ));
  FDRE \buff4_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[12]__2_srl2_n_0 ),
        .Q(\buff4_reg[12]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[12]__1_srl2 " *) 
  SRL16E \buff4_reg[12]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[12] ),
        .Q(\buff4_reg[12]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[12]__2_srl3 " *) 
  SRL16E \buff4_reg[12]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0__0_n_0 ),
        .Q(\buff4_reg[12]__2_srl3_n_0 ));
  FDRE \buff4_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[13]__2_srl2_n_0 ),
        .Q(\buff4_reg[13]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[13]__1_srl2 " *) 
  SRL16E \buff4_reg[13]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[13] ),
        .Q(\buff4_reg[13]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[13]__2_srl3 " *) 
  SRL16E \buff4_reg[13]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0__0_n_0 ),
        .Q(\buff4_reg[13]__2_srl3_n_0 ));
  FDRE \buff4_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[14]__2_srl2_n_0 ),
        .Q(\buff4_reg[14]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[14]__1_srl2 " *) 
  SRL16E \buff4_reg[14]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[14] ),
        .Q(\buff4_reg[14]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[14]__2_srl3 " *) 
  SRL16E \buff4_reg[14]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0__0_n_0 ),
        .Q(\buff4_reg[14]__2_srl3_n_0 ));
  FDRE \buff4_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[15]__2_srl2_n_0 ),
        .Q(\buff4_reg[15]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[15]__1_srl2 " *) 
  SRL16E \buff4_reg[15]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[15] ),
        .Q(\buff4_reg[15]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[15]__2_srl3 " *) 
  SRL16E \buff4_reg[15]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0__0_n_0 ),
        .Q(\buff4_reg[15]__2_srl3_n_0 ));
  FDRE \buff4_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[16]__2_srl2_n_0 ),
        .Q(\buff4_reg[16]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[16]__1_srl2 " *) 
  SRL16E \buff4_reg[16]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[16] ),
        .Q(\buff4_reg[16]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[16]__2_srl3 " *) 
  SRL16E \buff4_reg[16]__2_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0__0_n_0 ),
        .Q(\buff4_reg[16]__2_srl3_n_0 ));
  FDRE \buff4_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[1]__2_srl2_n_0 ),
        .Q(\buff4_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[1]__3_srl5_n_0 ),
        .Q(\^buff4_reg [1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[1]__2_srl2 " *) 
  SRL16E \buff4_reg[1]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[1] ),
        .Q(\buff4_reg[1]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[1]__3_srl3 " *) 
  SRL16E \buff4_reg[1]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0__0_n_0 ),
        .Q(\buff4_reg[1]__3_srl3_n_0 ));
  FDRE \buff4_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[2]__2_srl2_n_0 ),
        .Q(\buff4_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[2]__3_srl5_n_0 ),
        .Q(\^buff4_reg [2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[2]__2_srl2 " *) 
  SRL16E \buff4_reg[2]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[2] ),
        .Q(\buff4_reg[2]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[2]__3_srl3 " *) 
  SRL16E \buff4_reg[2]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0__0_n_0 ),
        .Q(\buff4_reg[2]__3_srl3_n_0 ));
  FDRE \buff4_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[3]__2_srl2_n_0 ),
        .Q(\buff4_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[3]__3_srl5_n_0 ),
        .Q(\^buff4_reg [3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[3]__2_srl2 " *) 
  SRL16E \buff4_reg[3]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[3] ),
        .Q(\buff4_reg[3]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[3]__3_srl3 " *) 
  SRL16E \buff4_reg[3]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0__0_n_0 ),
        .Q(\buff4_reg[3]__3_srl3_n_0 ));
  FDRE \buff4_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[4]__2_srl2_n_0 ),
        .Q(\buff4_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[4]__3_srl5_n_0 ),
        .Q(\^buff4_reg [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[4]__2_srl2 " *) 
  SRL16E \buff4_reg[4]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[4] ),
        .Q(\buff4_reg[4]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[4]__3_srl3 " *) 
  SRL16E \buff4_reg[4]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0__0_n_0 ),
        .Q(\buff4_reg[4]__3_srl3_n_0 ));
  FDRE \buff4_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[5]__2_srl2_n_0 ),
        .Q(\buff4_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[5]__3_srl5_n_0 ),
        .Q(\^buff4_reg [5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[5]__2_srl2 " *) 
  SRL16E \buff4_reg[5]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[5] ),
        .Q(\buff4_reg[5]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[5]__3_srl3 " *) 
  SRL16E \buff4_reg[5]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0__0_n_0 ),
        .Q(\buff4_reg[5]__3_srl3_n_0 ));
  FDRE \buff4_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[6]__2_srl2_n_0 ),
        .Q(\buff4_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[6]__3_srl5_n_0 ),
        .Q(\^buff4_reg [6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[6]__2_srl2 " *) 
  SRL16E \buff4_reg[6]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[6] ),
        .Q(\buff4_reg[6]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[6]__3_srl3 " *) 
  SRL16E \buff4_reg[6]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0__0_n_0 ),
        .Q(\buff4_reg[6]__3_srl3_n_0 ));
  FDRE \buff4_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[7]__2_srl2_n_0 ),
        .Q(\buff4_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[7]__3_srl5_n_0 ),
        .Q(\^buff4_reg [7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[7]__2_srl2 " *) 
  SRL16E \buff4_reg[7]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[7] ),
        .Q(\buff4_reg[7]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[7]__3_srl3 " *) 
  SRL16E \buff4_reg[7]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0__0_n_0 ),
        .Q(\buff4_reg[7]__3_srl3_n_0 ));
  FDRE \buff4_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[8]__2_srl2_n_0 ),
        .Q(\buff4_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff4_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[8]__3_srl5_n_0 ),
        .Q(\^buff4_reg [8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[8]__2_srl2 " *) 
  SRL16E \buff4_reg[8]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[8] ),
        .Q(\buff4_reg[8]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[8]__3_srl3 " *) 
  SRL16E \buff4_reg[8]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0__0_n_0 ),
        .Q(\buff4_reg[8]__3_srl3_n_0 ));
  FDRE \buff4_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff3_reg[9]__2_srl2_n_0 ),
        .Q(\buff4_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[9]__2_srl2 " *) 
  SRL16E \buff4_reg[9]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg_n_0_[9] ),
        .Q(\buff4_reg[9]__2_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff4_reg[9]__3_srl3 " *) 
  SRL16E \buff4_reg[9]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0__0_n_0 ),
        .Q(\buff4_reg[9]__3_srl3_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg__0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0__0_n_0 ,\buff1_reg[15]__0__0_n_0 ,\buff1_reg[14]__0__0_n_0 ,\buff1_reg[13]__0__0_n_0 ,\buff1_reg[12]__0__0_n_0 ,\buff1_reg[11]__0__0_n_0 ,\buff1_reg[10]__0__0_n_0 ,\buff1_reg[9]__0__0_n_0 ,\buff1_reg[8]__0__0_n_0 ,\buff1_reg[7]__0__0_n_0 ,\buff1_reg[6]__0__0_n_0 ,\buff1_reg[5]__0__0_n_0 ,\buff1_reg[4]__0__0_n_0 ,\buff1_reg[3]__0__0_n_0 ,\buff1_reg[2]__0__0_n_0 ,\buff1_reg[1]__0__0_n_0 ,\buff1_reg[0]__0__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg_n_106,buff4_reg_n_107,buff4_reg_n_108,buff4_reg_n_109,buff4_reg_n_110,buff4_reg_n_111,buff4_reg_n_112,buff4_reg_n_113,buff4_reg_n_114,buff4_reg_n_115,buff4_reg_n_116,buff4_reg_n_117,buff4_reg_n_118,buff4_reg_n_119,buff4_reg_n_120,buff4_reg_n_121,buff4_reg_n_122,buff4_reg_n_123,buff4_reg_n_124,buff4_reg_n_125,buff4_reg_n_126,buff4_reg_n_127,buff4_reg_n_128,buff4_reg_n_129,buff4_reg_n_130,buff4_reg_n_131,buff4_reg_n_132,buff4_reg_n_133,buff4_reg_n_134,buff4_reg_n_135,buff4_reg_n_136,buff4_reg_n_137,buff4_reg_n_138,buff4_reg_n_139,buff4_reg_n_140,buff4_reg_n_141,buff4_reg_n_142,buff4_reg_n_143,buff4_reg_n_144,buff4_reg_n_145,buff4_reg_n_146,buff4_reg_n_147,buff4_reg_n_148,buff4_reg_n_149,buff4_reg_n_150,buff4_reg_n_151,buff4_reg_n_152,buff4_reg_n_153}),
        .PCOUT({buff5_reg_n_106,buff5_reg_n_107,buff5_reg_n_108,buff5_reg_n_109,buff5_reg_n_110,buff5_reg_n_111,buff5_reg_n_112,buff5_reg_n_113,buff5_reg_n_114,buff5_reg_n_115,buff5_reg_n_116,buff5_reg_n_117,buff5_reg_n_118,buff5_reg_n_119,buff5_reg_n_120,buff5_reg_n_121,buff5_reg_n_122,buff5_reg_n_123,buff5_reg_n_124,buff5_reg_n_125,buff5_reg_n_126,buff5_reg_n_127,buff5_reg_n_128,buff5_reg_n_129,buff5_reg_n_130,buff5_reg_n_131,buff5_reg_n_132,buff5_reg_n_133,buff5_reg_n_134,buff5_reg_n_135,buff5_reg_n_136,buff5_reg_n_137,buff5_reg_n_138,buff5_reg_n_139,buff5_reg_n_140,buff5_reg_n_141,buff5_reg_n_142,buff5_reg_n_143,buff5_reg_n_144,buff5_reg_n_145,buff5_reg_n_146,buff5_reg_n_147,buff5_reg_n_148,buff5_reg_n_149,buff5_reg_n_150,buff5_reg_n_151,buff5_reg_n_152,buff5_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff5_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[0]__2_srl2_n_0 ),
        .Q(\buff5_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[0]__3_srl3_n_0 ),
        .Q(\buff5_reg[0]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[0]__3_srl3 " *) 
  SRL16E \buff5_reg[0]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[0]__0__0_n_0 ),
        .Q(\buff5_reg[0]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[0]__4_srl2 " *) 
  SRL16E \buff5_reg[0]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[0]__1__0_n_0 ),
        .Q(\buff5_reg[0]__4_srl2_n_0 ));
  FDRE \buff5_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[10]__1_srl2_n_0 ),
        .Q(\buff5_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[10]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[10]__2_srl3_n_0 ),
        .Q(\buff5_reg[10]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[10]__3_srl3 " *) 
  SRL16E \buff5_reg[10]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[10]__0__0_n_0 ),
        .Q(\buff5_reg[10]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[10]__4_srl2 " *) 
  SRL16E \buff5_reg[10]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[10]__1__0_n_0 ),
        .Q(\buff5_reg[10]__4_srl2_n_0 ));
  FDRE \buff5_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[11]__1_srl2_n_0 ),
        .Q(\buff5_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[11]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[11]__2_srl3_n_0 ),
        .Q(\buff5_reg[11]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[11]__3_srl3 " *) 
  SRL16E \buff5_reg[11]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[11]__0__0_n_0 ),
        .Q(\buff5_reg[11]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[11]__4_srl2 " *) 
  SRL16E \buff5_reg[11]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[11]__1__0_n_0 ),
        .Q(\buff5_reg[11]__4_srl2_n_0 ));
  FDRE \buff5_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[12]__1_srl2_n_0 ),
        .Q(\buff5_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[12]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[12]__2_srl3_n_0 ),
        .Q(\buff5_reg[12]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[12]__3_srl3 " *) 
  SRL16E \buff5_reg[12]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[12]__0__0_n_0 ),
        .Q(\buff5_reg[12]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[12]__4_srl2 " *) 
  SRL16E \buff5_reg[12]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[12]__1__0_n_0 ),
        .Q(\buff5_reg[12]__4_srl2_n_0 ));
  FDRE \buff5_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[13]__1_srl2_n_0 ),
        .Q(\buff5_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[13]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[13]__2_srl3_n_0 ),
        .Q(\buff5_reg[13]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[13]__3_srl3 " *) 
  SRL16E \buff5_reg[13]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[13]__0__0_n_0 ),
        .Q(\buff5_reg[13]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[13]__4_srl2 " *) 
  SRL16E \buff5_reg[13]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[13]__1__0_n_0 ),
        .Q(\buff5_reg[13]__4_srl2_n_0 ));
  FDRE \buff5_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[14]__1_srl2_n_0 ),
        .Q(\buff5_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[14]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[14]__2_srl3_n_0 ),
        .Q(\buff5_reg[14]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[14]__3_srl3 " *) 
  SRL16E \buff5_reg[14]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[14]__0__0_n_0 ),
        .Q(\buff5_reg[14]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[14]__4_srl2 " *) 
  SRL16E \buff5_reg[14]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[14]__1__0_n_0 ),
        .Q(\buff5_reg[14]__4_srl2_n_0 ));
  FDRE \buff5_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[15]__1_srl2_n_0 ),
        .Q(\buff5_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[15]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[15]__2_srl3_n_0 ),
        .Q(\buff5_reg[15]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[15]__3_srl3 " *) 
  SRL16E \buff5_reg[15]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[15]__0__0_n_0 ),
        .Q(\buff5_reg[15]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[15]__4_srl2 " *) 
  SRL16E \buff5_reg[15]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[15]__1__0_n_0 ),
        .Q(\buff5_reg[15]__4_srl2_n_0 ));
  FDRE \buff5_reg[16]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[16]__1_srl2_n_0 ),
        .Q(\buff5_reg[16]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[16]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[16]__2_srl3_n_0 ),
        .Q(\buff5_reg[16]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[16]__3_srl3 " *) 
  SRL16E \buff5_reg[16]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[16]__0__0_n_0 ),
        .Q(\buff5_reg[16]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[16]__4_srl2 " *) 
  SRL16E \buff5_reg[16]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[16]__1__0_n_0 ),
        .Q(\buff5_reg[16]__4_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[17]__4_srl2 " *) 
  SRL16E \buff5_reg[17]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[17]__1__0_n_0 ),
        .Q(\buff5_reg[17]__4_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[18]__1_srl2 " *) 
  SRL16E \buff5_reg[18]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[18]__0__0_n_0 ),
        .Q(\buff5_reg[18]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[19]__1_srl2 " *) 
  SRL16E \buff5_reg[19]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[19]__0__0_n_0 ),
        .Q(\buff5_reg[19]__1_srl2_n_0 ));
  FDRE \buff5_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[1]__2_srl2_n_0 ),
        .Q(\buff5_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[1]__3_srl3_n_0 ),
        .Q(\buff5_reg[1]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[1]__3_srl3 " *) 
  SRL16E \buff5_reg[1]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[1]__0__0_n_0 ),
        .Q(\buff5_reg[1]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[1]__4_srl2 " *) 
  SRL16E \buff5_reg[1]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[1]__1__0_n_0 ),
        .Q(\buff5_reg[1]__4_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[20]__1_srl2 " *) 
  SRL16E \buff5_reg[20]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[20]__0__0_n_0 ),
        .Q(\buff5_reg[20]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[21]__1_srl2 " *) 
  SRL16E \buff5_reg[21]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[21]__0__0_n_0 ),
        .Q(\buff5_reg[21]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[22]__1_srl2 " *) 
  SRL16E \buff5_reg[22]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[22]__0__0_n_0 ),
        .Q(\buff5_reg[22]__1_srl2_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[23]__1_srl2 " *) 
  SRL16E \buff5_reg[23]__1_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[23]__0__0_n_0 ),
        .Q(\buff5_reg[23]__1_srl2_n_0 ));
  FDRE \buff5_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[2]__2_srl2_n_0 ),
        .Q(\buff5_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[2]__3_srl3_n_0 ),
        .Q(\buff5_reg[2]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[2]__3_srl3 " *) 
  SRL16E \buff5_reg[2]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[2]__0__0_n_0 ),
        .Q(\buff5_reg[2]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[2]__4_srl2 " *) 
  SRL16E \buff5_reg[2]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[2]__1__0_n_0 ),
        .Q(\buff5_reg[2]__4_srl2_n_0 ));
  FDRE \buff5_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[3]__2_srl2_n_0 ),
        .Q(\buff5_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[3]__3_srl3_n_0 ),
        .Q(\buff5_reg[3]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[3]__3_srl3 " *) 
  SRL16E \buff5_reg[3]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[3]__0__0_n_0 ),
        .Q(\buff5_reg[3]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[3]__4_srl2 " *) 
  SRL16E \buff5_reg[3]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[3]__1__0_n_0 ),
        .Q(\buff5_reg[3]__4_srl2_n_0 ));
  FDRE \buff5_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[4]__2_srl2_n_0 ),
        .Q(\buff5_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[4]__3_srl3_n_0 ),
        .Q(\buff5_reg[4]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[4]__3_srl3 " *) 
  SRL16E \buff5_reg[4]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[4]__0__0_n_0 ),
        .Q(\buff5_reg[4]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[4]__4_srl2 " *) 
  SRL16E \buff5_reg[4]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[4]__1__0_n_0 ),
        .Q(\buff5_reg[4]__4_srl2_n_0 ));
  FDRE \buff5_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[5]__2_srl2_n_0 ),
        .Q(\buff5_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[5]__3_srl3_n_0 ),
        .Q(\buff5_reg[5]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[5]__3_srl3 " *) 
  SRL16E \buff5_reg[5]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[5]__0__0_n_0 ),
        .Q(\buff5_reg[5]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[5]__4_srl2 " *) 
  SRL16E \buff5_reg[5]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[5]__1__0_n_0 ),
        .Q(\buff5_reg[5]__4_srl2_n_0 ));
  FDRE \buff5_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[6]__2_srl2_n_0 ),
        .Q(\buff5_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[6]__3_srl3_n_0 ),
        .Q(\buff5_reg[6]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[6]__3_srl3 " *) 
  SRL16E \buff5_reg[6]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[6]__0__0_n_0 ),
        .Q(\buff5_reg[6]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[6]__4_srl2 " *) 
  SRL16E \buff5_reg[6]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[6]__1__0_n_0 ),
        .Q(\buff5_reg[6]__4_srl2_n_0 ));
  FDRE \buff5_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[7]__2_srl2_n_0 ),
        .Q(\buff5_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[7]__3_srl3_n_0 ),
        .Q(\buff5_reg[7]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[7]__3_srl3 " *) 
  SRL16E \buff5_reg[7]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[7]__0__0_n_0 ),
        .Q(\buff5_reg[7]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[7]__4_srl2 " *) 
  SRL16E \buff5_reg[7]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[7]__1__0_n_0 ),
        .Q(\buff5_reg[7]__4_srl2_n_0 ));
  FDRE \buff5_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[8]__2_srl2_n_0 ),
        .Q(\buff5_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[8]__3_srl3_n_0 ),
        .Q(\buff5_reg[8]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[8]__3_srl3 " *) 
  SRL16E \buff5_reg[8]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[8]__0__0_n_0 ),
        .Q(\buff5_reg[8]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[8]__4_srl2 " *) 
  SRL16E \buff5_reg[8]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[8]__1__0_n_0 ),
        .Q(\buff5_reg[8]__4_srl2_n_0 ));
  FDRE \buff5_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[9]__2_srl2_n_0 ),
        .Q(\buff5_reg[9]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff5_reg[9]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff4_reg[9]__3_srl3_n_0 ),
        .Q(\buff5_reg[9]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[9]__3_srl3 " *) 
  SRL16E \buff5_reg[9]__3_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[9]__0__0_n_0 ),
        .Q(\buff5_reg[9]__3_srl3_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff5_reg[9]__4_srl2 " *) 
  SRL16E \buff5_reg[9]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff3_reg[9]__1__0_n_0 ),
        .Q(\buff5_reg[9]__4_srl2_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg_n_0_[16] ,\buff2_reg_n_0_[15] ,\buff2_reg_n_0_[14] ,\buff2_reg_n_0_[13] ,\buff2_reg_n_0_[12] ,\buff2_reg_n_0_[11] ,\buff2_reg_n_0_[10] ,\buff2_reg_n_0_[9] ,\buff2_reg_n_0_[8] ,\buff2_reg_n_0_[7] ,\buff2_reg_n_0_[6] ,\buff2_reg_n_0_[5] ,\buff2_reg_n_0_[4] ,\buff2_reg_n_0_[3] ,\buff2_reg_n_0_[2] ,\buff2_reg_n_0_[1] ,\buff2_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff2_reg[16]__0__0_n_0 ,\buff2_reg[15]__0__0_n_0 ,\buff2_reg[14]__0__0_n_0 ,\buff2_reg[13]__0__0_n_0 ,\buff2_reg[12]__0__0_n_0 ,\buff2_reg[11]__0__0_n_0 ,\buff2_reg[10]__0__0_n_0 ,\buff2_reg[9]__0__0_n_0 ,\buff2_reg[8]__0__0_n_0 ,\buff2_reg[7]__0__0_n_0 ,\buff2_reg[6]__0__0_n_0 ,\buff2_reg[5]__0__0_n_0 ,\buff2_reg[4]__0__0_n_0 ,\buff2_reg[3]__0__0_n_0 ,\buff2_reg[2]__0__0_n_0 ,\buff2_reg[1]__0__0_n_0 ,\buff2_reg[0]__0__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff6_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff6_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff6_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg_n_106,buff5_reg_n_107,buff5_reg_n_108,buff5_reg_n_109,buff5_reg_n_110,buff5_reg_n_111,buff5_reg_n_112,buff5_reg_n_113,buff5_reg_n_114,buff5_reg_n_115,buff5_reg_n_116,buff5_reg_n_117,buff5_reg_n_118,buff5_reg_n_119,buff5_reg_n_120,buff5_reg_n_121,buff5_reg_n_122,buff5_reg_n_123,buff5_reg_n_124,buff5_reg_n_125,buff5_reg_n_126,buff5_reg_n_127,buff5_reg_n_128,buff5_reg_n_129,buff5_reg_n_130,buff5_reg_n_131,buff5_reg_n_132,buff5_reg_n_133,buff5_reg_n_134,buff5_reg_n_135,buff5_reg_n_136,buff5_reg_n_137,buff5_reg_n_138,buff5_reg_n_139,buff5_reg_n_140,buff5_reg_n_141,buff5_reg_n_142,buff5_reg_n_143,buff5_reg_n_144,buff5_reg_n_145,buff5_reg_n_146,buff5_reg_n_147,buff5_reg_n_148,buff5_reg_n_149,buff5_reg_n_150,buff5_reg_n_151,buff5_reg_n_152,buff5_reg_n_153}),
        .PCOUT({buff6_reg_n_106,buff6_reg_n_107,buff6_reg_n_108,buff6_reg_n_109,buff6_reg_n_110,buff6_reg_n_111,buff6_reg_n_112,buff6_reg_n_113,buff6_reg_n_114,buff6_reg_n_115,buff6_reg_n_116,buff6_reg_n_117,buff6_reg_n_118,buff6_reg_n_119,buff6_reg_n_120,buff6_reg_n_121,buff6_reg_n_122,buff6_reg_n_123,buff6_reg_n_124,buff6_reg_n_125,buff6_reg_n_126,buff6_reg_n_127,buff6_reg_n_128,buff6_reg_n_129,buff6_reg_n_130,buff6_reg_n_131,buff6_reg_n_132,buff6_reg_n_133,buff6_reg_n_134,buff6_reg_n_135,buff6_reg_n_136,buff6_reg_n_137,buff6_reg_n_138,buff6_reg_n_139,buff6_reg_n_140,buff6_reg_n_141,buff6_reg_n_142,buff6_reg_n_143,buff6_reg_n_144,buff6_reg_n_145,buff6_reg_n_146,buff6_reg_n_147,buff6_reg_n_148,buff6_reg_n_149,buff6_reg_n_150,buff6_reg_n_151,buff6_reg_n_152,buff6_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff6_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[0]__3_srl3_n_0 ),
        .Q(\buff6_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[0]__4_srl2_n_0 ),
        .Q(\buff6_reg[0]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[0]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[0]__1__0_n_0 ),
        .Q(\buff6_reg[0]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[0]__4_srl2 " *) 
  SRL16E \buff6_reg[0]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [0]),
        .Q(\buff6_reg[0]__4_srl2_n_0 ));
  FDRE \buff6_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[10]__3_srl3_n_0 ),
        .Q(\buff6_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[10]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[10]__4_srl2_n_0 ),
        .Q(\buff6_reg[10]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[10]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[10]__1__0_n_0 ),
        .Q(\buff6_reg[10]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[11]__3_srl3_n_0 ),
        .Q(\buff6_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[11]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[11]__4_srl2_n_0 ),
        .Q(\buff6_reg[11]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[11]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[11]__1__0_n_0 ),
        .Q(\buff6_reg[11]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[12]__3_srl3_n_0 ),
        .Q(\buff6_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[12]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[12]__4_srl2_n_0 ),
        .Q(\buff6_reg[12]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[12]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[12]__1__0_n_0 ),
        .Q(\buff6_reg[12]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[13]__3_srl3_n_0 ),
        .Q(\buff6_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[13]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[13]__4_srl2_n_0 ),
        .Q(\buff6_reg[13]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[13]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[13]__1__0_n_0 ),
        .Q(\buff6_reg[13]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[14]__3_srl3_n_0 ),
        .Q(\buff6_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[14]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[14]__4_srl2_n_0 ),
        .Q(\buff6_reg[14]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[14]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[14]__1__0_n_0 ),
        .Q(\buff6_reg[14]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[15]__3_srl3_n_0 ),
        .Q(\buff6_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[15]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[15]__4_srl2_n_0 ),
        .Q(\buff6_reg[15]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[15]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[15]__1__0_n_0 ),
        .Q(\buff6_reg[15]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[16]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[16]__3_srl3_n_0 ),
        .Q(\buff6_reg[16]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[16]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[16]__4_srl2_n_0 ),
        .Q(\buff6_reg[16]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[16]__1__0_n_0 ),
        .Q(\buff6_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[17]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[17]__4_srl2_n_0 ),
        .Q(\buff6_reg[17]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[18]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[18]__1_srl2_n_0 ),
        .Q(\buff6_reg[18]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[19]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[19]__1_srl2_n_0 ),
        .Q(\buff6_reg[19]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[1]__3_srl3_n_0 ),
        .Q(\buff6_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[1]__4_srl2_n_0 ),
        .Q(\buff6_reg[1]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[1]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[1]__1__0_n_0 ),
        .Q(\buff6_reg[1]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[1]__4_srl2 " *) 
  SRL16E \buff6_reg[1]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [1]),
        .Q(\buff6_reg[1]__4_srl2_n_0 ));
  FDRE \buff6_reg[20]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[20]__1_srl2_n_0 ),
        .Q(\buff6_reg[20]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[21]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[21]__1_srl2_n_0 ),
        .Q(\buff6_reg[21]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[22]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[22]__1_srl2_n_0 ),
        .Q(\buff6_reg[22]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[23]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[23]__1_srl2_n_0 ),
        .Q(\buff6_reg[23]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[2]__3_srl3_n_0 ),
        .Q(\buff6_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[2]__4_srl2_n_0 ),
        .Q(\buff6_reg[2]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[2]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[2]__1__0_n_0 ),
        .Q(\buff6_reg[2]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[2]__4_srl2 " *) 
  SRL16E \buff6_reg[2]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [2]),
        .Q(\buff6_reg[2]__4_srl2_n_0 ));
  FDRE \buff6_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[3]__3_srl3_n_0 ),
        .Q(\buff6_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[3]__4_srl2_n_0 ),
        .Q(\buff6_reg[3]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[3]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[3]__1__0_n_0 ),
        .Q(\buff6_reg[3]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[3]__4_srl2 " *) 
  SRL16E \buff6_reg[3]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [3]),
        .Q(\buff6_reg[3]__4_srl2_n_0 ));
  FDRE \buff6_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[4]__3_srl3_n_0 ),
        .Q(\buff6_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[4]__4_srl2_n_0 ),
        .Q(\buff6_reg[4]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[4]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[4]__1__0_n_0 ),
        .Q(\buff6_reg[4]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[4]__4_srl2 " *) 
  SRL16E \buff6_reg[4]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [4]),
        .Q(\buff6_reg[4]__4_srl2_n_0 ));
  FDRE \buff6_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[5]__3_srl3_n_0 ),
        .Q(\buff6_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[5]__4_srl2_n_0 ),
        .Q(\buff6_reg[5]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[5]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[5]__1__0_n_0 ),
        .Q(\buff6_reg[5]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[5]__4_srl2 " *) 
  SRL16E \buff6_reg[5]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [5]),
        .Q(\buff6_reg[5]__4_srl2_n_0 ));
  FDRE \buff6_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[6]__3_srl3_n_0 ),
        .Q(\buff6_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[6]__4_srl2_n_0 ),
        .Q(\buff6_reg[6]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[6]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[6]__1__0_n_0 ),
        .Q(\buff6_reg[6]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[6]__4_srl2 " *) 
  SRL16E \buff6_reg[6]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [6]),
        .Q(\buff6_reg[6]__4_srl2_n_0 ));
  FDRE \buff6_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[7]__3_srl3_n_0 ),
        .Q(\buff6_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[7]__4_srl2_n_0 ),
        .Q(\buff6_reg[7]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[7]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[7]__1__0_n_0 ),
        .Q(\buff6_reg[7]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[7]__4_srl2 " *) 
  SRL16E \buff6_reg[7]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [7]),
        .Q(\buff6_reg[7]__4_srl2_n_0 ));
  FDRE \buff6_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[8]__3_srl3_n_0 ),
        .Q(\buff6_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[8]__4_srl2_n_0 ),
        .Q(\buff6_reg[8]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[8]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[8]__1__0_n_0 ),
        .Q(\buff6_reg[8]__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff6_reg[8]__4_srl2 " *) 
  SRL16E \buff6_reg[8]__4_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\^buff4_reg [8]),
        .Q(\buff6_reg[8]__4_srl2_n_0 ));
  FDRE \buff6_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[9]__3_srl3_n_0 ),
        .Q(\buff6_reg[9]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[9]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[9]__4_srl2_n_0 ),
        .Q(\buff6_reg[9]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff6_reg[9]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff5_reg[9]__1__0_n_0 ),
        .Q(\buff6_reg[9]__3_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff3_reg[23]__0__0_n_0 ,\buff3_reg[22]__0__0_n_0 ,\buff3_reg[21]__0__0_n_0 ,\buff3_reg[20]__0__0_n_0 ,\buff3_reg[19]__0__0_n_0 ,\buff3_reg[18]__0__0_n_0 ,\buff3_reg[17]__1__0_n_0 ,\buff3_reg[16]__1__0_n_0 ,\buff3_reg[15]__1__0_n_0 ,\buff3_reg[14]__1__0_n_0 ,\buff3_reg[13]__1__0_n_0 ,\buff3_reg[12]__1__0_n_0 ,\buff3_reg[11]__1__0_n_0 ,\buff3_reg[10]__1__0_n_0 ,\buff3_reg[9]__1__0_n_0 ,\buff3_reg[8]__1__0_n_0 ,\buff3_reg[7]__1__0_n_0 ,\buff3_reg[6]__1__0_n_0 ,\buff3_reg[5]__1__0_n_0 ,\buff3_reg[4]__1__0_n_0 ,\buff3_reg[3]__1__0_n_0 ,\buff3_reg[2]__1__0_n_0 ,\buff3_reg[1]__1__0_n_0 ,\buff3_reg[0]__1__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff3_reg[16]__0__0_n_0 ,\buff3_reg[15]__0__0_n_0 ,\buff3_reg[14]__0__0_n_0 ,\buff3_reg[13]__0__0_n_0 ,\buff3_reg[12]__0__0_n_0 ,\buff3_reg[11]__0__0_n_0 ,\buff3_reg[10]__0__0_n_0 ,\buff3_reg[9]__0__0_n_0 ,\buff3_reg[8]__0__0_n_0 ,\buff3_reg[7]__0__0_n_0 ,\buff3_reg[6]__0__0_n_0 ,\buff3_reg[5]__0__0_n_0 ,\buff3_reg[4]__0__0_n_0 ,\buff3_reg[3]__0__0_n_0 ,\buff3_reg[2]__0__0_n_0 ,\buff3_reg[1]__0__0_n_0 ,\buff3_reg[0]__0__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff7_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg_OVERFLOW_UNCONNECTED),
        .P({buff7_reg_n_58,buff7_reg_n_59,buff7_reg_n_60,buff7_reg_n_61,buff7_reg_n_62,buff7_reg_n_63,buff7_reg_n_64,buff7_reg_n_65,buff7_reg_n_66,buff7_reg_n_67,buff7_reg_n_68,buff7_reg_n_69,buff7_reg_n_70,buff7_reg_n_71,buff7_reg_n_72,buff7_reg_n_73,buff7_reg_n_74,buff7_reg_n_75,buff7_reg_n_76,buff7_reg_n_77,buff7_reg_n_78,buff7_reg_n_79,buff7_reg_n_80,buff7_reg_n_81,buff7_reg_n_82,buff7_reg_n_83,buff7_reg_n_84,buff7_reg_n_85,buff7_reg_n_86,buff7_reg_n_87,buff7_reg_n_88,buff7_reg_n_89,buff7_reg_n_90,buff7_reg_n_91,buff7_reg_n_92,buff7_reg_n_93,buff7_reg_n_94,buff7_reg_n_95,buff7_reg_n_96,buff7_reg_n_97,buff7_reg_n_98,buff7_reg_n_99,buff7_reg_n_100,buff7_reg_n_101,buff7_reg_n_102,buff7_reg_n_103,buff7_reg_n_104,buff7_reg_n_105}),
        .PATTERNBDETECT(NLW_buff7_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg_n_106,buff6_reg_n_107,buff6_reg_n_108,buff6_reg_n_109,buff6_reg_n_110,buff6_reg_n_111,buff6_reg_n_112,buff6_reg_n_113,buff6_reg_n_114,buff6_reg_n_115,buff6_reg_n_116,buff6_reg_n_117,buff6_reg_n_118,buff6_reg_n_119,buff6_reg_n_120,buff6_reg_n_121,buff6_reg_n_122,buff6_reg_n_123,buff6_reg_n_124,buff6_reg_n_125,buff6_reg_n_126,buff6_reg_n_127,buff6_reg_n_128,buff6_reg_n_129,buff6_reg_n_130,buff6_reg_n_131,buff6_reg_n_132,buff6_reg_n_133,buff6_reg_n_134,buff6_reg_n_135,buff6_reg_n_136,buff6_reg_n_137,buff6_reg_n_138,buff6_reg_n_139,buff6_reg_n_140,buff6_reg_n_141,buff6_reg_n_142,buff6_reg_n_143,buff6_reg_n_144,buff6_reg_n_145,buff6_reg_n_146,buff6_reg_n_147,buff6_reg_n_148,buff6_reg_n_149,buff6_reg_n_150,buff6_reg_n_151,buff6_reg_n_152,buff6_reg_n_153}),
        .PCOUT({buff7_reg_n_106,buff7_reg_n_107,buff7_reg_n_108,buff7_reg_n_109,buff7_reg_n_110,buff7_reg_n_111,buff7_reg_n_112,buff7_reg_n_113,buff7_reg_n_114,buff7_reg_n_115,buff7_reg_n_116,buff7_reg_n_117,buff7_reg_n_118,buff7_reg_n_119,buff7_reg_n_120,buff7_reg_n_121,buff7_reg_n_122,buff7_reg_n_123,buff7_reg_n_124,buff7_reg_n_125,buff7_reg_n_126,buff7_reg_n_127,buff7_reg_n_128,buff7_reg_n_129,buff7_reg_n_130,buff7_reg_n_131,buff7_reg_n_132,buff7_reg_n_133,buff7_reg_n_134,buff7_reg_n_135,buff7_reg_n_136,buff7_reg_n_137,buff7_reg_n_138,buff7_reg_n_139,buff7_reg_n_140,buff7_reg_n_141,buff7_reg_n_142,buff7_reg_n_143,buff7_reg_n_144,buff7_reg_n_145,buff7_reg_n_146,buff7_reg_n_147,buff7_reg_n_148,buff7_reg_n_149,buff7_reg_n_150,buff7_reg_n_151,buff7_reg_n_152,buff7_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff7_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[0]__3_n_0 ),
        .Q(\^buff7_reg [0]),
        .R(1'b0));
  FDRE \buff7_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[0]__4_srl2_n_0 ),
        .Q(\buff7_reg[0]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[0]__3_srl2 " *) 
  SRL16E \buff7_reg[0]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[0]__2__0_n_0 ),
        .Q(\buff7_reg[0]__3_srl2_n_0 ));
  FDRE \buff7_reg[0]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[0]__2__0_n_0 ),
        .Q(\buff7_reg[0]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[10]__3_n_0 ),
        .Q(\^buff7_reg [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[10]__2_srl2 " *) 
  SRL16E \buff7_reg[10]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[10]__2__0_n_0 ),
        .Q(\buff7_reg[10]__2_srl2_n_0 ));
  FDRE \buff7_reg[10]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[10]__2__0_n_0 ),
        .Q(\buff7_reg[10]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[11]__3_n_0 ),
        .Q(\^buff7_reg [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[11]__2_srl2 " *) 
  SRL16E \buff7_reg[11]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[11]__2__0_n_0 ),
        .Q(\buff7_reg[11]__2_srl2_n_0 ));
  FDRE \buff7_reg[11]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[11]__2__0_n_0 ),
        .Q(\buff7_reg[11]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[12]__3_n_0 ),
        .Q(\^buff7_reg [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[12]__2_srl2 " *) 
  SRL16E \buff7_reg[12]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[12]__2__0_n_0 ),
        .Q(\buff7_reg[12]__2_srl2_n_0 ));
  FDRE \buff7_reg[12]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[12]__2__0_n_0 ),
        .Q(\buff7_reg[12]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[13]__3_n_0 ),
        .Q(\^buff7_reg [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[13]__2_srl2 " *) 
  SRL16E \buff7_reg[13]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[13]__2__0_n_0 ),
        .Q(\buff7_reg[13]__2_srl2_n_0 ));
  FDRE \buff7_reg[13]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[13]__2__0_n_0 ),
        .Q(\buff7_reg[13]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[14]__3_n_0 ),
        .Q(\^buff7_reg [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[14]__2_srl2 " *) 
  SRL16E \buff7_reg[14]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[14]__2__0_n_0 ),
        .Q(\buff7_reg[14]__2_srl2_n_0 ));
  FDRE \buff7_reg[14]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[14]__2__0_n_0 ),
        .Q(\buff7_reg[14]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[15]__3_n_0 ),
        .Q(\^buff7_reg [15]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[15]__2_srl2 " *) 
  SRL16E \buff7_reg[15]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[15]__2__0_n_0 ),
        .Q(\buff7_reg[15]__2_srl2_n_0 ));
  FDRE \buff7_reg[15]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[15]__2__0_n_0 ),
        .Q(\buff7_reg[15]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[16]__3_n_0 ),
        .Q(\^buff7_reg [16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[16]__2_srl2 " *) 
  SRL16E \buff7_reg[16]__2_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[16]__2__0_n_0 ),
        .Q(\buff7_reg[16]__2_srl2_n_0 ));
  FDRE \buff7_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[16]__2__0_n_0 ),
        .Q(\buff7_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[17]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[17]__2__0_n_0 ),
        .Q(\buff7_reg[17]__3_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[18]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[18]__1__0_n_0 ),
        .Q(\buff7_reg[18]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[19]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[19]__1__0_n_0 ),
        .Q(\buff7_reg[19]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[1]__3_n_0 ),
        .Q(\^buff7_reg [1]),
        .R(1'b0));
  FDRE \buff7_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[1]__4_srl2_n_0 ),
        .Q(\buff7_reg[1]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[1]__3_srl2 " *) 
  SRL16E \buff7_reg[1]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[1]__2__0_n_0 ),
        .Q(\buff7_reg[1]__3_srl2_n_0 ));
  FDRE \buff7_reg[1]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[1]__2__0_n_0 ),
        .Q(\buff7_reg[1]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[20]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[20]__1__0_n_0 ),
        .Q(\buff7_reg[20]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[21]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[21]__1__0_n_0 ),
        .Q(\buff7_reg[21]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[22]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[22]__1__0_n_0 ),
        .Q(\buff7_reg[22]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[23]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[23]__1__0_n_0 ),
        .Q(\buff7_reg[23]__1_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[2]__3_n_0 ),
        .Q(\^buff7_reg [2]),
        .R(1'b0));
  FDRE \buff7_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[2]__4_srl2_n_0 ),
        .Q(\buff7_reg[2]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[2]__3_srl2 " *) 
  SRL16E \buff7_reg[2]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[2]__2__0_n_0 ),
        .Q(\buff7_reg[2]__3_srl2_n_0 ));
  FDRE \buff7_reg[2]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[2]__2__0_n_0 ),
        .Q(\buff7_reg[2]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[3]__3_n_0 ),
        .Q(\^buff7_reg [3]),
        .R(1'b0));
  FDRE \buff7_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[3]__4_srl2_n_0 ),
        .Q(\buff7_reg[3]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[3]__3_srl2 " *) 
  SRL16E \buff7_reg[3]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[3]__2__0_n_0 ),
        .Q(\buff7_reg[3]__3_srl2_n_0 ));
  FDRE \buff7_reg[3]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[3]__2__0_n_0 ),
        .Q(\buff7_reg[3]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[4]__3_n_0 ),
        .Q(\^buff7_reg [4]),
        .R(1'b0));
  FDRE \buff7_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[4]__4_srl2_n_0 ),
        .Q(\buff7_reg[4]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[4]__3_srl2 " *) 
  SRL16E \buff7_reg[4]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[4]__2__0_n_0 ),
        .Q(\buff7_reg[4]__3_srl2_n_0 ));
  FDRE \buff7_reg[4]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[4]__2__0_n_0 ),
        .Q(\buff7_reg[4]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[5]__3_n_0 ),
        .Q(\^buff7_reg [5]),
        .R(1'b0));
  FDRE \buff7_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[5]__4_srl2_n_0 ),
        .Q(\buff7_reg[5]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[5]__3_srl2 " *) 
  SRL16E \buff7_reg[5]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[5]__2__0_n_0 ),
        .Q(\buff7_reg[5]__3_srl2_n_0 ));
  FDRE \buff7_reg[5]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[5]__2__0_n_0 ),
        .Q(\buff7_reg[5]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[6]__3_n_0 ),
        .Q(\^buff7_reg [6]),
        .R(1'b0));
  FDRE \buff7_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[6]__4_srl2_n_0 ),
        .Q(\buff7_reg[6]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[6]__3_srl2 " *) 
  SRL16E \buff7_reg[6]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[6]__2__0_n_0 ),
        .Q(\buff7_reg[6]__3_srl2_n_0 ));
  FDRE \buff7_reg[6]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[6]__2__0_n_0 ),
        .Q(\buff7_reg[6]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[7]__3_n_0 ),
        .Q(\^buff7_reg [7]),
        .R(1'b0));
  FDRE \buff7_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[7]__4_srl2_n_0 ),
        .Q(\buff7_reg[7]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[7]__3_srl2 " *) 
  SRL16E \buff7_reg[7]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[7]__2__0_n_0 ),
        .Q(\buff7_reg[7]__3_srl2_n_0 ));
  FDRE \buff7_reg[7]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[7]__2__0_n_0 ),
        .Q(\buff7_reg[7]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[8]__3_n_0 ),
        .Q(\^buff7_reg [8]),
        .R(1'b0));
  FDRE \buff7_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[8]__4_srl2_n_0 ),
        .Q(\buff7_reg[8]__2__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[8]__3_srl2 " *) 
  SRL16E \buff7_reg[8]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[8]__2__0_n_0 ),
        .Q(\buff7_reg[8]__3_srl2_n_0 ));
  FDRE \buff7_reg[8]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[8]__2__0_n_0 ),
        .Q(\buff7_reg[8]__4_n_0 ),
        .R(1'b0));
  FDRE \buff7_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[9]__3_n_0 ),
        .Q(\^buff7_reg [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg " *) 
  (* srl_name = "inst/\mixer_mul_58ns_60dEe_U3/mixer_mul_58ns_60dEe_MulnS_2_U/buff7_reg[9]__3_srl2 " *) 
  SRL16E \buff7_reg[9]__3_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff5_reg[9]__2__0_n_0 ),
        .Q(\buff7_reg[9]__3_srl2_n_0 ));
  FDRE \buff7_reg[9]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff6_reg[9]__2__0_n_0 ),
        .Q(\buff7_reg[9]__4_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff8_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff4_reg[16]__0__0_n_0 ,\buff4_reg[15]__0__0_n_0 ,\buff4_reg[14]__0__0_n_0 ,\buff4_reg[13]__0__0_n_0 ,\buff4_reg[12]__0__0_n_0 ,\buff4_reg[11]__0__0_n_0 ,\buff4_reg[10]__0__0_n_0 ,\buff4_reg[9]__0__0_n_0 ,\buff4_reg[8]__0__0_n_0 ,\buff4_reg[7]__0__0_n_0 ,\buff4_reg[6]__0__0_n_0 ,\buff4_reg[5]__0__0_n_0 ,\buff4_reg[4]__0__0_n_0 ,\buff4_reg[3]__0__0_n_0 ,\buff4_reg[2]__0__0_n_0 ,\buff4_reg[1]__0__0_n_0 ,\buff4_reg[0]__0__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff8_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff4_reg }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff8_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff8_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff8_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff8_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff8_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff8_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff8_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff8_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff7_reg_n_106,buff7_reg_n_107,buff7_reg_n_108,buff7_reg_n_109,buff7_reg_n_110,buff7_reg_n_111,buff7_reg_n_112,buff7_reg_n_113,buff7_reg_n_114,buff7_reg_n_115,buff7_reg_n_116,buff7_reg_n_117,buff7_reg_n_118,buff7_reg_n_119,buff7_reg_n_120,buff7_reg_n_121,buff7_reg_n_122,buff7_reg_n_123,buff7_reg_n_124,buff7_reg_n_125,buff7_reg_n_126,buff7_reg_n_127,buff7_reg_n_128,buff7_reg_n_129,buff7_reg_n_130,buff7_reg_n_131,buff7_reg_n_132,buff7_reg_n_133,buff7_reg_n_134,buff7_reg_n_135,buff7_reg_n_136,buff7_reg_n_137,buff7_reg_n_138,buff7_reg_n_139,buff7_reg_n_140,buff7_reg_n_141,buff7_reg_n_142,buff7_reg_n_143,buff7_reg_n_144,buff7_reg_n_145,buff7_reg_n_146,buff7_reg_n_147,buff7_reg_n_148,buff7_reg_n_149,buff7_reg_n_150,buff7_reg_n_151,buff7_reg_n_152,buff7_reg_n_153}),
        .PCOUT({buff8_reg_n_106,buff8_reg_n_107,buff8_reg_n_108,buff8_reg_n_109,buff8_reg_n_110,buff8_reg_n_111,buff8_reg_n_112,buff8_reg_n_113,buff8_reg_n_114,buff8_reg_n_115,buff8_reg_n_116,buff8_reg_n_117,buff8_reg_n_118,buff8_reg_n_119,buff8_reg_n_120,buff8_reg_n_121,buff8_reg_n_122,buff8_reg_n_123,buff8_reg_n_124,buff8_reg_n_125,buff8_reg_n_126,buff8_reg_n_127,buff8_reg_n_128,buff8_reg_n_129,buff8_reg_n_130,buff8_reg_n_131,buff8_reg_n_132,buff8_reg_n_133,buff8_reg_n_134,buff8_reg_n_135,buff8_reg_n_136,buff8_reg_n_137,buff8_reg_n_138,buff8_reg_n_139,buff8_reg_n_140,buff8_reg_n_141,buff8_reg_n_142,buff8_reg_n_143,buff8_reg_n_144,buff8_reg_n_145,buff8_reg_n_146,buff8_reg_n_147,buff8_reg_n_148,buff8_reg_n_149,buff8_reg_n_150,buff8_reg_n_151,buff8_reg_n_152,buff8_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff8_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[0]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[0]__3_srl2_n_0 ),
        .Q(\buff8_reg[0]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[0]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[0]__4_n_0 ),
        .Q(\buff8_reg[0]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[0]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[0]__2__0_n_0 ),
        .Q(\^buff8_reg [0]),
        .R(1'b0));
  FDRE \buff8_reg[10]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[10]__2_srl2_n_0 ),
        .Q(\buff8_reg[10]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[10]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[10]__3_n_0 ),
        .Q(\buff8_reg[10]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[11]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[11]__2_srl2_n_0 ),
        .Q(\buff8_reg[11]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[11]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[11]__3_n_0 ),
        .Q(\buff8_reg[11]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[12]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[12]__2_srl2_n_0 ),
        .Q(\buff8_reg[12]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[12]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[12]__3_n_0 ),
        .Q(\buff8_reg[12]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[13]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[13]__2_srl2_n_0 ),
        .Q(\buff8_reg[13]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[13]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[13]__3_n_0 ),
        .Q(\buff8_reg[13]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[14]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[14]__2_srl2_n_0 ),
        .Q(\buff8_reg[14]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[14]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[14]__3_n_0 ),
        .Q(\buff8_reg[14]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[15]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[15]__2_srl2_n_0 ),
        .Q(\buff8_reg[15]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[15]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[15]__3_n_0 ),
        .Q(\buff8_reg[15]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[16]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[16]__2_srl2_n_0 ),
        .Q(\buff8_reg[16]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[16]__3_n_0 ),
        .Q(\buff8_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[17]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[17]__3_n_0 ),
        .Q(\buff8_reg[17]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[18]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[18]__1_n_0 ),
        .Q(\buff8_reg[18]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[19]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[19]__1_n_0 ),
        .Q(\buff8_reg[19]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[1]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[1]__3_srl2_n_0 ),
        .Q(\buff8_reg[1]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[1]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[1]__4_n_0 ),
        .Q(\buff8_reg[1]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[1]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[1]__2__0_n_0 ),
        .Q(\^buff8_reg [1]),
        .R(1'b0));
  FDRE \buff8_reg[20]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[20]__1_n_0 ),
        .Q(\buff8_reg[20]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[21]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[21]__1_n_0 ),
        .Q(\buff8_reg[21]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[22]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[22]__1_n_0 ),
        .Q(\buff8_reg[22]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[23]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[23]__1_n_0 ),
        .Q(\buff8_reg[23]__2_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[2]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[2]__3_srl2_n_0 ),
        .Q(\buff8_reg[2]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[2]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[2]__4_n_0 ),
        .Q(\buff8_reg[2]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[2]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[2]__2__0_n_0 ),
        .Q(\^buff8_reg [2]),
        .R(1'b0));
  FDRE \buff8_reg[3]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[3]__3_srl2_n_0 ),
        .Q(\buff8_reg[3]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[3]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[3]__4_n_0 ),
        .Q(\buff8_reg[3]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[3]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[3]__2__0_n_0 ),
        .Q(\^buff8_reg [3]),
        .R(1'b0));
  FDRE \buff8_reg[4]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[4]__3_srl2_n_0 ),
        .Q(\buff8_reg[4]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[4]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[4]__4_n_0 ),
        .Q(\buff8_reg[4]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[4]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[4]__2__0_n_0 ),
        .Q(\^buff8_reg [4]),
        .R(1'b0));
  FDRE \buff8_reg[5]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[5]__3_srl2_n_0 ),
        .Q(\buff8_reg[5]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[5]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[5]__4_n_0 ),
        .Q(\buff8_reg[5]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[5]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[5]__2__0_n_0 ),
        .Q(\^buff8_reg [5]),
        .R(1'b0));
  FDRE \buff8_reg[6]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[6]__3_srl2_n_0 ),
        .Q(\buff8_reg[6]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[6]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[6]__4_n_0 ),
        .Q(\buff8_reg[6]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[6]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[6]__2__0_n_0 ),
        .Q(\^buff8_reg [6]),
        .R(1'b0));
  FDRE \buff8_reg[7]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[7]__3_srl2_n_0 ),
        .Q(\buff8_reg[7]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[7]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[7]__4_n_0 ),
        .Q(\buff8_reg[7]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[7]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[7]__2__0_n_0 ),
        .Q(\^buff8_reg [7]),
        .R(1'b0));
  FDRE \buff8_reg[8]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[8]__3_srl2_n_0 ),
        .Q(\buff8_reg[8]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[8]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[8]__4_n_0 ),
        .Q(\buff8_reg[8]__3_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[8]__4 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[8]__2__0_n_0 ),
        .Q(\^buff8_reg [8]),
        .R(1'b0));
  FDRE \buff8_reg[9]__2__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[9]__3_srl2_n_0 ),
        .Q(\buff8_reg[9]__2__0_n_0 ),
        .R(1'b0));
  FDRE \buff8_reg[9]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff7_reg[9]__4_n_0 ),
        .Q(\buff8_reg[9]__3_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff9_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff5_reg[16]__1__0_n_0 ,\buff5_reg[15]__1__0_n_0 ,\buff5_reg[14]__1__0_n_0 ,\buff5_reg[13]__1__0_n_0 ,\buff5_reg[12]__1__0_n_0 ,\buff5_reg[11]__1__0_n_0 ,\buff5_reg[10]__1__0_n_0 ,\buff5_reg[9]__1__0_n_0 ,\buff5_reg[8]__1__0_n_0 ,\buff5_reg[7]__1__0_n_0 ,\buff5_reg[6]__1__0_n_0 ,\buff5_reg[5]__1__0_n_0 ,\buff5_reg[4]__1__0_n_0 ,\buff5_reg[3]__1__0_n_0 ,\buff5_reg[2]__1__0_n_0 ,\buff5_reg[1]__1__0_n_0 ,\buff5_reg[0]__1__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff9_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff5_reg[16]__2__0_n_0 ,\buff5_reg[15]__2__0_n_0 ,\buff5_reg[14]__2__0_n_0 ,\buff5_reg[13]__2__0_n_0 ,\buff5_reg[12]__2__0_n_0 ,\buff5_reg[11]__2__0_n_0 ,\buff5_reg[10]__2__0_n_0 ,\buff5_reg[9]__2__0_n_0 ,\buff5_reg[8]__2__0_n_0 ,\buff5_reg[7]__2__0_n_0 ,\buff5_reg[6]__2__0_n_0 ,\buff5_reg[5]__2__0_n_0 ,\buff5_reg[4]__2__0_n_0 ,\buff5_reg[3]__2__0_n_0 ,\buff5_reg[2]__2__0_n_0 ,\buff5_reg[1]__2__0_n_0 ,\buff5_reg[0]__2__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff9_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff9_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff9_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff9_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff9_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff9_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff9_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff9_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff8_reg_n_106,buff8_reg_n_107,buff8_reg_n_108,buff8_reg_n_109,buff8_reg_n_110,buff8_reg_n_111,buff8_reg_n_112,buff8_reg_n_113,buff8_reg_n_114,buff8_reg_n_115,buff8_reg_n_116,buff8_reg_n_117,buff8_reg_n_118,buff8_reg_n_119,buff8_reg_n_120,buff8_reg_n_121,buff8_reg_n_122,buff8_reg_n_123,buff8_reg_n_124,buff8_reg_n_125,buff8_reg_n_126,buff8_reg_n_127,buff8_reg_n_128,buff8_reg_n_129,buff8_reg_n_130,buff8_reg_n_131,buff8_reg_n_132,buff8_reg_n_133,buff8_reg_n_134,buff8_reg_n_135,buff8_reg_n_136,buff8_reg_n_137,buff8_reg_n_138,buff8_reg_n_139,buff8_reg_n_140,buff8_reg_n_141,buff8_reg_n_142,buff8_reg_n_143,buff8_reg_n_144,buff8_reg_n_145,buff8_reg_n_146,buff8_reg_n_147,buff8_reg_n_148,buff8_reg_n_149,buff8_reg_n_150,buff8_reg_n_151,buff8_reg_n_152,buff8_reg_n_153}),
        .PCOUT({buff9_reg_n_106,buff9_reg_n_107,buff9_reg_n_108,buff9_reg_n_109,buff9_reg_n_110,buff9_reg_n_111,buff9_reg_n_112,buff9_reg_n_113,buff9_reg_n_114,buff9_reg_n_115,buff9_reg_n_116,buff9_reg_n_117,buff9_reg_n_118,buff9_reg_n_119,buff9_reg_n_120,buff9_reg_n_121,buff9_reg_n_122,buff9_reg_n_123,buff9_reg_n_124,buff9_reg_n_125,buff9_reg_n_126,buff9_reg_n_127,buff9_reg_n_128,buff9_reg_n_129,buff9_reg_n_130,buff9_reg_n_131,buff9_reg_n_132,buff9_reg_n_133,buff9_reg_n_134,buff9_reg_n_135,buff9_reg_n_136,buff9_reg_n_137,buff9_reg_n_138,buff9_reg_n_139,buff9_reg_n_140,buff9_reg_n_141,buff9_reg_n_142,buff9_reg_n_143,buff9_reg_n_144,buff9_reg_n_145,buff9_reg_n_146,buff9_reg_n_147,buff9_reg_n_148,buff9_reg_n_149,buff9_reg_n_150,buff9_reg_n_151,buff9_reg_n_152,buff9_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff9_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff9_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [0]),
        .Q(\^buff9_reg [0]),
        .R(1'b0));
  FDRE \buff9_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [1]),
        .Q(\^buff9_reg [1]),
        .R(1'b0));
  FDRE \buff9_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [2]),
        .Q(\^buff9_reg [2]),
        .R(1'b0));
  FDRE \buff9_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [3]),
        .Q(\^buff9_reg [3]),
        .R(1'b0));
  FDRE \buff9_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [4]),
        .Q(\^buff9_reg [4]),
        .R(1'b0));
  FDRE \buff9_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [5]),
        .Q(\^buff9_reg [5]),
        .R(1'b0));
  FDRE \buff9_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [6]),
        .Q(\^buff9_reg [6]),
        .R(1'b0));
  FDRE \buff9_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [7]),
        .Q(\^buff9_reg [7]),
        .R(1'b0));
  FDRE \buff9_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff8_reg [8]),
        .Q(\^buff9_reg [8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(n_0_68));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(n_0_69));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(n_0_70));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(n_0_71));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(n_0_72));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(n_0_73));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(n_0_74));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(n_0_75));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(n_0_76));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(n_0_77));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(n_0_78));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(n_0_79));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(n_0_80));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(n_0_81));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(n_0_82));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(n_0_83));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(n_0_84));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(n_0_85));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(n_0_86));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(n_0_87));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg
   (buff4,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [118:0]buff4;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire ap_clk;
  wire [118:0]buff4;
  wire grp_fu_240_ce;
  wire [58:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg_MulnS_3_18 mixer_mul_59s_61neOg_MulnS_3_U
       (.ap_clk(ap_clk),
        .buff4(buff4),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_59s_61neOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg_9
   (D,
    Q,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [60:0]D;
  output [57:0]Q;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire [60:0]D;
  wire [57:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;
  wire [58:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg_MulnS_3 mixer_mul_59s_61neOg_MulnS_3_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg_MulnS_3
   (D,
    Q,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [60:0]D;
  output [57:0]Q;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire [60:0]D;
  wire [57:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire \b_reg0_reg_n_0_[59] ;
  wire \b_reg0_reg_n_0_[60] ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0__0_n_0 ;
  wire \buff1_reg[10]__0__0_n_0 ;
  wire \buff1_reg[11]__0__0_n_0 ;
  wire \buff1_reg[12]__0__0_n_0 ;
  wire \buff1_reg[13]__0__0_n_0 ;
  wire \buff1_reg[14]__0__0_n_0 ;
  wire \buff1_reg[15]__0__0_n_0 ;
  wire \buff1_reg[16]__0__0_n_0 ;
  wire \buff1_reg[1]__0__0_n_0 ;
  wire \buff1_reg[2]__0__0_n_0 ;
  wire \buff1_reg[3]__0__0_n_0 ;
  wire \buff1_reg[4]__0__0_n_0 ;
  wire \buff1_reg[5]__0__0_n_0 ;
  wire \buff1_reg[6]__0__0_n_0 ;
  wire \buff1_reg[7]__0__0_n_0 ;
  wire \buff1_reg[8]__0__0_n_0 ;
  wire \buff1_reg[9]__0__0_n_0 ;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__2_n_106;
  wire buff1_reg__2_n_107;
  wire buff1_reg__2_n_108;
  wire buff1_reg__2_n_109;
  wire buff1_reg__2_n_110;
  wire buff1_reg__2_n_111;
  wire buff1_reg__2_n_112;
  wire buff1_reg__2_n_113;
  wire buff1_reg__2_n_114;
  wire buff1_reg__2_n_115;
  wire buff1_reg__2_n_116;
  wire buff1_reg__2_n_117;
  wire buff1_reg__2_n_118;
  wire buff1_reg__2_n_119;
  wire buff1_reg__2_n_120;
  wire buff1_reg__2_n_121;
  wire buff1_reg__2_n_122;
  wire buff1_reg__2_n_123;
  wire buff1_reg__2_n_124;
  wire buff1_reg__2_n_125;
  wire buff1_reg__2_n_126;
  wire buff1_reg__2_n_127;
  wire buff1_reg__2_n_128;
  wire buff1_reg__2_n_129;
  wire buff1_reg__2_n_130;
  wire buff1_reg__2_n_131;
  wire buff1_reg__2_n_132;
  wire buff1_reg__2_n_133;
  wire buff1_reg__2_n_134;
  wire buff1_reg__2_n_135;
  wire buff1_reg__2_n_136;
  wire buff1_reg__2_n_137;
  wire buff1_reg__2_n_138;
  wire buff1_reg__2_n_139;
  wire buff1_reg__2_n_140;
  wire buff1_reg__2_n_141;
  wire buff1_reg__2_n_142;
  wire buff1_reg__2_n_143;
  wire buff1_reg__2_n_144;
  wire buff1_reg__2_n_145;
  wire buff1_reg__2_n_146;
  wire buff1_reg__2_n_147;
  wire buff1_reg__2_n_148;
  wire buff1_reg__2_n_149;
  wire buff1_reg__2_n_150;
  wire buff1_reg__2_n_151;
  wire buff1_reg__2_n_152;
  wire buff1_reg__2_n_153;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire \buff2_reg[0]__1__0_n_0 ;
  wire \buff2_reg[10]__1__0_n_0 ;
  wire \buff2_reg[11]__1__0_n_0 ;
  wire \buff2_reg[12]__1__0_n_0 ;
  wire \buff2_reg[13]__1__0_n_0 ;
  wire \buff2_reg[14]__1__0_n_0 ;
  wire \buff2_reg[15]__1__0_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1__0_n_0 ;
  wire \buff2_reg[2]__1__0_n_0 ;
  wire \buff2_reg[3]__1__0_n_0 ;
  wire \buff2_reg[4]__1__0_n_0 ;
  wire \buff2_reg[5]__1__0_n_0 ;
  wire \buff2_reg[6]__1__0_n_0 ;
  wire \buff2_reg[7]__1__0_n_0 ;
  wire \buff2_reg[8]__1__0_n_0 ;
  wire \buff2_reg[9]__1__0_n_0 ;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire buff2_reg__3_n_106;
  wire buff2_reg__3_n_107;
  wire buff2_reg__3_n_108;
  wire buff2_reg__3_n_109;
  wire buff2_reg__3_n_110;
  wire buff2_reg__3_n_111;
  wire buff2_reg__3_n_112;
  wire buff2_reg__3_n_113;
  wire buff2_reg__3_n_114;
  wire buff2_reg__3_n_115;
  wire buff2_reg__3_n_116;
  wire buff2_reg__3_n_117;
  wire buff2_reg__3_n_118;
  wire buff2_reg__3_n_119;
  wire buff2_reg__3_n_120;
  wire buff2_reg__3_n_121;
  wire buff2_reg__3_n_122;
  wire buff2_reg__3_n_123;
  wire buff2_reg__3_n_124;
  wire buff2_reg__3_n_125;
  wire buff2_reg__3_n_126;
  wire buff2_reg__3_n_127;
  wire buff2_reg__3_n_128;
  wire buff2_reg__3_n_129;
  wire buff2_reg__3_n_130;
  wire buff2_reg__3_n_131;
  wire buff2_reg__3_n_132;
  wire buff2_reg__3_n_133;
  wire buff2_reg__3_n_134;
  wire buff2_reg__3_n_135;
  wire buff2_reg__3_n_136;
  wire buff2_reg__3_n_137;
  wire buff2_reg__3_n_138;
  wire buff2_reg__3_n_139;
  wire buff2_reg__3_n_140;
  wire buff2_reg__3_n_141;
  wire buff2_reg__3_n_142;
  wire buff2_reg__3_n_143;
  wire buff2_reg__3_n_144;
  wire buff2_reg__3_n_145;
  wire buff2_reg__3_n_146;
  wire buff2_reg__3_n_147;
  wire buff2_reg__3_n_148;
  wire buff2_reg__3_n_149;
  wire buff2_reg__3_n_150;
  wire buff2_reg__3_n_151;
  wire buff2_reg__3_n_152;
  wire buff2_reg__3_n_153;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire \buff3_reg[0]__0_n_0 ;
  wire \buff3_reg[0]__1_n_0 ;
  wire \buff3_reg[10]__0_n_0 ;
  wire \buff3_reg[10]__1_n_0 ;
  wire \buff3_reg[11]__0_n_0 ;
  wire \buff3_reg[11]__1_n_0 ;
  wire \buff3_reg[12]__0_n_0 ;
  wire \buff3_reg[12]__1_n_0 ;
  wire \buff3_reg[13]__0_n_0 ;
  wire \buff3_reg[13]__1_n_0 ;
  wire \buff3_reg[14]__0_n_0 ;
  wire \buff3_reg[14]__1_n_0 ;
  wire \buff3_reg[15]__0_n_0 ;
  wire \buff3_reg[15]__1_n_0 ;
  wire \buff3_reg[16]__0_n_0 ;
  wire \buff3_reg[16]__1_n_0 ;
  wire \buff3_reg[16]__3_n_0 ;
  wire \buff3_reg[1]__0_n_0 ;
  wire \buff3_reg[1]__1_n_0 ;
  wire \buff3_reg[2]__0_n_0 ;
  wire \buff3_reg[2]__1_n_0 ;
  wire \buff3_reg[3]__0_n_0 ;
  wire \buff3_reg[3]__1_n_0 ;
  wire \buff3_reg[4]__0_n_0 ;
  wire \buff3_reg[4]__1_n_0 ;
  wire \buff3_reg[5]__0_n_0 ;
  wire \buff3_reg[5]__1_n_0 ;
  wire \buff3_reg[6]__0_n_0 ;
  wire \buff3_reg[6]__1_n_0 ;
  wire \buff3_reg[7]__0_n_0 ;
  wire \buff3_reg[7]__1_n_0 ;
  wire \buff3_reg[8]__0_n_0 ;
  wire \buff3_reg[8]__1_n_0 ;
  wire \buff3_reg[9]__0_n_0 ;
  wire \buff3_reg[9]__1_n_0 ;
  wire [118:33]\^buff3_reg__0 ;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff3_reg__3_n_100;
  wire buff3_reg__3_n_101;
  wire buff3_reg__3_n_102;
  wire buff3_reg__3_n_103;
  wire buff3_reg__3_n_104;
  wire buff3_reg__3_n_105;
  wire buff3_reg__3_n_58;
  wire buff3_reg__3_n_59;
  wire buff3_reg__3_n_60;
  wire buff3_reg__3_n_61;
  wire buff3_reg__3_n_62;
  wire buff3_reg__3_n_63;
  wire buff3_reg__3_n_64;
  wire buff3_reg__3_n_65;
  wire buff3_reg__3_n_66;
  wire buff3_reg__3_n_67;
  wire buff3_reg__3_n_68;
  wire buff3_reg__3_n_69;
  wire buff3_reg__3_n_70;
  wire buff3_reg__3_n_71;
  wire buff3_reg__3_n_72;
  wire buff3_reg__3_n_73;
  wire buff3_reg__3_n_74;
  wire buff3_reg__3_n_75;
  wire buff3_reg__3_n_76;
  wire buff3_reg__3_n_77;
  wire buff3_reg__3_n_78;
  wire buff3_reg__3_n_79;
  wire buff3_reg__3_n_80;
  wire buff3_reg__3_n_81;
  wire buff3_reg__3_n_82;
  wire buff3_reg__3_n_83;
  wire buff3_reg__3_n_84;
  wire buff3_reg__3_n_85;
  wire buff3_reg__3_n_86;
  wire buff3_reg__3_n_87;
  wire buff3_reg__3_n_88;
  wire buff3_reg__3_n_89;
  wire buff3_reg__3_n_90;
  wire buff3_reg__3_n_91;
  wire buff3_reg__3_n_92;
  wire buff3_reg__3_n_93;
  wire buff3_reg__3_n_94;
  wire buff3_reg__3_n_95;
  wire buff3_reg__3_n_96;
  wire buff3_reg__3_n_97;
  wire buff3_reg__3_n_98;
  wire buff3_reg__3_n_99;
  wire buff3_reg__5_n_100;
  wire buff3_reg__5_n_101;
  wire buff3_reg__5_n_102;
  wire buff3_reg__5_n_103;
  wire buff3_reg__5_n_104;
  wire buff3_reg__5_n_105;
  wire buff3_reg__5_n_58;
  wire buff3_reg__5_n_59;
  wire buff3_reg__5_n_60;
  wire buff3_reg__5_n_61;
  wire buff3_reg__5_n_62;
  wire buff3_reg__5_n_63;
  wire buff3_reg__5_n_64;
  wire buff3_reg__5_n_65;
  wire buff3_reg__5_n_66;
  wire buff3_reg__5_n_67;
  wire buff3_reg__5_n_68;
  wire buff3_reg__5_n_69;
  wire buff3_reg__5_n_70;
  wire buff3_reg__5_n_71;
  wire buff3_reg__5_n_72;
  wire buff3_reg__5_n_73;
  wire buff3_reg__5_n_74;
  wire buff3_reg__5_n_75;
  wire buff3_reg__5_n_76;
  wire buff3_reg__5_n_77;
  wire buff3_reg__5_n_78;
  wire buff3_reg__5_n_79;
  wire buff3_reg__5_n_80;
  wire buff3_reg__5_n_81;
  wire buff3_reg__5_n_82;
  wire buff3_reg__5_n_83;
  wire buff3_reg__5_n_84;
  wire buff3_reg__5_n_85;
  wire buff3_reg__5_n_86;
  wire buff3_reg__5_n_87;
  wire buff3_reg__5_n_88;
  wire buff3_reg__5_n_89;
  wire buff3_reg__5_n_90;
  wire buff3_reg__5_n_91;
  wire buff3_reg__5_n_92;
  wire buff3_reg__5_n_93;
  wire buff3_reg__5_n_94;
  wire buff3_reg__5_n_95;
  wire buff3_reg__5_n_96;
  wire buff3_reg__5_n_97;
  wire buff3_reg__5_n_98;
  wire buff3_reg__5_n_99;
  wire \buff3_reg_n_0_[0] ;
  wire \buff3_reg_n_0_[10] ;
  wire \buff3_reg_n_0_[11] ;
  wire \buff3_reg_n_0_[12] ;
  wire \buff3_reg_n_0_[13] ;
  wire \buff3_reg_n_0_[14] ;
  wire \buff3_reg_n_0_[15] ;
  wire \buff3_reg_n_0_[16] ;
  wire \buff3_reg_n_0_[1] ;
  wire \buff3_reg_n_0_[2] ;
  wire \buff3_reg_n_0_[3] ;
  wire \buff3_reg_n_0_[4] ;
  wire \buff3_reg_n_0_[5] ;
  wire \buff3_reg_n_0_[6] ;
  wire \buff3_reg_n_0_[7] ;
  wire \buff3_reg_n_0_[8] ;
  wire \buff3_reg_n_0_[9] ;
  wire \buff4[100]_i_2_n_0 ;
  wire \buff4[100]_i_3_n_0 ;
  wire \buff4[100]_i_4_n_0 ;
  wire \buff4[100]_i_5_n_0 ;
  wire \buff4[100]_i_6_n_0 ;
  wire \buff4[100]_i_7_n_0 ;
  wire \buff4[100]_i_8_n_0 ;
  wire \buff4[100]_i_9_n_0 ;
  wire \buff4[104]_i_2_n_0 ;
  wire \buff4[104]_i_3_n_0 ;
  wire \buff4[104]_i_4_n_0 ;
  wire \buff4[104]_i_5_n_0 ;
  wire \buff4[104]_i_6_n_0 ;
  wire \buff4[104]_i_7_n_0 ;
  wire \buff4[104]_i_8_n_0 ;
  wire \buff4[104]_i_9_n_0 ;
  wire \buff4[108]_i_2_n_0 ;
  wire \buff4[108]_i_3_n_0 ;
  wire \buff4[108]_i_4_n_0 ;
  wire \buff4[108]_i_5_n_0 ;
  wire \buff4[108]_i_6_n_0 ;
  wire \buff4[108]_i_7_n_0 ;
  wire \buff4[108]_i_8_n_0 ;
  wire \buff4[108]_i_9_n_0 ;
  wire \buff4[112]_i_2_n_0 ;
  wire \buff4[112]_i_3_n_0 ;
  wire \buff4[112]_i_4_n_0 ;
  wire \buff4[112]_i_5_n_0 ;
  wire \buff4[112]_i_6_n_0 ;
  wire \buff4[112]_i_7_n_0 ;
  wire \buff4[112]_i_8_n_0 ;
  wire \buff4[112]_i_9_n_0 ;
  wire \buff4[116]_i_2_n_0 ;
  wire \buff4[116]_i_3_n_0 ;
  wire \buff4[116]_i_4_n_0 ;
  wire \buff4[116]_i_5_n_0 ;
  wire \buff4[116]_i_6_n_0 ;
  wire \buff4[116]_i_7_n_0 ;
  wire \buff4[116]_i_8_n_0 ;
  wire \buff4[116]_i_9_n_0 ;
  wire \buff4[118]_i_2_n_0 ;
  wire \buff4[118]_i_3_n_0 ;
  wire \buff4[36]_i_2_n_0 ;
  wire \buff4[36]_i_3_n_0 ;
  wire \buff4[36]_i_4_n_0 ;
  wire \buff4[40]_i_2_n_0 ;
  wire \buff4[40]_i_3_n_0 ;
  wire \buff4[40]_i_4_n_0 ;
  wire \buff4[40]_i_5_n_0 ;
  wire \buff4[44]_i_2_n_0 ;
  wire \buff4[44]_i_3_n_0 ;
  wire \buff4[44]_i_4_n_0 ;
  wire \buff4[44]_i_5_n_0 ;
  wire \buff4[48]_i_2_n_0 ;
  wire \buff4[48]_i_3_n_0 ;
  wire \buff4[48]_i_4_n_0 ;
  wire \buff4[48]_i_5_n_0 ;
  wire \buff4[52]_i_2_n_0 ;
  wire \buff4[52]_i_3_n_0 ;
  wire \buff4[52]_i_4_n_0 ;
  wire \buff4[52]_i_5_n_0 ;
  wire \buff4[56]_i_2_n_0 ;
  wire \buff4[56]_i_3_n_0 ;
  wire \buff4[56]_i_4_n_0 ;
  wire \buff4[56]_i_5_n_0 ;
  wire \buff4[60]_i_2_n_0 ;
  wire \buff4[60]_i_3_n_0 ;
  wire \buff4[60]_i_4_n_0 ;
  wire \buff4[60]_i_5_n_0 ;
  wire \buff4[64]_i_2_n_0 ;
  wire \buff4[64]_i_3_n_0 ;
  wire \buff4[64]_i_4_n_0 ;
  wire \buff4[64]_i_5_n_0 ;
  wire \buff4[68]_i_2_n_0 ;
  wire \buff4[68]_i_3_n_0 ;
  wire \buff4[68]_i_4_n_0 ;
  wire \buff4[68]_i_5_n_0 ;
  wire \buff4[72]_i_2_n_0 ;
  wire \buff4[72]_i_3_n_0 ;
  wire \buff4[72]_i_4_n_0 ;
  wire \buff4[72]_i_5_n_0 ;
  wire \buff4[72]_i_6_n_0 ;
  wire \buff4[72]_i_7_n_0 ;
  wire \buff4[72]_i_8_n_0 ;
  wire \buff4[72]_i_9_n_0 ;
  wire \buff4[76]_i_2_n_0 ;
  wire \buff4[76]_i_3_n_0 ;
  wire \buff4[76]_i_4_n_0 ;
  wire \buff4[76]_i_5_n_0 ;
  wire \buff4[76]_i_6_n_0 ;
  wire \buff4[76]_i_7_n_0 ;
  wire \buff4[76]_i_8_n_0 ;
  wire \buff4[76]_i_9_n_0 ;
  wire \buff4[80]_i_2_n_0 ;
  wire \buff4[80]_i_3_n_0 ;
  wire \buff4[80]_i_4_n_0 ;
  wire \buff4[80]_i_5_n_0 ;
  wire \buff4[80]_i_6_n_0 ;
  wire \buff4[80]_i_7_n_0 ;
  wire \buff4[80]_i_8_n_0 ;
  wire \buff4[80]_i_9_n_0 ;
  wire \buff4[84]_i_2_n_0 ;
  wire \buff4[84]_i_3_n_0 ;
  wire \buff4[84]_i_4_n_0 ;
  wire \buff4[84]_i_5_n_0 ;
  wire \buff4[84]_i_6_n_0 ;
  wire \buff4[84]_i_7_n_0 ;
  wire \buff4[84]_i_8_n_0 ;
  wire \buff4[84]_i_9_n_0 ;
  wire \buff4[88]_i_2_n_0 ;
  wire \buff4[88]_i_3_n_0 ;
  wire \buff4[88]_i_4_n_0 ;
  wire \buff4[88]_i_5_n_0 ;
  wire \buff4[88]_i_6_n_0 ;
  wire \buff4[88]_i_7_n_0 ;
  wire \buff4[88]_i_8_n_0 ;
  wire \buff4[88]_i_9_n_0 ;
  wire \buff4[92]_i_2_n_0 ;
  wire \buff4[92]_i_3_n_0 ;
  wire \buff4[92]_i_4_n_0 ;
  wire \buff4[92]_i_5_n_0 ;
  wire \buff4[92]_i_6_n_0 ;
  wire \buff4[92]_i_7_n_0 ;
  wire \buff4[92]_i_8_n_0 ;
  wire \buff4[92]_i_9_n_0 ;
  wire \buff4[96]_i_2_n_0 ;
  wire \buff4[96]_i_3_n_0 ;
  wire \buff4[96]_i_4_n_0 ;
  wire \buff4[96]_i_5_n_0 ;
  wire \buff4[96]_i_6_n_0 ;
  wire \buff4[96]_i_7_n_0 ;
  wire \buff4[96]_i_8_n_0 ;
  wire \buff4[96]_i_9_n_0 ;
  wire \buff4_reg[100]_i_1_n_0 ;
  wire \buff4_reg[100]_i_1_n_1 ;
  wire \buff4_reg[100]_i_1_n_2 ;
  wire \buff4_reg[100]_i_1_n_3 ;
  wire \buff4_reg[104]_i_1_n_0 ;
  wire \buff4_reg[104]_i_1_n_1 ;
  wire \buff4_reg[104]_i_1_n_2 ;
  wire \buff4_reg[104]_i_1_n_3 ;
  wire \buff4_reg[108]_i_1_n_0 ;
  wire \buff4_reg[108]_i_1_n_1 ;
  wire \buff4_reg[108]_i_1_n_2 ;
  wire \buff4_reg[108]_i_1_n_3 ;
  wire \buff4_reg[112]_i_1_n_0 ;
  wire \buff4_reg[112]_i_1_n_1 ;
  wire \buff4_reg[112]_i_1_n_2 ;
  wire \buff4_reg[112]_i_1_n_3 ;
  wire \buff4_reg[116]_i_1_n_0 ;
  wire \buff4_reg[116]_i_1_n_1 ;
  wire \buff4_reg[116]_i_1_n_2 ;
  wire \buff4_reg[116]_i_1_n_3 ;
  wire \buff4_reg[118]_i_1_n_3 ;
  wire \buff4_reg[36]_i_1_n_0 ;
  wire \buff4_reg[36]_i_1_n_1 ;
  wire \buff4_reg[36]_i_1_n_2 ;
  wire \buff4_reg[36]_i_1_n_3 ;
  wire \buff4_reg[40]_i_1_n_0 ;
  wire \buff4_reg[40]_i_1_n_1 ;
  wire \buff4_reg[40]_i_1_n_2 ;
  wire \buff4_reg[40]_i_1_n_3 ;
  wire \buff4_reg[44]_i_1_n_0 ;
  wire \buff4_reg[44]_i_1_n_1 ;
  wire \buff4_reg[44]_i_1_n_2 ;
  wire \buff4_reg[44]_i_1_n_3 ;
  wire \buff4_reg[48]_i_1_n_0 ;
  wire \buff4_reg[48]_i_1_n_1 ;
  wire \buff4_reg[48]_i_1_n_2 ;
  wire \buff4_reg[48]_i_1_n_3 ;
  wire \buff4_reg[52]_i_1_n_0 ;
  wire \buff4_reg[52]_i_1_n_1 ;
  wire \buff4_reg[52]_i_1_n_2 ;
  wire \buff4_reg[52]_i_1_n_3 ;
  wire \buff4_reg[56]_i_1_n_0 ;
  wire \buff4_reg[56]_i_1_n_1 ;
  wire \buff4_reg[56]_i_1_n_2 ;
  wire \buff4_reg[56]_i_1_n_3 ;
  wire \buff4_reg[60]_i_1_n_0 ;
  wire \buff4_reg[60]_i_1_n_1 ;
  wire \buff4_reg[60]_i_1_n_2 ;
  wire \buff4_reg[60]_i_1_n_3 ;
  wire \buff4_reg[64]_i_1_n_0 ;
  wire \buff4_reg[64]_i_1_n_1 ;
  wire \buff4_reg[64]_i_1_n_2 ;
  wire \buff4_reg[64]_i_1_n_3 ;
  wire \buff4_reg[68]_i_1_n_0 ;
  wire \buff4_reg[68]_i_1_n_1 ;
  wire \buff4_reg[68]_i_1_n_2 ;
  wire \buff4_reg[68]_i_1_n_3 ;
  wire \buff4_reg[72]_i_1_n_0 ;
  wire \buff4_reg[72]_i_1_n_1 ;
  wire \buff4_reg[72]_i_1_n_2 ;
  wire \buff4_reg[72]_i_1_n_3 ;
  wire \buff4_reg[76]_i_1_n_0 ;
  wire \buff4_reg[76]_i_1_n_1 ;
  wire \buff4_reg[76]_i_1_n_2 ;
  wire \buff4_reg[76]_i_1_n_3 ;
  wire \buff4_reg[80]_i_1_n_0 ;
  wire \buff4_reg[80]_i_1_n_1 ;
  wire \buff4_reg[80]_i_1_n_2 ;
  wire \buff4_reg[80]_i_1_n_3 ;
  wire \buff4_reg[84]_i_1_n_0 ;
  wire \buff4_reg[84]_i_1_n_1 ;
  wire \buff4_reg[84]_i_1_n_2 ;
  wire \buff4_reg[84]_i_1_n_3 ;
  wire \buff4_reg[88]_i_1_n_0 ;
  wire \buff4_reg[88]_i_1_n_1 ;
  wire \buff4_reg[88]_i_1_n_2 ;
  wire \buff4_reg[88]_i_1_n_3 ;
  wire \buff4_reg[92]_i_1_n_0 ;
  wire \buff4_reg[92]_i_1_n_1 ;
  wire \buff4_reg[92]_i_1_n_2 ;
  wire \buff4_reg[92]_i_1_n_3 ;
  wire \buff4_reg[96]_i_1_n_0 ;
  wire \buff4_reg[96]_i_1_n_1 ;
  wire \buff4_reg[96]_i_1_n_2 ;
  wire \buff4_reg[96]_i_1_n_3 ;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire [58:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__2_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__3_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__5_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__5_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_buff4_reg[118]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_buff4_reg[118]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[33]),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_43),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_42),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_41),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_40),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_39),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_38),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_37),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_36),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_35),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_34),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_33),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_32),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_31),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_30),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_29),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \b_reg0_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \b_reg0_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[60] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__2_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__3_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_105),
        .Q(\buff3_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[0] ),
        .Q(\buff3_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_105),
        .Q(\buff3_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_95),
        .Q(\buff3_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[10] ),
        .Q(\buff3_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_95),
        .Q(\buff3_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_94),
        .Q(\buff3_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[11] ),
        .Q(\buff3_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_94),
        .Q(\buff3_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_93),
        .Q(\buff3_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[12] ),
        .Q(\buff3_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_93),
        .Q(\buff3_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_92),
        .Q(\buff3_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[13] ),
        .Q(\buff3_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_92),
        .Q(\buff3_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_91),
        .Q(\buff3_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[14] ),
        .Q(\buff3_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_91),
        .Q(\buff3_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_90),
        .Q(\buff3_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[15] ),
        .Q(\buff3_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_90),
        .Q(\buff3_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_89),
        .Q(\buff3_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[16] ),
        .Q(\buff3_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_89),
        .Q(\buff3_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__1_n_0 ),
        .Q(\buff3_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_104),
        .Q(\buff3_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[1] ),
        .Q(\buff3_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_104),
        .Q(\buff3_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_103),
        .Q(\buff3_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[2] ),
        .Q(\buff3_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_103),
        .Q(\buff3_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_102),
        .Q(\buff3_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[3] ),
        .Q(\buff3_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_102),
        .Q(\buff3_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_101),
        .Q(\buff3_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[4] ),
        .Q(\buff3_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_101),
        .Q(\buff3_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_100),
        .Q(\buff3_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[5] ),
        .Q(\buff3_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_100),
        .Q(\buff3_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_99),
        .Q(\buff3_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[6] ),
        .Q(\buff3_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_99),
        .Q(\buff3_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_98),
        .Q(\buff3_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[7] ),
        .Q(\buff3_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_98),
        .Q(\buff3_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_97),
        .Q(\buff3_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[8] ),
        .Q(\buff3_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_97),
        .Q(\buff3_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_96),
        .Q(\buff3_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[9] ),
        .Q(\buff3_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_96),
        .Q(\buff3_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff3_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__3_n_58,buff3_reg__3_n_59,buff3_reg__3_n_60,buff3_reg__3_n_61,buff3_reg__3_n_62,buff3_reg__3_n_63,buff3_reg__3_n_64,buff3_reg__3_n_65,buff3_reg__3_n_66,buff3_reg__3_n_67,buff3_reg__3_n_68,buff3_reg__3_n_69,buff3_reg__3_n_70,buff3_reg__3_n_71,buff3_reg__3_n_72,buff3_reg__3_n_73,buff3_reg__3_n_74,buff3_reg__3_n_75,buff3_reg__3_n_76,buff3_reg__3_n_77,buff3_reg__3_n_78,buff3_reg__3_n_79,buff3_reg__3_n_80,buff3_reg__3_n_81,buff3_reg__3_n_82,buff3_reg__3_n_83,buff3_reg__3_n_84,buff3_reg__3_n_85,buff3_reg__3_n_86,buff3_reg__3_n_87,buff3_reg__3_n_88,buff3_reg__3_n_89,buff3_reg__3_n_90,buff3_reg__3_n_91,buff3_reg__3_n_92,buff3_reg__3_n_93,buff3_reg__3_n_94,buff3_reg__3_n_95,buff3_reg__3_n_96,buff3_reg__3_n_97,buff3_reg__3_n_98,buff3_reg__3_n_99,buff3_reg__3_n_100,buff3_reg__3_n_101,buff3_reg__3_n_102,buff3_reg__3_n_103,buff3_reg__3_n_104,buff3_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT(NLW_buff3_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__5_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__5_n_58,buff3_reg__5_n_59,buff3_reg__5_n_60,buff3_reg__5_n_61,buff3_reg__5_n_62,buff3_reg__5_n_63,buff3_reg__5_n_64,buff3_reg__5_n_65,buff3_reg__5_n_66,buff3_reg__5_n_67,buff3_reg__5_n_68,buff3_reg__5_n_69,buff3_reg__5_n_70,buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74,buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78,buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82,buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86,buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90,buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94,buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98,buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102,buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .PCOUT(NLW_buff3_reg__5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_2 
       (.I0(buff3_reg__0_n_92),
        .I1(buff3_reg__3_n_75),
        .I2(buff3_reg__0_n_91),
        .I3(buff3_reg__3_n_74),
        .O(\buff4[100]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_3 
       (.I0(buff3_reg__0_n_93),
        .I1(buff3_reg__3_n_76),
        .I2(buff3_reg__0_n_92),
        .I3(buff3_reg__3_n_75),
        .O(\buff4[100]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_4 
       (.I0(buff3_reg__0_n_94),
        .I1(buff3_reg__3_n_77),
        .I2(buff3_reg__0_n_93),
        .I3(buff3_reg__3_n_76),
        .O(\buff4[100]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_5 
       (.I0(buff3_reg__0_n_95),
        .I1(buff3_reg__3_n_78),
        .I2(buff3_reg__0_n_94),
        .I3(buff3_reg__3_n_77),
        .O(\buff4[100]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_6 
       (.I0(buff3_reg__3_n_75),
        .I1(buff3_reg__0_n_92),
        .I2(buff3_reg__3_n_73),
        .I3(buff3_reg__0_n_90),
        .I4(buff3_reg__3_n_74),
        .I5(buff3_reg__0_n_91),
        .O(\buff4[100]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_7 
       (.I0(buff3_reg__3_n_76),
        .I1(buff3_reg__0_n_93),
        .I2(buff3_reg__3_n_74),
        .I3(buff3_reg__0_n_91),
        .I4(buff3_reg__3_n_75),
        .I5(buff3_reg__0_n_92),
        .O(\buff4[100]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_8 
       (.I0(buff3_reg__3_n_77),
        .I1(buff3_reg__0_n_94),
        .I2(buff3_reg__3_n_75),
        .I3(buff3_reg__0_n_92),
        .I4(buff3_reg__3_n_76),
        .I5(buff3_reg__0_n_93),
        .O(\buff4[100]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_9 
       (.I0(buff3_reg__3_n_78),
        .I1(buff3_reg__0_n_95),
        .I2(buff3_reg__3_n_76),
        .I3(buff3_reg__0_n_93),
        .I4(buff3_reg__3_n_77),
        .I5(buff3_reg__0_n_94),
        .O(\buff4[100]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_2 
       (.I0(buff3_reg__0_n_88),
        .I1(buff3_reg__3_n_71),
        .I2(buff3_reg__0_n_87),
        .I3(buff3_reg__3_n_70),
        .O(\buff4[104]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_3 
       (.I0(buff3_reg__0_n_89),
        .I1(buff3_reg__3_n_72),
        .I2(buff3_reg__0_n_88),
        .I3(buff3_reg__3_n_71),
        .O(\buff4[104]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_4 
       (.I0(buff3_reg__0_n_90),
        .I1(buff3_reg__3_n_73),
        .I2(buff3_reg__0_n_89),
        .I3(buff3_reg__3_n_72),
        .O(\buff4[104]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_5 
       (.I0(buff3_reg__0_n_91),
        .I1(buff3_reg__3_n_74),
        .I2(buff3_reg__0_n_90),
        .I3(buff3_reg__3_n_73),
        .O(\buff4[104]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_6 
       (.I0(buff3_reg__3_n_71),
        .I1(buff3_reg__0_n_88),
        .I2(buff3_reg__3_n_69),
        .I3(buff3_reg__0_n_86),
        .I4(buff3_reg__3_n_70),
        .I5(buff3_reg__0_n_87),
        .O(\buff4[104]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_7 
       (.I0(buff3_reg__3_n_72),
        .I1(buff3_reg__0_n_89),
        .I2(buff3_reg__3_n_70),
        .I3(buff3_reg__0_n_87),
        .I4(buff3_reg__3_n_71),
        .I5(buff3_reg__0_n_88),
        .O(\buff4[104]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_8 
       (.I0(buff3_reg__3_n_73),
        .I1(buff3_reg__0_n_90),
        .I2(buff3_reg__3_n_71),
        .I3(buff3_reg__0_n_88),
        .I4(buff3_reg__3_n_72),
        .I5(buff3_reg__0_n_89),
        .O(\buff4[104]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_9 
       (.I0(buff3_reg__3_n_74),
        .I1(buff3_reg__0_n_91),
        .I2(buff3_reg__3_n_72),
        .I3(buff3_reg__0_n_89),
        .I4(buff3_reg__3_n_73),
        .I5(buff3_reg__0_n_90),
        .O(\buff4[104]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_2 
       (.I0(buff3_reg__0_n_84),
        .I1(buff3_reg__3_n_67),
        .I2(buff3_reg__0_n_83),
        .I3(buff3_reg__3_n_66),
        .O(\buff4[108]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_3 
       (.I0(buff3_reg__0_n_85),
        .I1(buff3_reg__3_n_68),
        .I2(buff3_reg__0_n_84),
        .I3(buff3_reg__3_n_67),
        .O(\buff4[108]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_4 
       (.I0(buff3_reg__0_n_86),
        .I1(buff3_reg__3_n_69),
        .I2(buff3_reg__0_n_85),
        .I3(buff3_reg__3_n_68),
        .O(\buff4[108]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_5 
       (.I0(buff3_reg__0_n_87),
        .I1(buff3_reg__3_n_70),
        .I2(buff3_reg__0_n_86),
        .I3(buff3_reg__3_n_69),
        .O(\buff4[108]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_6 
       (.I0(buff3_reg__3_n_67),
        .I1(buff3_reg__0_n_84),
        .I2(buff3_reg__3_n_65),
        .I3(buff3_reg__0_n_82),
        .I4(buff3_reg__3_n_66),
        .I5(buff3_reg__0_n_83),
        .O(\buff4[108]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_7 
       (.I0(buff3_reg__3_n_68),
        .I1(buff3_reg__0_n_85),
        .I2(buff3_reg__3_n_66),
        .I3(buff3_reg__0_n_83),
        .I4(buff3_reg__3_n_67),
        .I5(buff3_reg__0_n_84),
        .O(\buff4[108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_8 
       (.I0(buff3_reg__3_n_69),
        .I1(buff3_reg__0_n_86),
        .I2(buff3_reg__3_n_67),
        .I3(buff3_reg__0_n_84),
        .I4(buff3_reg__3_n_68),
        .I5(buff3_reg__0_n_85),
        .O(\buff4[108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_9 
       (.I0(buff3_reg__3_n_70),
        .I1(buff3_reg__0_n_87),
        .I2(buff3_reg__3_n_68),
        .I3(buff3_reg__0_n_85),
        .I4(buff3_reg__3_n_69),
        .I5(buff3_reg__0_n_86),
        .O(\buff4[108]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_2 
       (.I0(buff3_reg__0_n_80),
        .I1(buff3_reg__3_n_63),
        .I2(buff3_reg__0_n_79),
        .I3(buff3_reg__3_n_62),
        .O(\buff4[112]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_3 
       (.I0(buff3_reg__0_n_81),
        .I1(buff3_reg__3_n_64),
        .I2(buff3_reg__0_n_80),
        .I3(buff3_reg__3_n_63),
        .O(\buff4[112]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_4 
       (.I0(buff3_reg__0_n_82),
        .I1(buff3_reg__3_n_65),
        .I2(buff3_reg__0_n_81),
        .I3(buff3_reg__3_n_64),
        .O(\buff4[112]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_5 
       (.I0(buff3_reg__0_n_83),
        .I1(buff3_reg__3_n_66),
        .I2(buff3_reg__0_n_82),
        .I3(buff3_reg__3_n_65),
        .O(\buff4[112]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_6 
       (.I0(buff3_reg__3_n_63),
        .I1(buff3_reg__0_n_80),
        .I2(buff3_reg__3_n_61),
        .I3(buff3_reg__0_n_78),
        .I4(buff3_reg__3_n_62),
        .I5(buff3_reg__0_n_79),
        .O(\buff4[112]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_7 
       (.I0(buff3_reg__3_n_64),
        .I1(buff3_reg__0_n_81),
        .I2(buff3_reg__3_n_62),
        .I3(buff3_reg__0_n_79),
        .I4(buff3_reg__3_n_63),
        .I5(buff3_reg__0_n_80),
        .O(\buff4[112]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_8 
       (.I0(buff3_reg__3_n_65),
        .I1(buff3_reg__0_n_82),
        .I2(buff3_reg__3_n_63),
        .I3(buff3_reg__0_n_80),
        .I4(buff3_reg__3_n_64),
        .I5(buff3_reg__0_n_81),
        .O(\buff4[112]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_9 
       (.I0(buff3_reg__3_n_66),
        .I1(buff3_reg__0_n_83),
        .I2(buff3_reg__3_n_64),
        .I3(buff3_reg__0_n_81),
        .I4(buff3_reg__3_n_65),
        .I5(buff3_reg__0_n_82),
        .O(\buff4[112]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff4[116]_i_2 
       (.I0(buff3_reg__3_n_58),
        .I1(buff3_reg__0_n_75),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_3 
       (.I0(buff3_reg__0_n_77),
        .I1(buff3_reg__3_n_60),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_4 
       (.I0(buff3_reg__0_n_78),
        .I1(buff3_reg__3_n_61),
        .I2(buff3_reg__0_n_77),
        .I3(buff3_reg__3_n_60),
        .O(\buff4[116]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_5 
       (.I0(buff3_reg__0_n_79),
        .I1(buff3_reg__3_n_62),
        .I2(buff3_reg__0_n_78),
        .I3(buff3_reg__3_n_61),
        .O(\buff4[116]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff4[116]_i_6 
       (.I0(buff3_reg__3_n_59),
        .I1(buff3_reg__0_n_76),
        .I2(buff3_reg__0_n_75),
        .I3(buff3_reg__3_n_58),
        .I4(buff3_reg__0_n_74),
        .O(\buff4[116]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_7 
       (.I0(buff3_reg__3_n_60),
        .I1(buff3_reg__0_n_77),
        .I2(buff3_reg__3_n_58),
        .I3(buff3_reg__0_n_75),
        .I4(buff3_reg__3_n_59),
        .I5(buff3_reg__0_n_76),
        .O(\buff4[116]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_8 
       (.I0(buff3_reg__3_n_61),
        .I1(buff3_reg__0_n_78),
        .I2(buff3_reg__3_n_59),
        .I3(buff3_reg__0_n_76),
        .I4(buff3_reg__3_n_60),
        .I5(buff3_reg__0_n_77),
        .O(\buff4[116]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_9 
       (.I0(buff3_reg__3_n_62),
        .I1(buff3_reg__0_n_79),
        .I2(buff3_reg__3_n_60),
        .I3(buff3_reg__0_n_77),
        .I4(buff3_reg__3_n_61),
        .I5(buff3_reg__0_n_78),
        .O(\buff4[116]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff4[118]_i_2 
       (.I0(buff3_reg__0_n_73),
        .I1(buff3_reg__0_n_72),
        .O(\buff4[118]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff4[118]_i_3 
       (.I0(buff3_reg__0_n_74),
        .I1(buff3_reg__0_n_73),
        .O(\buff4[118]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_2 
       (.I0(buff3_reg__5_n_103),
        .I1(\buff3_reg[2]__0_n_0 ),
        .O(\buff4[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_3 
       (.I0(buff3_reg__5_n_104),
        .I1(\buff3_reg[1]__0_n_0 ),
        .O(\buff4[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_4 
       (.I0(buff3_reg__5_n_105),
        .I1(\buff3_reg[0]__0_n_0 ),
        .O(\buff4[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_2 
       (.I0(buff3_reg__5_n_99),
        .I1(\buff3_reg[6]__0_n_0 ),
        .O(\buff4[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_3 
       (.I0(buff3_reg__5_n_100),
        .I1(\buff3_reg[5]__0_n_0 ),
        .O(\buff4[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_4 
       (.I0(buff3_reg__5_n_101),
        .I1(\buff3_reg[4]__0_n_0 ),
        .O(\buff4[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_5 
       (.I0(buff3_reg__5_n_102),
        .I1(\buff3_reg[3]__0_n_0 ),
        .O(\buff4[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_2 
       (.I0(buff3_reg__5_n_95),
        .I1(\buff3_reg[10]__0_n_0 ),
        .O(\buff4[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_3 
       (.I0(buff3_reg__5_n_96),
        .I1(\buff3_reg[9]__0_n_0 ),
        .O(\buff4[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_4 
       (.I0(buff3_reg__5_n_97),
        .I1(\buff3_reg[8]__0_n_0 ),
        .O(\buff4[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_5 
       (.I0(buff3_reg__5_n_98),
        .I1(\buff3_reg[7]__0_n_0 ),
        .O(\buff4[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_2 
       (.I0(buff3_reg__5_n_91),
        .I1(\buff3_reg[14]__0_n_0 ),
        .O(\buff4[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_3 
       (.I0(buff3_reg__5_n_92),
        .I1(\buff3_reg[13]__0_n_0 ),
        .O(\buff4[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_4 
       (.I0(buff3_reg__5_n_93),
        .I1(\buff3_reg[12]__0_n_0 ),
        .O(\buff4[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_5 
       (.I0(buff3_reg__5_n_94),
        .I1(\buff3_reg[11]__0_n_0 ),
        .O(\buff4[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_2 
       (.I0(buff3_reg__5_n_87),
        .I1(\buff3_reg[1]__1_n_0 ),
        .O(\buff4[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_3 
       (.I0(buff3_reg__5_n_88),
        .I1(\buff3_reg[0]__1_n_0 ),
        .O(\buff4[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_4 
       (.I0(buff3_reg__5_n_89),
        .I1(\buff3_reg[16]__0_n_0 ),
        .O(\buff4[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_5 
       (.I0(buff3_reg__5_n_90),
        .I1(\buff3_reg[15]__0_n_0 ),
        .O(\buff4[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_2 
       (.I0(buff3_reg__5_n_83),
        .I1(\buff3_reg[5]__1_n_0 ),
        .O(\buff4[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_3 
       (.I0(buff3_reg__5_n_84),
        .I1(\buff3_reg[4]__1_n_0 ),
        .O(\buff4[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_4 
       (.I0(buff3_reg__5_n_85),
        .I1(\buff3_reg[3]__1_n_0 ),
        .O(\buff4[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_5 
       (.I0(buff3_reg__5_n_86),
        .I1(\buff3_reg[2]__1_n_0 ),
        .O(\buff4[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_2 
       (.I0(buff3_reg__5_n_79),
        .I1(\buff3_reg[9]__1_n_0 ),
        .O(\buff4[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_3 
       (.I0(buff3_reg__5_n_80),
        .I1(\buff3_reg[8]__1_n_0 ),
        .O(\buff4[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_4 
       (.I0(buff3_reg__5_n_81),
        .I1(\buff3_reg[7]__1_n_0 ),
        .O(\buff4[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_5 
       (.I0(buff3_reg__5_n_82),
        .I1(\buff3_reg[6]__1_n_0 ),
        .O(\buff4[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_2 
       (.I0(buff3_reg__5_n_75),
        .I1(\buff3_reg[13]__1_n_0 ),
        .O(\buff4[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_3 
       (.I0(buff3_reg__5_n_76),
        .I1(\buff3_reg[12]__1_n_0 ),
        .O(\buff4[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_4 
       (.I0(buff3_reg__5_n_77),
        .I1(\buff3_reg[11]__1_n_0 ),
        .O(\buff4[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_5 
       (.I0(buff3_reg__5_n_78),
        .I1(\buff3_reg[10]__1_n_0 ),
        .O(\buff4[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[68]_i_2 
       (.I0(\buff3_reg_n_0_[0] ),
        .I1(buff3_reg__3_n_105),
        .I2(buff3_reg__5_n_71),
        .O(\buff4[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_3 
       (.I0(buff3_reg__5_n_72),
        .I1(\buff3_reg[16]__1_n_0 ),
        .O(\buff4[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_4 
       (.I0(buff3_reg__5_n_73),
        .I1(\buff3_reg[15]__1_n_0 ),
        .O(\buff4[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_5 
       (.I0(buff3_reg__5_n_74),
        .I1(\buff3_reg[14]__1_n_0 ),
        .O(\buff4[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_2 
       (.I0(\buff3_reg_n_0_[3] ),
        .I1(buff3_reg__3_n_102),
        .I2(buff3_reg__5_n_68),
        .O(\buff4[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_3 
       (.I0(\buff3_reg_n_0_[2] ),
        .I1(buff3_reg__3_n_103),
        .I2(buff3_reg__5_n_69),
        .O(\buff4[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_4 
       (.I0(\buff3_reg_n_0_[1] ),
        .I1(buff3_reg__3_n_104),
        .I2(buff3_reg__5_n_70),
        .O(\buff4[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[72]_i_5 
       (.I0(buff3_reg__5_n_70),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__3_n_104),
        .O(\buff4[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_6 
       (.I0(buff3_reg__5_n_68),
        .I1(buff3_reg__3_n_102),
        .I2(\buff3_reg_n_0_[3] ),
        .I3(buff3_reg__3_n_101),
        .I4(\buff3_reg_n_0_[4] ),
        .I5(buff3_reg__5_n_67),
        .O(\buff4[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_7 
       (.I0(buff3_reg__5_n_69),
        .I1(buff3_reg__3_n_103),
        .I2(\buff3_reg_n_0_[2] ),
        .I3(buff3_reg__3_n_102),
        .I4(\buff3_reg_n_0_[3] ),
        .I5(buff3_reg__5_n_68),
        .O(\buff4[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_8 
       (.I0(buff3_reg__5_n_70),
        .I1(buff3_reg__3_n_104),
        .I2(\buff3_reg_n_0_[1] ),
        .I3(buff3_reg__3_n_103),
        .I4(\buff3_reg_n_0_[2] ),
        .I5(buff3_reg__5_n_69),
        .O(\buff4[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff4[72]_i_9 
       (.I0(buff3_reg__3_n_104),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__5_n_70),
        .I3(buff3_reg__3_n_105),
        .I4(\buff3_reg_n_0_[0] ),
        .O(\buff4[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_2 
       (.I0(\buff3_reg_n_0_[7] ),
        .I1(buff3_reg__3_n_98),
        .I2(buff3_reg__5_n_64),
        .O(\buff4[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_3 
       (.I0(\buff3_reg_n_0_[6] ),
        .I1(buff3_reg__3_n_99),
        .I2(buff3_reg__5_n_65),
        .O(\buff4[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_4 
       (.I0(\buff3_reg_n_0_[5] ),
        .I1(buff3_reg__3_n_100),
        .I2(buff3_reg__5_n_66),
        .O(\buff4[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_5 
       (.I0(\buff3_reg_n_0_[4] ),
        .I1(buff3_reg__3_n_101),
        .I2(buff3_reg__5_n_67),
        .O(\buff4[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_6 
       (.I0(buff3_reg__5_n_64),
        .I1(buff3_reg__3_n_98),
        .I2(\buff3_reg_n_0_[7] ),
        .I3(buff3_reg__3_n_97),
        .I4(\buff3_reg_n_0_[8] ),
        .I5(buff3_reg__5_n_63),
        .O(\buff4[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_7 
       (.I0(buff3_reg__5_n_65),
        .I1(buff3_reg__3_n_99),
        .I2(\buff3_reg_n_0_[6] ),
        .I3(buff3_reg__3_n_98),
        .I4(\buff3_reg_n_0_[7] ),
        .I5(buff3_reg__5_n_64),
        .O(\buff4[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_8 
       (.I0(buff3_reg__5_n_66),
        .I1(buff3_reg__3_n_100),
        .I2(\buff3_reg_n_0_[5] ),
        .I3(buff3_reg__3_n_99),
        .I4(\buff3_reg_n_0_[6] ),
        .I5(buff3_reg__5_n_65),
        .O(\buff4[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_9 
       (.I0(buff3_reg__5_n_67),
        .I1(buff3_reg__3_n_101),
        .I2(\buff3_reg_n_0_[4] ),
        .I3(buff3_reg__3_n_100),
        .I4(\buff3_reg_n_0_[5] ),
        .I5(buff3_reg__5_n_66),
        .O(\buff4[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_2 
       (.I0(\buff3_reg_n_0_[11] ),
        .I1(buff3_reg__3_n_94),
        .I2(buff3_reg__5_n_60),
        .O(\buff4[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_3 
       (.I0(\buff3_reg_n_0_[10] ),
        .I1(buff3_reg__3_n_95),
        .I2(buff3_reg__5_n_61),
        .O(\buff4[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_4 
       (.I0(\buff3_reg_n_0_[9] ),
        .I1(buff3_reg__3_n_96),
        .I2(buff3_reg__5_n_62),
        .O(\buff4[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_5 
       (.I0(\buff3_reg_n_0_[8] ),
        .I1(buff3_reg__3_n_97),
        .I2(buff3_reg__5_n_63),
        .O(\buff4[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_6 
       (.I0(buff3_reg__5_n_60),
        .I1(buff3_reg__3_n_94),
        .I2(\buff3_reg_n_0_[11] ),
        .I3(buff3_reg__3_n_93),
        .I4(\buff3_reg_n_0_[12] ),
        .I5(buff3_reg__5_n_59),
        .O(\buff4[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_7 
       (.I0(buff3_reg__5_n_61),
        .I1(buff3_reg__3_n_95),
        .I2(\buff3_reg_n_0_[10] ),
        .I3(buff3_reg__3_n_94),
        .I4(\buff3_reg_n_0_[11] ),
        .I5(buff3_reg__5_n_60),
        .O(\buff4[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_8 
       (.I0(buff3_reg__5_n_62),
        .I1(buff3_reg__3_n_96),
        .I2(\buff3_reg_n_0_[9] ),
        .I3(buff3_reg__3_n_95),
        .I4(\buff3_reg_n_0_[10] ),
        .I5(buff3_reg__5_n_61),
        .O(\buff4[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_9 
       (.I0(buff3_reg__5_n_63),
        .I1(buff3_reg__3_n_97),
        .I2(\buff3_reg_n_0_[8] ),
        .I3(buff3_reg__3_n_96),
        .I4(\buff3_reg_n_0_[9] ),
        .I5(buff3_reg__5_n_62),
        .O(\buff4[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_2 
       (.I0(\buff3_reg_n_0_[14] ),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[15] ),
        .I3(buff3_reg__3_n_90),
        .O(\buff4[84]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_3 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_91),
        .O(\buff4[84]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff4[84]_i_4 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(buff3_reg__5_n_58),
        .O(\buff4[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[84]_i_5 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_6 
       (.I0(buff3_reg__3_n_91),
        .I1(\buff3_reg_n_0_[14] ),
        .I2(buff3_reg__3_n_89),
        .I3(\buff3_reg_n_0_[16] ),
        .I4(buff3_reg__3_n_90),
        .I5(\buff3_reg_n_0_[15] ),
        .O(\buff4[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_7 
       (.I0(buff3_reg__3_n_92),
        .I1(\buff3_reg_n_0_[13] ),
        .I2(buff3_reg__3_n_90),
        .I3(\buff3_reg_n_0_[15] ),
        .I4(buff3_reg__3_n_91),
        .I5(\buff3_reg_n_0_[14] ),
        .O(\buff4[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff4[84]_i_8 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_92),
        .I4(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff4[84]_i_9 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .I3(buff3_reg__5_n_59),
        .I4(buff3_reg__3_n_93),
        .I5(\buff3_reg_n_0_[12] ),
        .O(\buff4[84]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_2 
       (.I0(buff3_reg__0_n_104),
        .I1(buff3_reg__3_n_87),
        .I2(buff3_reg__0_n_103),
        .I3(buff3_reg__3_n_86),
        .O(\buff4[88]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_3 
       (.I0(buff3_reg__0_n_105),
        .I1(buff3_reg__3_n_88),
        .I2(buff3_reg__0_n_104),
        .I3(buff3_reg__3_n_87),
        .O(\buff4[88]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_4 
       (.I0(\buff3_reg_n_0_[16] ),
        .I1(buff3_reg__3_n_89),
        .I2(buff3_reg__0_n_105),
        .I3(buff3_reg__3_n_88),
        .O(\buff4[88]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_5 
       (.I0(\buff3_reg_n_0_[15] ),
        .I1(buff3_reg__3_n_90),
        .I2(\buff3_reg_n_0_[16] ),
        .I3(buff3_reg__3_n_89),
        .O(\buff4[88]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_6 
       (.I0(buff3_reg__3_n_87),
        .I1(buff3_reg__0_n_104),
        .I2(buff3_reg__3_n_85),
        .I3(buff3_reg__0_n_102),
        .I4(buff3_reg__3_n_86),
        .I5(buff3_reg__0_n_103),
        .O(\buff4[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_7 
       (.I0(buff3_reg__3_n_88),
        .I1(buff3_reg__0_n_105),
        .I2(buff3_reg__3_n_86),
        .I3(buff3_reg__0_n_103),
        .I4(buff3_reg__3_n_87),
        .I5(buff3_reg__0_n_104),
        .O(\buff4[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_8 
       (.I0(buff3_reg__3_n_89),
        .I1(\buff3_reg_n_0_[16] ),
        .I2(buff3_reg__3_n_87),
        .I3(buff3_reg__0_n_104),
        .I4(buff3_reg__3_n_88),
        .I5(buff3_reg__0_n_105),
        .O(\buff4[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_9 
       (.I0(buff3_reg__3_n_90),
        .I1(\buff3_reg_n_0_[15] ),
        .I2(buff3_reg__3_n_88),
        .I3(buff3_reg__0_n_105),
        .I4(buff3_reg__3_n_89),
        .I5(\buff3_reg_n_0_[16] ),
        .O(\buff4[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_2 
       (.I0(buff3_reg__0_n_100),
        .I1(buff3_reg__3_n_83),
        .I2(buff3_reg__0_n_99),
        .I3(buff3_reg__3_n_82),
        .O(\buff4[92]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_3 
       (.I0(buff3_reg__0_n_101),
        .I1(buff3_reg__3_n_84),
        .I2(buff3_reg__0_n_100),
        .I3(buff3_reg__3_n_83),
        .O(\buff4[92]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_4 
       (.I0(buff3_reg__0_n_102),
        .I1(buff3_reg__3_n_85),
        .I2(buff3_reg__0_n_101),
        .I3(buff3_reg__3_n_84),
        .O(\buff4[92]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_5 
       (.I0(buff3_reg__0_n_103),
        .I1(buff3_reg__3_n_86),
        .I2(buff3_reg__0_n_102),
        .I3(buff3_reg__3_n_85),
        .O(\buff4[92]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_6 
       (.I0(buff3_reg__3_n_83),
        .I1(buff3_reg__0_n_100),
        .I2(buff3_reg__3_n_81),
        .I3(buff3_reg__0_n_98),
        .I4(buff3_reg__3_n_82),
        .I5(buff3_reg__0_n_99),
        .O(\buff4[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_7 
       (.I0(buff3_reg__3_n_84),
        .I1(buff3_reg__0_n_101),
        .I2(buff3_reg__3_n_82),
        .I3(buff3_reg__0_n_99),
        .I4(buff3_reg__3_n_83),
        .I5(buff3_reg__0_n_100),
        .O(\buff4[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_8 
       (.I0(buff3_reg__3_n_85),
        .I1(buff3_reg__0_n_102),
        .I2(buff3_reg__3_n_83),
        .I3(buff3_reg__0_n_100),
        .I4(buff3_reg__3_n_84),
        .I5(buff3_reg__0_n_101),
        .O(\buff4[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_9 
       (.I0(buff3_reg__3_n_86),
        .I1(buff3_reg__0_n_103),
        .I2(buff3_reg__3_n_84),
        .I3(buff3_reg__0_n_101),
        .I4(buff3_reg__3_n_85),
        .I5(buff3_reg__0_n_102),
        .O(\buff4[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_2 
       (.I0(buff3_reg__0_n_96),
        .I1(buff3_reg__3_n_79),
        .I2(buff3_reg__0_n_95),
        .I3(buff3_reg__3_n_78),
        .O(\buff4[96]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_3 
       (.I0(buff3_reg__0_n_97),
        .I1(buff3_reg__3_n_80),
        .I2(buff3_reg__0_n_96),
        .I3(buff3_reg__3_n_79),
        .O(\buff4[96]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_4 
       (.I0(buff3_reg__0_n_98),
        .I1(buff3_reg__3_n_81),
        .I2(buff3_reg__0_n_97),
        .I3(buff3_reg__3_n_80),
        .O(\buff4[96]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_5 
       (.I0(buff3_reg__0_n_99),
        .I1(buff3_reg__3_n_82),
        .I2(buff3_reg__0_n_98),
        .I3(buff3_reg__3_n_81),
        .O(\buff4[96]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_6 
       (.I0(buff3_reg__3_n_79),
        .I1(buff3_reg__0_n_96),
        .I2(buff3_reg__3_n_77),
        .I3(buff3_reg__0_n_94),
        .I4(buff3_reg__3_n_78),
        .I5(buff3_reg__0_n_95),
        .O(\buff4[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_7 
       (.I0(buff3_reg__3_n_80),
        .I1(buff3_reg__0_n_97),
        .I2(buff3_reg__3_n_78),
        .I3(buff3_reg__0_n_95),
        .I4(buff3_reg__3_n_79),
        .I5(buff3_reg__0_n_96),
        .O(\buff4[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_8 
       (.I0(buff3_reg__3_n_81),
        .I1(buff3_reg__0_n_98),
        .I2(buff3_reg__3_n_79),
        .I3(buff3_reg__0_n_96),
        .I4(buff3_reg__3_n_80),
        .I5(buff3_reg__0_n_97),
        .O(\buff4[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_9 
       (.I0(buff3_reg__3_n_82),
        .I1(buff3_reg__0_n_99),
        .I2(buff3_reg__3_n_80),
        .I3(buff3_reg__0_n_97),
        .I4(buff3_reg__3_n_81),
        .I5(buff3_reg__0_n_98),
        .O(\buff4[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0__0_n_0 ),
        .Q(D[0]));
  FDRE \buff4_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [100]),
        .Q(Q[39]),
        .R(1'b0));
  CARRY4 \buff4_reg[100]_i_1 
       (.CI(\buff4_reg[96]_i_1_n_0 ),
        .CO({\buff4_reg[100]_i_1_n_0 ,\buff4_reg[100]_i_1_n_1 ,\buff4_reg[100]_i_1_n_2 ,\buff4_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[100]_i_2_n_0 ,\buff4[100]_i_3_n_0 ,\buff4[100]_i_4_n_0 ,\buff4[100]_i_5_n_0 }),
        .O(\^buff3_reg__0 [100:97]),
        .S({\buff4[100]_i_6_n_0 ,\buff4[100]_i_7_n_0 ,\buff4[100]_i_8_n_0 ,\buff4[100]_i_9_n_0 }));
  FDRE \buff4_reg[101] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [101]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \buff4_reg[102] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [102]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \buff4_reg[103] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [103]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \buff4_reg[104] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [104]),
        .Q(Q[43]),
        .R(1'b0));
  CARRY4 \buff4_reg[104]_i_1 
       (.CI(\buff4_reg[100]_i_1_n_0 ),
        .CO({\buff4_reg[104]_i_1_n_0 ,\buff4_reg[104]_i_1_n_1 ,\buff4_reg[104]_i_1_n_2 ,\buff4_reg[104]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[104]_i_2_n_0 ,\buff4[104]_i_3_n_0 ,\buff4[104]_i_4_n_0 ,\buff4[104]_i_5_n_0 }),
        .O(\^buff3_reg__0 [104:101]),
        .S({\buff4[104]_i_6_n_0 ,\buff4[104]_i_7_n_0 ,\buff4[104]_i_8_n_0 ,\buff4[104]_i_9_n_0 }));
  FDRE \buff4_reg[105] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [105]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \buff4_reg[106] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [106]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \buff4_reg[107] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [107]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \buff4_reg[108] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [108]),
        .Q(Q[47]),
        .R(1'b0));
  CARRY4 \buff4_reg[108]_i_1 
       (.CI(\buff4_reg[104]_i_1_n_0 ),
        .CO({\buff4_reg[108]_i_1_n_0 ,\buff4_reg[108]_i_1_n_1 ,\buff4_reg[108]_i_1_n_2 ,\buff4_reg[108]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[108]_i_2_n_0 ,\buff4[108]_i_3_n_0 ,\buff4[108]_i_4_n_0 ,\buff4[108]_i_5_n_0 }),
        .O(\^buff3_reg__0 [108:105]),
        .S({\buff4[108]_i_6_n_0 ,\buff4[108]_i_7_n_0 ,\buff4[108]_i_8_n_0 ,\buff4[108]_i_9_n_0 }));
  FDRE \buff4_reg[109] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [109]),
        .Q(Q[48]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0__0_n_0 ),
        .Q(D[10]));
  FDRE \buff4_reg[110] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [110]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \buff4_reg[111] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [111]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \buff4_reg[112] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [112]),
        .Q(Q[51]),
        .R(1'b0));
  CARRY4 \buff4_reg[112]_i_1 
       (.CI(\buff4_reg[108]_i_1_n_0 ),
        .CO({\buff4_reg[112]_i_1_n_0 ,\buff4_reg[112]_i_1_n_1 ,\buff4_reg[112]_i_1_n_2 ,\buff4_reg[112]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[112]_i_2_n_0 ,\buff4[112]_i_3_n_0 ,\buff4[112]_i_4_n_0 ,\buff4[112]_i_5_n_0 }),
        .O(\^buff3_reg__0 [112:109]),
        .S({\buff4[112]_i_6_n_0 ,\buff4[112]_i_7_n_0 ,\buff4[112]_i_8_n_0 ,\buff4[112]_i_9_n_0 }));
  FDRE \buff4_reg[113] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [113]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \buff4_reg[114] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [114]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \buff4_reg[115] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [115]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \buff4_reg[116] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [116]),
        .Q(Q[55]),
        .R(1'b0));
  CARRY4 \buff4_reg[116]_i_1 
       (.CI(\buff4_reg[112]_i_1_n_0 ),
        .CO({\buff4_reg[116]_i_1_n_0 ,\buff4_reg[116]_i_1_n_1 ,\buff4_reg[116]_i_1_n_2 ,\buff4_reg[116]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[116]_i_2_n_0 ,\buff4[116]_i_3_n_0 ,\buff4[116]_i_4_n_0 ,\buff4[116]_i_5_n_0 }),
        .O(\^buff3_reg__0 [116:113]),
        .S({\buff4[116]_i_6_n_0 ,\buff4[116]_i_7_n_0 ,\buff4[116]_i_8_n_0 ,\buff4[116]_i_9_n_0 }));
  FDRE \buff4_reg[117] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [117]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \buff4_reg[118] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [118]),
        .Q(Q[57]),
        .R(1'b0));
  CARRY4 \buff4_reg[118]_i_1 
       (.CI(\buff4_reg[116]_i_1_n_0 ),
        .CO({\NLW_buff4_reg[118]_i_1_CO_UNCONNECTED [3:1],\buff4_reg[118]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,buff3_reg__0_n_74}),
        .O({\NLW_buff4_reg[118]_i_1_O_UNCONNECTED [3:2],\^buff3_reg__0 [118:117]}),
        .S({1'b0,1'b0,\buff4[118]_i_2_n_0 ,\buff4[118]_i_3_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0__0_n_0 ),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[17]_srl2 " *) 
  SRL16E \buff4_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[0]__1__0_n_0 ),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[18]_srl2 " *) 
  SRL16E \buff4_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[1]__1__0_n_0 ),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[19]_srl2 " *) 
  SRL16E \buff4_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[2]__1__0_n_0 ),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0__0_n_0 ),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[20]_srl2 " *) 
  SRL16E \buff4_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[3]__1__0_n_0 ),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[21]_srl2 " *) 
  SRL16E \buff4_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[4]__1__0_n_0 ),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[22]_srl2 " *) 
  SRL16E \buff4_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[5]__1__0_n_0 ),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[23]_srl2 " *) 
  SRL16E \buff4_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[6]__1__0_n_0 ),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[24]_srl2 " *) 
  SRL16E \buff4_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[7]__1__0_n_0 ),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[25]_srl2 " *) 
  SRL16E \buff4_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[8]__1__0_n_0 ),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[26]_srl2 " *) 
  SRL16E \buff4_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[9]__1__0_n_0 ),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[27]_srl2 " *) 
  SRL16E \buff4_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[10]__1__0_n_0 ),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[28]_srl2 " *) 
  SRL16E \buff4_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[11]__1__0_n_0 ),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[29]_srl2 " *) 
  SRL16E \buff4_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[12]__1__0_n_0 ),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0__0_n_0 ),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[30]_srl2 " *) 
  SRL16E \buff4_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[13]__1__0_n_0 ),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[31]_srl2 " *) 
  SRL16E \buff4_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[14]__1__0_n_0 ),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[32]_srl2 " *) 
  SRL16E \buff4_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[15]__1__0_n_0 ),
        .Q(D[32]));
  FDRE \buff4_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff4_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff4_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff4_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff4_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff4_reg[36]_i_1_n_0 ,\buff4_reg[36]_i_1_n_1 ,\buff4_reg[36]_i_1_n_2 ,\buff4_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105,1'b0}),
        .O(\^buff3_reg__0 [36:33]),
        .S({\buff4[36]_i_2_n_0 ,\buff4[36]_i_3_n_0 ,\buff4[36]_i_4_n_0 ,\buff3_reg[16]__3_n_0 }));
  FDRE \buff4_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff4_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff4_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0__0_n_0 ),
        .Q(D[3]));
  FDRE \buff4_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff4_reg[40]_i_1 
       (.CI(\buff4_reg[36]_i_1_n_0 ),
        .CO({\buff4_reg[40]_i_1_n_0 ,\buff4_reg[40]_i_1_n_1 ,\buff4_reg[40]_i_1_n_2 ,\buff4_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102}),
        .O(\^buff3_reg__0 [40:37]),
        .S({\buff4[40]_i_2_n_0 ,\buff4[40]_i_3_n_0 ,\buff4[40]_i_4_n_0 ,\buff4[40]_i_5_n_0 }));
  FDRE \buff4_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff4_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff4_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff4_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff4_reg[44]_i_1 
       (.CI(\buff4_reg[40]_i_1_n_0 ),
        .CO({\buff4_reg[44]_i_1_n_0 ,\buff4_reg[44]_i_1_n_1 ,\buff4_reg[44]_i_1_n_2 ,\buff4_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98}),
        .O(\^buff3_reg__0 [44:41]),
        .S({\buff4[44]_i_2_n_0 ,\buff4[44]_i_3_n_0 ,\buff4[44]_i_4_n_0 ,\buff4[44]_i_5_n_0 }));
  FDRE \buff4_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff4_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff4_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff4_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff4_reg[48]_i_1 
       (.CI(\buff4_reg[44]_i_1_n_0 ),
        .CO({\buff4_reg[48]_i_1_n_0 ,\buff4_reg[48]_i_1_n_1 ,\buff4_reg[48]_i_1_n_2 ,\buff4_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94}),
        .O(\^buff3_reg__0 [48:45]),
        .S({\buff4[48]_i_2_n_0 ,\buff4[48]_i_3_n_0 ,\buff4[48]_i_4_n_0 ,\buff4[48]_i_5_n_0 }));
  FDRE \buff4_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0__0_n_0 ),
        .Q(D[4]));
  FDRE \buff4_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff4_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff4_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff4_reg[52]_i_1 
       (.CI(\buff4_reg[48]_i_1_n_0 ),
        .CO({\buff4_reg[52]_i_1_n_0 ,\buff4_reg[52]_i_1_n_1 ,\buff4_reg[52]_i_1_n_2 ,\buff4_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90}),
        .O(\^buff3_reg__0 [52:49]),
        .S({\buff4[52]_i_2_n_0 ,\buff4[52]_i_3_n_0 ,\buff4[52]_i_4_n_0 ,\buff4[52]_i_5_n_0 }));
  FDRE \buff4_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff4_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff4_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff4_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff4_reg[56]_i_1 
       (.CI(\buff4_reg[52]_i_1_n_0 ),
        .CO({\buff4_reg[56]_i_1_n_0 ,\buff4_reg[56]_i_1_n_1 ,\buff4_reg[56]_i_1_n_2 ,\buff4_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86}),
        .O(\^buff3_reg__0 [56:53]),
        .S({\buff4[56]_i_2_n_0 ,\buff4[56]_i_3_n_0 ,\buff4[56]_i_4_n_0 ,\buff4[56]_i_5_n_0 }));
  FDRE \buff4_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff4_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff4_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0__0_n_0 ),
        .Q(D[5]));
  FDRE \buff4_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff4_reg[60]_i_1 
       (.CI(\buff4_reg[56]_i_1_n_0 ),
        .CO({\buff4_reg[60]_i_1_n_0 ,\buff4_reg[60]_i_1_n_1 ,\buff4_reg[60]_i_1_n_2 ,\buff4_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82}),
        .O(\^buff3_reg__0 [60:57]),
        .S({\buff4[60]_i_2_n_0 ,\buff4[60]_i_3_n_0 ,\buff4[60]_i_4_n_0 ,\buff4[60]_i_5_n_0 }));
  FDRE \buff4_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [61]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff4_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [62]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff4_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [63]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff4_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [64]),
        .Q(Q[3]),
        .R(1'b0));
  CARRY4 \buff4_reg[64]_i_1 
       (.CI(\buff4_reg[60]_i_1_n_0 ),
        .CO({\buff4_reg[64]_i_1_n_0 ,\buff4_reg[64]_i_1_n_1 ,\buff4_reg[64]_i_1_n_2 ,\buff4_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78}),
        .O(\^buff3_reg__0 [64:61]),
        .S({\buff4[64]_i_2_n_0 ,\buff4[64]_i_3_n_0 ,\buff4[64]_i_4_n_0 ,\buff4[64]_i_5_n_0 }));
  FDRE \buff4_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [65]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff4_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [66]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff4_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [67]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff4_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [68]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 \buff4_reg[68]_i_1 
       (.CI(\buff4_reg[64]_i_1_n_0 ),
        .CO({\buff4_reg[68]_i_1_n_0 ,\buff4_reg[68]_i_1_n_1 ,\buff4_reg[68]_i_1_n_2 ,\buff4_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74}),
        .O(\^buff3_reg__0 [68:65]),
        .S({\buff4[68]_i_2_n_0 ,\buff4[68]_i_3_n_0 ,\buff4[68]_i_4_n_0 ,\buff4[68]_i_5_n_0 }));
  FDRE \buff4_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [69]),
        .Q(Q[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0__0_n_0 ),
        .Q(D[6]));
  FDRE \buff4_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [70]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff4_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [71]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff4_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [72]),
        .Q(Q[11]),
        .R(1'b0));
  CARRY4 \buff4_reg[72]_i_1 
       (.CI(\buff4_reg[68]_i_1_n_0 ),
        .CO({\buff4_reg[72]_i_1_n_0 ,\buff4_reg[72]_i_1_n_1 ,\buff4_reg[72]_i_1_n_2 ,\buff4_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[72]_i_2_n_0 ,\buff4[72]_i_3_n_0 ,\buff4[72]_i_4_n_0 ,\buff4[72]_i_5_n_0 }),
        .O(\^buff3_reg__0 [72:69]),
        .S({\buff4[72]_i_6_n_0 ,\buff4[72]_i_7_n_0 ,\buff4[72]_i_8_n_0 ,\buff4[72]_i_9_n_0 }));
  FDRE \buff4_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [73]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff4_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [74]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff4_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [75]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff4_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [76]),
        .Q(Q[15]),
        .R(1'b0));
  CARRY4 \buff4_reg[76]_i_1 
       (.CI(\buff4_reg[72]_i_1_n_0 ),
        .CO({\buff4_reg[76]_i_1_n_0 ,\buff4_reg[76]_i_1_n_1 ,\buff4_reg[76]_i_1_n_2 ,\buff4_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[76]_i_2_n_0 ,\buff4[76]_i_3_n_0 ,\buff4[76]_i_4_n_0 ,\buff4[76]_i_5_n_0 }),
        .O(\^buff3_reg__0 [76:73]),
        .S({\buff4[76]_i_6_n_0 ,\buff4[76]_i_7_n_0 ,\buff4[76]_i_8_n_0 ,\buff4[76]_i_9_n_0 }));
  FDRE \buff4_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [77]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff4_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [78]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff4_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [79]),
        .Q(Q[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0__0_n_0 ),
        .Q(D[7]));
  FDRE \buff4_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [80]),
        .Q(Q[19]),
        .R(1'b0));
  CARRY4 \buff4_reg[80]_i_1 
       (.CI(\buff4_reg[76]_i_1_n_0 ),
        .CO({\buff4_reg[80]_i_1_n_0 ,\buff4_reg[80]_i_1_n_1 ,\buff4_reg[80]_i_1_n_2 ,\buff4_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[80]_i_2_n_0 ,\buff4[80]_i_3_n_0 ,\buff4[80]_i_4_n_0 ,\buff4[80]_i_5_n_0 }),
        .O(\^buff3_reg__0 [80:77]),
        .S({\buff4[80]_i_6_n_0 ,\buff4[80]_i_7_n_0 ,\buff4[80]_i_8_n_0 ,\buff4[80]_i_9_n_0 }));
  FDRE \buff4_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [81]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff4_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [82]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff4_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [83]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff4_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [84]),
        .Q(Q[23]),
        .R(1'b0));
  CARRY4 \buff4_reg[84]_i_1 
       (.CI(\buff4_reg[80]_i_1_n_0 ),
        .CO({\buff4_reg[84]_i_1_n_0 ,\buff4_reg[84]_i_1_n_1 ,\buff4_reg[84]_i_1_n_2 ,\buff4_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[84]_i_2_n_0 ,\buff4[84]_i_3_n_0 ,\buff4[84]_i_4_n_0 ,\buff4[84]_i_5_n_0 }),
        .O(\^buff3_reg__0 [84:81]),
        .S({\buff4[84]_i_6_n_0 ,\buff4[84]_i_7_n_0 ,\buff4[84]_i_8_n_0 ,\buff4[84]_i_9_n_0 }));
  FDRE \buff4_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [85]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff4_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [86]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff4_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [87]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff4_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [88]),
        .Q(Q[27]),
        .R(1'b0));
  CARRY4 \buff4_reg[88]_i_1 
       (.CI(\buff4_reg[84]_i_1_n_0 ),
        .CO({\buff4_reg[88]_i_1_n_0 ,\buff4_reg[88]_i_1_n_1 ,\buff4_reg[88]_i_1_n_2 ,\buff4_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[88]_i_2_n_0 ,\buff4[88]_i_3_n_0 ,\buff4[88]_i_4_n_0 ,\buff4[88]_i_5_n_0 }),
        .O(\^buff3_reg__0 [88:85]),
        .S({\buff4[88]_i_6_n_0 ,\buff4[88]_i_7_n_0 ,\buff4[88]_i_8_n_0 ,\buff4[88]_i_9_n_0 }));
  FDRE \buff4_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [89]),
        .Q(Q[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0__0_n_0 ),
        .Q(D[8]));
  FDRE \buff4_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [90]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff4_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [91]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff4_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [92]),
        .Q(Q[31]),
        .R(1'b0));
  CARRY4 \buff4_reg[92]_i_1 
       (.CI(\buff4_reg[88]_i_1_n_0 ),
        .CO({\buff4_reg[92]_i_1_n_0 ,\buff4_reg[92]_i_1_n_1 ,\buff4_reg[92]_i_1_n_2 ,\buff4_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[92]_i_2_n_0 ,\buff4[92]_i_3_n_0 ,\buff4[92]_i_4_n_0 ,\buff4[92]_i_5_n_0 }),
        .O(\^buff3_reg__0 [92:89]),
        .S({\buff4[92]_i_6_n_0 ,\buff4[92]_i_7_n_0 ,\buff4[92]_i_8_n_0 ,\buff4[92]_i_9_n_0 }));
  FDRE \buff4_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [93]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \buff4_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [94]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \buff4_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [95]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \buff4_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [96]),
        .Q(Q[35]),
        .R(1'b0));
  CARRY4 \buff4_reg[96]_i_1 
       (.CI(\buff4_reg[92]_i_1_n_0 ),
        .CO({\buff4_reg[96]_i_1_n_0 ,\buff4_reg[96]_i_1_n_1 ,\buff4_reg[96]_i_1_n_2 ,\buff4_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[96]_i_2_n_0 ,\buff4[96]_i_3_n_0 ,\buff4[96]_i_4_n_0 ,\buff4[96]_i_5_n_0 }),
        .O(\^buff3_reg__0 [96:93]),
        .S({\buff4[96]_i_6_n_0 ,\buff4[96]_i_7_n_0 ,\buff4[96]_i_8_n_0 ,\buff4[96]_i_9_n_0 }));
  FDRE \buff4_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [97]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \buff4_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [98]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \buff4_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [99]),
        .Q(Q[38]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_59s_61neOg_MulnS_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61neOg_MulnS_3_18
   (buff4,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [118:0]buff4;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire \b_reg0_reg_n_0_[59] ;
  wire \b_reg0_reg_n_0_[60] ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0__0_n_0 ;
  wire \buff1_reg[10]__0__0_n_0 ;
  wire \buff1_reg[11]__0__0_n_0 ;
  wire \buff1_reg[12]__0__0_n_0 ;
  wire \buff1_reg[13]__0__0_n_0 ;
  wire \buff1_reg[14]__0__0_n_0 ;
  wire \buff1_reg[15]__0__0_n_0 ;
  wire \buff1_reg[16]__0__0_n_0 ;
  wire \buff1_reg[1]__0__0_n_0 ;
  wire \buff1_reg[2]__0__0_n_0 ;
  wire \buff1_reg[3]__0__0_n_0 ;
  wire \buff1_reg[4]__0__0_n_0 ;
  wire \buff1_reg[5]__0__0_n_0 ;
  wire \buff1_reg[6]__0__0_n_0 ;
  wire \buff1_reg[7]__0__0_n_0 ;
  wire \buff1_reg[8]__0__0_n_0 ;
  wire \buff1_reg[9]__0__0_n_0 ;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__2_n_106;
  wire buff1_reg__2_n_107;
  wire buff1_reg__2_n_108;
  wire buff1_reg__2_n_109;
  wire buff1_reg__2_n_110;
  wire buff1_reg__2_n_111;
  wire buff1_reg__2_n_112;
  wire buff1_reg__2_n_113;
  wire buff1_reg__2_n_114;
  wire buff1_reg__2_n_115;
  wire buff1_reg__2_n_116;
  wire buff1_reg__2_n_117;
  wire buff1_reg__2_n_118;
  wire buff1_reg__2_n_119;
  wire buff1_reg__2_n_120;
  wire buff1_reg__2_n_121;
  wire buff1_reg__2_n_122;
  wire buff1_reg__2_n_123;
  wire buff1_reg__2_n_124;
  wire buff1_reg__2_n_125;
  wire buff1_reg__2_n_126;
  wire buff1_reg__2_n_127;
  wire buff1_reg__2_n_128;
  wire buff1_reg__2_n_129;
  wire buff1_reg__2_n_130;
  wire buff1_reg__2_n_131;
  wire buff1_reg__2_n_132;
  wire buff1_reg__2_n_133;
  wire buff1_reg__2_n_134;
  wire buff1_reg__2_n_135;
  wire buff1_reg__2_n_136;
  wire buff1_reg__2_n_137;
  wire buff1_reg__2_n_138;
  wire buff1_reg__2_n_139;
  wire buff1_reg__2_n_140;
  wire buff1_reg__2_n_141;
  wire buff1_reg__2_n_142;
  wire buff1_reg__2_n_143;
  wire buff1_reg__2_n_144;
  wire buff1_reg__2_n_145;
  wire buff1_reg__2_n_146;
  wire buff1_reg__2_n_147;
  wire buff1_reg__2_n_148;
  wire buff1_reg__2_n_149;
  wire buff1_reg__2_n_150;
  wire buff1_reg__2_n_151;
  wire buff1_reg__2_n_152;
  wire buff1_reg__2_n_153;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire \buff2_reg[0]__1__0_n_0 ;
  wire \buff2_reg[10]__1__0_n_0 ;
  wire \buff2_reg[11]__1__0_n_0 ;
  wire \buff2_reg[12]__1__0_n_0 ;
  wire \buff2_reg[13]__1__0_n_0 ;
  wire \buff2_reg[14]__1__0_n_0 ;
  wire \buff2_reg[15]__1__0_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1__0_n_0 ;
  wire \buff2_reg[2]__1__0_n_0 ;
  wire \buff2_reg[3]__1__0_n_0 ;
  wire \buff2_reg[4]__1__0_n_0 ;
  wire \buff2_reg[5]__1__0_n_0 ;
  wire \buff2_reg[6]__1__0_n_0 ;
  wire \buff2_reg[7]__1__0_n_0 ;
  wire \buff2_reg[8]__1__0_n_0 ;
  wire \buff2_reg[9]__1__0_n_0 ;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire buff2_reg__3_n_106;
  wire buff2_reg__3_n_107;
  wire buff2_reg__3_n_108;
  wire buff2_reg__3_n_109;
  wire buff2_reg__3_n_110;
  wire buff2_reg__3_n_111;
  wire buff2_reg__3_n_112;
  wire buff2_reg__3_n_113;
  wire buff2_reg__3_n_114;
  wire buff2_reg__3_n_115;
  wire buff2_reg__3_n_116;
  wire buff2_reg__3_n_117;
  wire buff2_reg__3_n_118;
  wire buff2_reg__3_n_119;
  wire buff2_reg__3_n_120;
  wire buff2_reg__3_n_121;
  wire buff2_reg__3_n_122;
  wire buff2_reg__3_n_123;
  wire buff2_reg__3_n_124;
  wire buff2_reg__3_n_125;
  wire buff2_reg__3_n_126;
  wire buff2_reg__3_n_127;
  wire buff2_reg__3_n_128;
  wire buff2_reg__3_n_129;
  wire buff2_reg__3_n_130;
  wire buff2_reg__3_n_131;
  wire buff2_reg__3_n_132;
  wire buff2_reg__3_n_133;
  wire buff2_reg__3_n_134;
  wire buff2_reg__3_n_135;
  wire buff2_reg__3_n_136;
  wire buff2_reg__3_n_137;
  wire buff2_reg__3_n_138;
  wire buff2_reg__3_n_139;
  wire buff2_reg__3_n_140;
  wire buff2_reg__3_n_141;
  wire buff2_reg__3_n_142;
  wire buff2_reg__3_n_143;
  wire buff2_reg__3_n_144;
  wire buff2_reg__3_n_145;
  wire buff2_reg__3_n_146;
  wire buff2_reg__3_n_147;
  wire buff2_reg__3_n_148;
  wire buff2_reg__3_n_149;
  wire buff2_reg__3_n_150;
  wire buff2_reg__3_n_151;
  wire buff2_reg__3_n_152;
  wire buff2_reg__3_n_153;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire \buff3_reg[0]__0_n_0 ;
  wire \buff3_reg[0]__1_n_0 ;
  wire \buff3_reg[10]__0_n_0 ;
  wire \buff3_reg[10]__1_n_0 ;
  wire \buff3_reg[11]__0_n_0 ;
  wire \buff3_reg[11]__1_n_0 ;
  wire \buff3_reg[12]__0_n_0 ;
  wire \buff3_reg[12]__1_n_0 ;
  wire \buff3_reg[13]__0_n_0 ;
  wire \buff3_reg[13]__1_n_0 ;
  wire \buff3_reg[14]__0_n_0 ;
  wire \buff3_reg[14]__1_n_0 ;
  wire \buff3_reg[15]__0_n_0 ;
  wire \buff3_reg[15]__1_n_0 ;
  wire \buff3_reg[16]__0_n_0 ;
  wire \buff3_reg[16]__1_n_0 ;
  wire \buff3_reg[16]__3_n_0 ;
  wire \buff3_reg[1]__0_n_0 ;
  wire \buff3_reg[1]__1_n_0 ;
  wire \buff3_reg[2]__0_n_0 ;
  wire \buff3_reg[2]__1_n_0 ;
  wire \buff3_reg[3]__0_n_0 ;
  wire \buff3_reg[3]__1_n_0 ;
  wire \buff3_reg[4]__0_n_0 ;
  wire \buff3_reg[4]__1_n_0 ;
  wire \buff3_reg[5]__0_n_0 ;
  wire \buff3_reg[5]__1_n_0 ;
  wire \buff3_reg[6]__0_n_0 ;
  wire \buff3_reg[6]__1_n_0 ;
  wire \buff3_reg[7]__0_n_0 ;
  wire \buff3_reg[7]__1_n_0 ;
  wire \buff3_reg[8]__0_n_0 ;
  wire \buff3_reg[8]__1_n_0 ;
  wire \buff3_reg[9]__0_n_0 ;
  wire \buff3_reg[9]__1_n_0 ;
  wire [118:33]\^buff3_reg__0 ;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff3_reg__3_n_100;
  wire buff3_reg__3_n_101;
  wire buff3_reg__3_n_102;
  wire buff3_reg__3_n_103;
  wire buff3_reg__3_n_104;
  wire buff3_reg__3_n_105;
  wire buff3_reg__3_n_58;
  wire buff3_reg__3_n_59;
  wire buff3_reg__3_n_60;
  wire buff3_reg__3_n_61;
  wire buff3_reg__3_n_62;
  wire buff3_reg__3_n_63;
  wire buff3_reg__3_n_64;
  wire buff3_reg__3_n_65;
  wire buff3_reg__3_n_66;
  wire buff3_reg__3_n_67;
  wire buff3_reg__3_n_68;
  wire buff3_reg__3_n_69;
  wire buff3_reg__3_n_70;
  wire buff3_reg__3_n_71;
  wire buff3_reg__3_n_72;
  wire buff3_reg__3_n_73;
  wire buff3_reg__3_n_74;
  wire buff3_reg__3_n_75;
  wire buff3_reg__3_n_76;
  wire buff3_reg__3_n_77;
  wire buff3_reg__3_n_78;
  wire buff3_reg__3_n_79;
  wire buff3_reg__3_n_80;
  wire buff3_reg__3_n_81;
  wire buff3_reg__3_n_82;
  wire buff3_reg__3_n_83;
  wire buff3_reg__3_n_84;
  wire buff3_reg__3_n_85;
  wire buff3_reg__3_n_86;
  wire buff3_reg__3_n_87;
  wire buff3_reg__3_n_88;
  wire buff3_reg__3_n_89;
  wire buff3_reg__3_n_90;
  wire buff3_reg__3_n_91;
  wire buff3_reg__3_n_92;
  wire buff3_reg__3_n_93;
  wire buff3_reg__3_n_94;
  wire buff3_reg__3_n_95;
  wire buff3_reg__3_n_96;
  wire buff3_reg__3_n_97;
  wire buff3_reg__3_n_98;
  wire buff3_reg__3_n_99;
  wire buff3_reg__5_n_100;
  wire buff3_reg__5_n_101;
  wire buff3_reg__5_n_102;
  wire buff3_reg__5_n_103;
  wire buff3_reg__5_n_104;
  wire buff3_reg__5_n_105;
  wire buff3_reg__5_n_58;
  wire buff3_reg__5_n_59;
  wire buff3_reg__5_n_60;
  wire buff3_reg__5_n_61;
  wire buff3_reg__5_n_62;
  wire buff3_reg__5_n_63;
  wire buff3_reg__5_n_64;
  wire buff3_reg__5_n_65;
  wire buff3_reg__5_n_66;
  wire buff3_reg__5_n_67;
  wire buff3_reg__5_n_68;
  wire buff3_reg__5_n_69;
  wire buff3_reg__5_n_70;
  wire buff3_reg__5_n_71;
  wire buff3_reg__5_n_72;
  wire buff3_reg__5_n_73;
  wire buff3_reg__5_n_74;
  wire buff3_reg__5_n_75;
  wire buff3_reg__5_n_76;
  wire buff3_reg__5_n_77;
  wire buff3_reg__5_n_78;
  wire buff3_reg__5_n_79;
  wire buff3_reg__5_n_80;
  wire buff3_reg__5_n_81;
  wire buff3_reg__5_n_82;
  wire buff3_reg__5_n_83;
  wire buff3_reg__5_n_84;
  wire buff3_reg__5_n_85;
  wire buff3_reg__5_n_86;
  wire buff3_reg__5_n_87;
  wire buff3_reg__5_n_88;
  wire buff3_reg__5_n_89;
  wire buff3_reg__5_n_90;
  wire buff3_reg__5_n_91;
  wire buff3_reg__5_n_92;
  wire buff3_reg__5_n_93;
  wire buff3_reg__5_n_94;
  wire buff3_reg__5_n_95;
  wire buff3_reg__5_n_96;
  wire buff3_reg__5_n_97;
  wire buff3_reg__5_n_98;
  wire buff3_reg__5_n_99;
  wire \buff3_reg_n_0_[0] ;
  wire \buff3_reg_n_0_[10] ;
  wire \buff3_reg_n_0_[11] ;
  wire \buff3_reg_n_0_[12] ;
  wire \buff3_reg_n_0_[13] ;
  wire \buff3_reg_n_0_[14] ;
  wire \buff3_reg_n_0_[15] ;
  wire \buff3_reg_n_0_[16] ;
  wire \buff3_reg_n_0_[1] ;
  wire \buff3_reg_n_0_[2] ;
  wire \buff3_reg_n_0_[3] ;
  wire \buff3_reg_n_0_[4] ;
  wire \buff3_reg_n_0_[5] ;
  wire \buff3_reg_n_0_[6] ;
  wire \buff3_reg_n_0_[7] ;
  wire \buff3_reg_n_0_[8] ;
  wire \buff3_reg_n_0_[9] ;
  wire [118:0]buff4;
  wire \buff4[100]_i_2__2_n_0 ;
  wire \buff4[100]_i_3__2_n_0 ;
  wire \buff4[100]_i_4__2_n_0 ;
  wire \buff4[100]_i_5__2_n_0 ;
  wire \buff4[100]_i_6_n_0 ;
  wire \buff4[100]_i_7_n_0 ;
  wire \buff4[100]_i_8_n_0 ;
  wire \buff4[100]_i_9_n_0 ;
  wire \buff4[104]_i_2__2_n_0 ;
  wire \buff4[104]_i_3__2_n_0 ;
  wire \buff4[104]_i_4__2_n_0 ;
  wire \buff4[104]_i_5__2_n_0 ;
  wire \buff4[104]_i_6_n_0 ;
  wire \buff4[104]_i_7_n_0 ;
  wire \buff4[104]_i_8_n_0 ;
  wire \buff4[104]_i_9_n_0 ;
  wire \buff4[108]_i_2__2_n_0 ;
  wire \buff4[108]_i_3__2_n_0 ;
  wire \buff4[108]_i_4__2_n_0 ;
  wire \buff4[108]_i_5__2_n_0 ;
  wire \buff4[108]_i_6_n_0 ;
  wire \buff4[108]_i_7_n_0 ;
  wire \buff4[108]_i_8_n_0 ;
  wire \buff4[108]_i_9_n_0 ;
  wire \buff4[112]_i_2__2_n_0 ;
  wire \buff4[112]_i_3__2_n_0 ;
  wire \buff4[112]_i_4__2_n_0 ;
  wire \buff4[112]_i_5__2_n_0 ;
  wire \buff4[112]_i_6_n_0 ;
  wire \buff4[112]_i_7_n_0 ;
  wire \buff4[112]_i_8_n_0 ;
  wire \buff4[112]_i_9_n_0 ;
  wire \buff4[116]_i_2_n_0 ;
  wire \buff4[116]_i_3__2_n_0 ;
  wire \buff4[116]_i_4__2_n_0 ;
  wire \buff4[116]_i_5__2_n_0 ;
  wire \buff4[116]_i_6__2_n_0 ;
  wire \buff4[116]_i_7__2_n_0 ;
  wire \buff4[116]_i_8_n_0 ;
  wire \buff4[116]_i_9_n_0 ;
  wire \buff4[118]_i_2__0_n_0 ;
  wire \buff4[118]_i_3__0_n_0 ;
  wire \buff4[36]_i_2_n_0 ;
  wire \buff4[36]_i_3_n_0 ;
  wire \buff4[36]_i_4_n_0 ;
  wire \buff4[40]_i_2_n_0 ;
  wire \buff4[40]_i_3_n_0 ;
  wire \buff4[40]_i_4_n_0 ;
  wire \buff4[40]_i_5_n_0 ;
  wire \buff4[44]_i_2_n_0 ;
  wire \buff4[44]_i_3_n_0 ;
  wire \buff4[44]_i_4_n_0 ;
  wire \buff4[44]_i_5_n_0 ;
  wire \buff4[48]_i_2_n_0 ;
  wire \buff4[48]_i_3_n_0 ;
  wire \buff4[48]_i_4_n_0 ;
  wire \buff4[48]_i_5_n_0 ;
  wire \buff4[52]_i_2_n_0 ;
  wire \buff4[52]_i_3_n_0 ;
  wire \buff4[52]_i_4_n_0 ;
  wire \buff4[52]_i_5_n_0 ;
  wire \buff4[56]_i_2_n_0 ;
  wire \buff4[56]_i_3_n_0 ;
  wire \buff4[56]_i_4_n_0 ;
  wire \buff4[56]_i_5_n_0 ;
  wire \buff4[60]_i_2_n_0 ;
  wire \buff4[60]_i_3_n_0 ;
  wire \buff4[60]_i_4_n_0 ;
  wire \buff4[60]_i_5_n_0 ;
  wire \buff4[64]_i_2_n_0 ;
  wire \buff4[64]_i_3_n_0 ;
  wire \buff4[64]_i_4_n_0 ;
  wire \buff4[64]_i_5_n_0 ;
  wire \buff4[68]_i_2_n_0 ;
  wire \buff4[68]_i_3_n_0 ;
  wire \buff4[68]_i_4_n_0 ;
  wire \buff4[68]_i_5_n_0 ;
  wire \buff4[72]_i_2_n_0 ;
  wire \buff4[72]_i_3_n_0 ;
  wire \buff4[72]_i_4_n_0 ;
  wire \buff4[72]_i_5_n_0 ;
  wire \buff4[72]_i_6_n_0 ;
  wire \buff4[72]_i_7_n_0 ;
  wire \buff4[72]_i_8_n_0 ;
  wire \buff4[72]_i_9_n_0 ;
  wire \buff4[76]_i_2_n_0 ;
  wire \buff4[76]_i_3_n_0 ;
  wire \buff4[76]_i_4_n_0 ;
  wire \buff4[76]_i_5_n_0 ;
  wire \buff4[76]_i_6_n_0 ;
  wire \buff4[76]_i_7_n_0 ;
  wire \buff4[76]_i_8_n_0 ;
  wire \buff4[76]_i_9_n_0 ;
  wire \buff4[80]_i_2_n_0 ;
  wire \buff4[80]_i_3_n_0 ;
  wire \buff4[80]_i_4_n_0 ;
  wire \buff4[80]_i_5_n_0 ;
  wire \buff4[80]_i_6_n_0 ;
  wire \buff4[80]_i_7_n_0 ;
  wire \buff4[80]_i_8_n_0 ;
  wire \buff4[80]_i_9_n_0 ;
  wire \buff4[84]_i_2__2_n_0 ;
  wire \buff4[84]_i_3__2_n_0 ;
  wire \buff4[84]_i_4_n_0 ;
  wire \buff4[84]_i_5_n_0 ;
  wire \buff4[84]_i_6_n_0 ;
  wire \buff4[84]_i_7_n_0 ;
  wire \buff4[84]_i_8_n_0 ;
  wire \buff4[84]_i_9__2_n_0 ;
  wire \buff4[88]_i_2__2_n_0 ;
  wire \buff4[88]_i_3__2_n_0 ;
  wire \buff4[88]_i_4__2_n_0 ;
  wire \buff4[88]_i_5__2_n_0 ;
  wire \buff4[88]_i_6_n_0 ;
  wire \buff4[88]_i_7_n_0 ;
  wire \buff4[88]_i_8_n_0 ;
  wire \buff4[88]_i_9_n_0 ;
  wire \buff4[92]_i_2__2_n_0 ;
  wire \buff4[92]_i_3__2_n_0 ;
  wire \buff4[92]_i_4__2_n_0 ;
  wire \buff4[92]_i_5__2_n_0 ;
  wire \buff4[92]_i_6_n_0 ;
  wire \buff4[92]_i_7_n_0 ;
  wire \buff4[92]_i_8_n_0 ;
  wire \buff4[92]_i_9_n_0 ;
  wire \buff4[96]_i_2__2_n_0 ;
  wire \buff4[96]_i_3__2_n_0 ;
  wire \buff4[96]_i_4__2_n_0 ;
  wire \buff4[96]_i_5__2_n_0 ;
  wire \buff4[96]_i_6_n_0 ;
  wire \buff4[96]_i_7_n_0 ;
  wire \buff4[96]_i_8_n_0 ;
  wire \buff4[96]_i_9_n_0 ;
  wire \buff4_reg[100]_i_1_n_0 ;
  wire \buff4_reg[100]_i_1_n_1 ;
  wire \buff4_reg[100]_i_1_n_2 ;
  wire \buff4_reg[100]_i_1_n_3 ;
  wire \buff4_reg[104]_i_1_n_0 ;
  wire \buff4_reg[104]_i_1_n_1 ;
  wire \buff4_reg[104]_i_1_n_2 ;
  wire \buff4_reg[104]_i_1_n_3 ;
  wire \buff4_reg[108]_i_1_n_0 ;
  wire \buff4_reg[108]_i_1_n_1 ;
  wire \buff4_reg[108]_i_1_n_2 ;
  wire \buff4_reg[108]_i_1_n_3 ;
  wire \buff4_reg[112]_i_1_n_0 ;
  wire \buff4_reg[112]_i_1_n_1 ;
  wire \buff4_reg[112]_i_1_n_2 ;
  wire \buff4_reg[112]_i_1_n_3 ;
  wire \buff4_reg[116]_i_1_n_0 ;
  wire \buff4_reg[116]_i_1_n_1 ;
  wire \buff4_reg[116]_i_1_n_2 ;
  wire \buff4_reg[116]_i_1_n_3 ;
  wire \buff4_reg[118]_i_1_n_3 ;
  wire \buff4_reg[36]_i_1_n_0 ;
  wire \buff4_reg[36]_i_1_n_1 ;
  wire \buff4_reg[36]_i_1_n_2 ;
  wire \buff4_reg[36]_i_1_n_3 ;
  wire \buff4_reg[40]_i_1_n_0 ;
  wire \buff4_reg[40]_i_1_n_1 ;
  wire \buff4_reg[40]_i_1_n_2 ;
  wire \buff4_reg[40]_i_1_n_3 ;
  wire \buff4_reg[44]_i_1_n_0 ;
  wire \buff4_reg[44]_i_1_n_1 ;
  wire \buff4_reg[44]_i_1_n_2 ;
  wire \buff4_reg[44]_i_1_n_3 ;
  wire \buff4_reg[48]_i_1_n_0 ;
  wire \buff4_reg[48]_i_1_n_1 ;
  wire \buff4_reg[48]_i_1_n_2 ;
  wire \buff4_reg[48]_i_1_n_3 ;
  wire \buff4_reg[52]_i_1_n_0 ;
  wire \buff4_reg[52]_i_1_n_1 ;
  wire \buff4_reg[52]_i_1_n_2 ;
  wire \buff4_reg[52]_i_1_n_3 ;
  wire \buff4_reg[56]_i_1_n_0 ;
  wire \buff4_reg[56]_i_1_n_1 ;
  wire \buff4_reg[56]_i_1_n_2 ;
  wire \buff4_reg[56]_i_1_n_3 ;
  wire \buff4_reg[60]_i_1_n_0 ;
  wire \buff4_reg[60]_i_1_n_1 ;
  wire \buff4_reg[60]_i_1_n_2 ;
  wire \buff4_reg[60]_i_1_n_3 ;
  wire \buff4_reg[64]_i_1_n_0 ;
  wire \buff4_reg[64]_i_1_n_1 ;
  wire \buff4_reg[64]_i_1_n_2 ;
  wire \buff4_reg[64]_i_1_n_3 ;
  wire \buff4_reg[68]_i_1_n_0 ;
  wire \buff4_reg[68]_i_1_n_1 ;
  wire \buff4_reg[68]_i_1_n_2 ;
  wire \buff4_reg[68]_i_1_n_3 ;
  wire \buff4_reg[72]_i_1_n_0 ;
  wire \buff4_reg[72]_i_1_n_1 ;
  wire \buff4_reg[72]_i_1_n_2 ;
  wire \buff4_reg[72]_i_1_n_3 ;
  wire \buff4_reg[76]_i_1_n_0 ;
  wire \buff4_reg[76]_i_1_n_1 ;
  wire \buff4_reg[76]_i_1_n_2 ;
  wire \buff4_reg[76]_i_1_n_3 ;
  wire \buff4_reg[80]_i_1_n_0 ;
  wire \buff4_reg[80]_i_1_n_1 ;
  wire \buff4_reg[80]_i_1_n_2 ;
  wire \buff4_reg[80]_i_1_n_3 ;
  wire \buff4_reg[84]_i_1_n_0 ;
  wire \buff4_reg[84]_i_1_n_1 ;
  wire \buff4_reg[84]_i_1_n_2 ;
  wire \buff4_reg[84]_i_1_n_3 ;
  wire \buff4_reg[88]_i_1_n_0 ;
  wire \buff4_reg[88]_i_1_n_1 ;
  wire \buff4_reg[88]_i_1_n_2 ;
  wire \buff4_reg[88]_i_1_n_3 ;
  wire \buff4_reg[92]_i_1_n_0 ;
  wire \buff4_reg[92]_i_1_n_1 ;
  wire \buff4_reg[92]_i_1_n_2 ;
  wire \buff4_reg[92]_i_1_n_3 ;
  wire \buff4_reg[96]_i_1_n_0 ;
  wire \buff4_reg[96]_i_1_n_1 ;
  wire \buff4_reg[96]_i_1_n_2 ;
  wire \buff4_reg[96]_i_1_n_3 ;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire [58:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__2_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__3_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__5_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__5_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_buff4_reg[118]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_buff4_reg[118]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[33]),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_43),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_42),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_41),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_40),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_39),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_38),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_37),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_36),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_35),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_34),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_33),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_32),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_31),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_30),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_29),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \b_reg0_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \b_reg0_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[60] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__2_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__3_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_105),
        .Q(\buff3_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[0] ),
        .Q(\buff3_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_105),
        .Q(\buff3_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_95),
        .Q(\buff3_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[10] ),
        .Q(\buff3_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_95),
        .Q(\buff3_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_94),
        .Q(\buff3_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[11] ),
        .Q(\buff3_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_94),
        .Q(\buff3_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_93),
        .Q(\buff3_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[12] ),
        .Q(\buff3_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_93),
        .Q(\buff3_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_92),
        .Q(\buff3_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[13] ),
        .Q(\buff3_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_92),
        .Q(\buff3_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_91),
        .Q(\buff3_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[14] ),
        .Q(\buff3_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_91),
        .Q(\buff3_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_90),
        .Q(\buff3_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[15] ),
        .Q(\buff3_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_90),
        .Q(\buff3_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_89),
        .Q(\buff3_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[16] ),
        .Q(\buff3_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_89),
        .Q(\buff3_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__1_n_0 ),
        .Q(\buff3_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_104),
        .Q(\buff3_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[1] ),
        .Q(\buff3_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_104),
        .Q(\buff3_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_103),
        .Q(\buff3_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[2] ),
        .Q(\buff3_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_103),
        .Q(\buff3_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_102),
        .Q(\buff3_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[3] ),
        .Q(\buff3_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_102),
        .Q(\buff3_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_101),
        .Q(\buff3_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[4] ),
        .Q(\buff3_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_101),
        .Q(\buff3_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_100),
        .Q(\buff3_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[5] ),
        .Q(\buff3_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_100),
        .Q(\buff3_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_99),
        .Q(\buff3_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[6] ),
        .Q(\buff3_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_99),
        .Q(\buff3_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_98),
        .Q(\buff3_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[7] ),
        .Q(\buff3_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_98),
        .Q(\buff3_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_97),
        .Q(\buff3_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[8] ),
        .Q(\buff3_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_97),
        .Q(\buff3_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_96),
        .Q(\buff3_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[9] ),
        .Q(\buff3_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_96),
        .Q(\buff3_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff3_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__3_n_58,buff3_reg__3_n_59,buff3_reg__3_n_60,buff3_reg__3_n_61,buff3_reg__3_n_62,buff3_reg__3_n_63,buff3_reg__3_n_64,buff3_reg__3_n_65,buff3_reg__3_n_66,buff3_reg__3_n_67,buff3_reg__3_n_68,buff3_reg__3_n_69,buff3_reg__3_n_70,buff3_reg__3_n_71,buff3_reg__3_n_72,buff3_reg__3_n_73,buff3_reg__3_n_74,buff3_reg__3_n_75,buff3_reg__3_n_76,buff3_reg__3_n_77,buff3_reg__3_n_78,buff3_reg__3_n_79,buff3_reg__3_n_80,buff3_reg__3_n_81,buff3_reg__3_n_82,buff3_reg__3_n_83,buff3_reg__3_n_84,buff3_reg__3_n_85,buff3_reg__3_n_86,buff3_reg__3_n_87,buff3_reg__3_n_88,buff3_reg__3_n_89,buff3_reg__3_n_90,buff3_reg__3_n_91,buff3_reg__3_n_92,buff3_reg__3_n_93,buff3_reg__3_n_94,buff3_reg__3_n_95,buff3_reg__3_n_96,buff3_reg__3_n_97,buff3_reg__3_n_98,buff3_reg__3_n_99,buff3_reg__3_n_100,buff3_reg__3_n_101,buff3_reg__3_n_102,buff3_reg__3_n_103,buff3_reg__3_n_104,buff3_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT(NLW_buff3_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__5_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__5_n_58,buff3_reg__5_n_59,buff3_reg__5_n_60,buff3_reg__5_n_61,buff3_reg__5_n_62,buff3_reg__5_n_63,buff3_reg__5_n_64,buff3_reg__5_n_65,buff3_reg__5_n_66,buff3_reg__5_n_67,buff3_reg__5_n_68,buff3_reg__5_n_69,buff3_reg__5_n_70,buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74,buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78,buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82,buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86,buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90,buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94,buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98,buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102,buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .PCOUT(NLW_buff3_reg__5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_2__2 
       (.I0(buff3_reg__0_n_92),
        .I1(buff3_reg__3_n_75),
        .I2(buff3_reg__0_n_91),
        .I3(buff3_reg__3_n_74),
        .O(\buff4[100]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_3__2 
       (.I0(buff3_reg__0_n_93),
        .I1(buff3_reg__3_n_76),
        .I2(buff3_reg__0_n_92),
        .I3(buff3_reg__3_n_75),
        .O(\buff4[100]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_4__2 
       (.I0(buff3_reg__0_n_94),
        .I1(buff3_reg__3_n_77),
        .I2(buff3_reg__0_n_93),
        .I3(buff3_reg__3_n_76),
        .O(\buff4[100]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_5__2 
       (.I0(buff3_reg__0_n_95),
        .I1(buff3_reg__3_n_78),
        .I2(buff3_reg__0_n_94),
        .I3(buff3_reg__3_n_77),
        .O(\buff4[100]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_6 
       (.I0(buff3_reg__3_n_75),
        .I1(buff3_reg__0_n_92),
        .I2(buff3_reg__3_n_73),
        .I3(buff3_reg__0_n_90),
        .I4(buff3_reg__3_n_74),
        .I5(buff3_reg__0_n_91),
        .O(\buff4[100]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_7 
       (.I0(buff3_reg__3_n_76),
        .I1(buff3_reg__0_n_93),
        .I2(buff3_reg__3_n_74),
        .I3(buff3_reg__0_n_91),
        .I4(buff3_reg__3_n_75),
        .I5(buff3_reg__0_n_92),
        .O(\buff4[100]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_8 
       (.I0(buff3_reg__3_n_77),
        .I1(buff3_reg__0_n_94),
        .I2(buff3_reg__3_n_75),
        .I3(buff3_reg__0_n_92),
        .I4(buff3_reg__3_n_76),
        .I5(buff3_reg__0_n_93),
        .O(\buff4[100]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_9 
       (.I0(buff3_reg__3_n_78),
        .I1(buff3_reg__0_n_95),
        .I2(buff3_reg__3_n_76),
        .I3(buff3_reg__0_n_93),
        .I4(buff3_reg__3_n_77),
        .I5(buff3_reg__0_n_94),
        .O(\buff4[100]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_2__2 
       (.I0(buff3_reg__0_n_88),
        .I1(buff3_reg__3_n_71),
        .I2(buff3_reg__0_n_87),
        .I3(buff3_reg__3_n_70),
        .O(\buff4[104]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_3__2 
       (.I0(buff3_reg__0_n_89),
        .I1(buff3_reg__3_n_72),
        .I2(buff3_reg__0_n_88),
        .I3(buff3_reg__3_n_71),
        .O(\buff4[104]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_4__2 
       (.I0(buff3_reg__0_n_90),
        .I1(buff3_reg__3_n_73),
        .I2(buff3_reg__0_n_89),
        .I3(buff3_reg__3_n_72),
        .O(\buff4[104]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_5__2 
       (.I0(buff3_reg__0_n_91),
        .I1(buff3_reg__3_n_74),
        .I2(buff3_reg__0_n_90),
        .I3(buff3_reg__3_n_73),
        .O(\buff4[104]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_6 
       (.I0(buff3_reg__3_n_71),
        .I1(buff3_reg__0_n_88),
        .I2(buff3_reg__3_n_69),
        .I3(buff3_reg__0_n_86),
        .I4(buff3_reg__3_n_70),
        .I5(buff3_reg__0_n_87),
        .O(\buff4[104]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_7 
       (.I0(buff3_reg__3_n_72),
        .I1(buff3_reg__0_n_89),
        .I2(buff3_reg__3_n_70),
        .I3(buff3_reg__0_n_87),
        .I4(buff3_reg__3_n_71),
        .I5(buff3_reg__0_n_88),
        .O(\buff4[104]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_8 
       (.I0(buff3_reg__3_n_73),
        .I1(buff3_reg__0_n_90),
        .I2(buff3_reg__3_n_71),
        .I3(buff3_reg__0_n_88),
        .I4(buff3_reg__3_n_72),
        .I5(buff3_reg__0_n_89),
        .O(\buff4[104]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_9 
       (.I0(buff3_reg__3_n_74),
        .I1(buff3_reg__0_n_91),
        .I2(buff3_reg__3_n_72),
        .I3(buff3_reg__0_n_89),
        .I4(buff3_reg__3_n_73),
        .I5(buff3_reg__0_n_90),
        .O(\buff4[104]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_2__2 
       (.I0(buff3_reg__0_n_84),
        .I1(buff3_reg__3_n_67),
        .I2(buff3_reg__0_n_83),
        .I3(buff3_reg__3_n_66),
        .O(\buff4[108]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_3__2 
       (.I0(buff3_reg__0_n_85),
        .I1(buff3_reg__3_n_68),
        .I2(buff3_reg__0_n_84),
        .I3(buff3_reg__3_n_67),
        .O(\buff4[108]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_4__2 
       (.I0(buff3_reg__0_n_86),
        .I1(buff3_reg__3_n_69),
        .I2(buff3_reg__0_n_85),
        .I3(buff3_reg__3_n_68),
        .O(\buff4[108]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_5__2 
       (.I0(buff3_reg__0_n_87),
        .I1(buff3_reg__3_n_70),
        .I2(buff3_reg__0_n_86),
        .I3(buff3_reg__3_n_69),
        .O(\buff4[108]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_6 
       (.I0(buff3_reg__3_n_67),
        .I1(buff3_reg__0_n_84),
        .I2(buff3_reg__3_n_65),
        .I3(buff3_reg__0_n_82),
        .I4(buff3_reg__3_n_66),
        .I5(buff3_reg__0_n_83),
        .O(\buff4[108]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_7 
       (.I0(buff3_reg__3_n_68),
        .I1(buff3_reg__0_n_85),
        .I2(buff3_reg__3_n_66),
        .I3(buff3_reg__0_n_83),
        .I4(buff3_reg__3_n_67),
        .I5(buff3_reg__0_n_84),
        .O(\buff4[108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_8 
       (.I0(buff3_reg__3_n_69),
        .I1(buff3_reg__0_n_86),
        .I2(buff3_reg__3_n_67),
        .I3(buff3_reg__0_n_84),
        .I4(buff3_reg__3_n_68),
        .I5(buff3_reg__0_n_85),
        .O(\buff4[108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_9 
       (.I0(buff3_reg__3_n_70),
        .I1(buff3_reg__0_n_87),
        .I2(buff3_reg__3_n_68),
        .I3(buff3_reg__0_n_85),
        .I4(buff3_reg__3_n_69),
        .I5(buff3_reg__0_n_86),
        .O(\buff4[108]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_2__2 
       (.I0(buff3_reg__0_n_80),
        .I1(buff3_reg__3_n_63),
        .I2(buff3_reg__0_n_79),
        .I3(buff3_reg__3_n_62),
        .O(\buff4[112]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_3__2 
       (.I0(buff3_reg__0_n_81),
        .I1(buff3_reg__3_n_64),
        .I2(buff3_reg__0_n_80),
        .I3(buff3_reg__3_n_63),
        .O(\buff4[112]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_4__2 
       (.I0(buff3_reg__0_n_82),
        .I1(buff3_reg__3_n_65),
        .I2(buff3_reg__0_n_81),
        .I3(buff3_reg__3_n_64),
        .O(\buff4[112]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_5__2 
       (.I0(buff3_reg__0_n_83),
        .I1(buff3_reg__3_n_66),
        .I2(buff3_reg__0_n_82),
        .I3(buff3_reg__3_n_65),
        .O(\buff4[112]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_6 
       (.I0(buff3_reg__3_n_63),
        .I1(buff3_reg__0_n_80),
        .I2(buff3_reg__3_n_61),
        .I3(buff3_reg__0_n_78),
        .I4(buff3_reg__3_n_62),
        .I5(buff3_reg__0_n_79),
        .O(\buff4[112]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_7 
       (.I0(buff3_reg__3_n_64),
        .I1(buff3_reg__0_n_81),
        .I2(buff3_reg__3_n_62),
        .I3(buff3_reg__0_n_79),
        .I4(buff3_reg__3_n_63),
        .I5(buff3_reg__0_n_80),
        .O(\buff4[112]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_8 
       (.I0(buff3_reg__3_n_65),
        .I1(buff3_reg__0_n_82),
        .I2(buff3_reg__3_n_63),
        .I3(buff3_reg__0_n_80),
        .I4(buff3_reg__3_n_64),
        .I5(buff3_reg__0_n_81),
        .O(\buff4[112]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_9 
       (.I0(buff3_reg__3_n_66),
        .I1(buff3_reg__0_n_83),
        .I2(buff3_reg__3_n_64),
        .I3(buff3_reg__0_n_81),
        .I4(buff3_reg__3_n_65),
        .I5(buff3_reg__0_n_82),
        .O(\buff4[112]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff4[116]_i_2 
       (.I0(buff3_reg__3_n_58),
        .I1(buff3_reg__0_n_75),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_3__2 
       (.I0(buff3_reg__0_n_77),
        .I1(buff3_reg__3_n_60),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_4__2 
       (.I0(buff3_reg__0_n_78),
        .I1(buff3_reg__3_n_61),
        .I2(buff3_reg__0_n_77),
        .I3(buff3_reg__3_n_60),
        .O(\buff4[116]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_5__2 
       (.I0(buff3_reg__0_n_79),
        .I1(buff3_reg__3_n_62),
        .I2(buff3_reg__0_n_78),
        .I3(buff3_reg__3_n_61),
        .O(\buff4[116]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff4[116]_i_6__2 
       (.I0(buff3_reg__3_n_59),
        .I1(buff3_reg__0_n_76),
        .I2(buff3_reg__0_n_75),
        .I3(buff3_reg__3_n_58),
        .I4(buff3_reg__0_n_74),
        .O(\buff4[116]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_7__2 
       (.I0(buff3_reg__3_n_60),
        .I1(buff3_reg__0_n_77),
        .I2(buff3_reg__3_n_58),
        .I3(buff3_reg__0_n_75),
        .I4(buff3_reg__3_n_59),
        .I5(buff3_reg__0_n_76),
        .O(\buff4[116]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_8 
       (.I0(buff3_reg__3_n_61),
        .I1(buff3_reg__0_n_78),
        .I2(buff3_reg__3_n_59),
        .I3(buff3_reg__0_n_76),
        .I4(buff3_reg__3_n_60),
        .I5(buff3_reg__0_n_77),
        .O(\buff4[116]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_9 
       (.I0(buff3_reg__3_n_62),
        .I1(buff3_reg__0_n_79),
        .I2(buff3_reg__3_n_60),
        .I3(buff3_reg__0_n_77),
        .I4(buff3_reg__3_n_61),
        .I5(buff3_reg__0_n_78),
        .O(\buff4[116]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff4[118]_i_2__0 
       (.I0(buff3_reg__0_n_73),
        .I1(buff3_reg__0_n_72),
        .O(\buff4[118]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff4[118]_i_3__0 
       (.I0(buff3_reg__0_n_74),
        .I1(buff3_reg__0_n_73),
        .O(\buff4[118]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_2 
       (.I0(buff3_reg__5_n_103),
        .I1(\buff3_reg[2]__0_n_0 ),
        .O(\buff4[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_3 
       (.I0(buff3_reg__5_n_104),
        .I1(\buff3_reg[1]__0_n_0 ),
        .O(\buff4[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_4 
       (.I0(buff3_reg__5_n_105),
        .I1(\buff3_reg[0]__0_n_0 ),
        .O(\buff4[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_2 
       (.I0(buff3_reg__5_n_99),
        .I1(\buff3_reg[6]__0_n_0 ),
        .O(\buff4[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_3 
       (.I0(buff3_reg__5_n_100),
        .I1(\buff3_reg[5]__0_n_0 ),
        .O(\buff4[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_4 
       (.I0(buff3_reg__5_n_101),
        .I1(\buff3_reg[4]__0_n_0 ),
        .O(\buff4[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_5 
       (.I0(buff3_reg__5_n_102),
        .I1(\buff3_reg[3]__0_n_0 ),
        .O(\buff4[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_2 
       (.I0(buff3_reg__5_n_95),
        .I1(\buff3_reg[10]__0_n_0 ),
        .O(\buff4[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_3 
       (.I0(buff3_reg__5_n_96),
        .I1(\buff3_reg[9]__0_n_0 ),
        .O(\buff4[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_4 
       (.I0(buff3_reg__5_n_97),
        .I1(\buff3_reg[8]__0_n_0 ),
        .O(\buff4[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_5 
       (.I0(buff3_reg__5_n_98),
        .I1(\buff3_reg[7]__0_n_0 ),
        .O(\buff4[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_2 
       (.I0(buff3_reg__5_n_91),
        .I1(\buff3_reg[14]__0_n_0 ),
        .O(\buff4[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_3 
       (.I0(buff3_reg__5_n_92),
        .I1(\buff3_reg[13]__0_n_0 ),
        .O(\buff4[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_4 
       (.I0(buff3_reg__5_n_93),
        .I1(\buff3_reg[12]__0_n_0 ),
        .O(\buff4[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_5 
       (.I0(buff3_reg__5_n_94),
        .I1(\buff3_reg[11]__0_n_0 ),
        .O(\buff4[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_2 
       (.I0(buff3_reg__5_n_87),
        .I1(\buff3_reg[1]__1_n_0 ),
        .O(\buff4[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_3 
       (.I0(buff3_reg__5_n_88),
        .I1(\buff3_reg[0]__1_n_0 ),
        .O(\buff4[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_4 
       (.I0(buff3_reg__5_n_89),
        .I1(\buff3_reg[16]__0_n_0 ),
        .O(\buff4[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_5 
       (.I0(buff3_reg__5_n_90),
        .I1(\buff3_reg[15]__0_n_0 ),
        .O(\buff4[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_2 
       (.I0(buff3_reg__5_n_83),
        .I1(\buff3_reg[5]__1_n_0 ),
        .O(\buff4[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_3 
       (.I0(buff3_reg__5_n_84),
        .I1(\buff3_reg[4]__1_n_0 ),
        .O(\buff4[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_4 
       (.I0(buff3_reg__5_n_85),
        .I1(\buff3_reg[3]__1_n_0 ),
        .O(\buff4[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_5 
       (.I0(buff3_reg__5_n_86),
        .I1(\buff3_reg[2]__1_n_0 ),
        .O(\buff4[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_2 
       (.I0(buff3_reg__5_n_79),
        .I1(\buff3_reg[9]__1_n_0 ),
        .O(\buff4[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_3 
       (.I0(buff3_reg__5_n_80),
        .I1(\buff3_reg[8]__1_n_0 ),
        .O(\buff4[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_4 
       (.I0(buff3_reg__5_n_81),
        .I1(\buff3_reg[7]__1_n_0 ),
        .O(\buff4[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_5 
       (.I0(buff3_reg__5_n_82),
        .I1(\buff3_reg[6]__1_n_0 ),
        .O(\buff4[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_2 
       (.I0(buff3_reg__5_n_75),
        .I1(\buff3_reg[13]__1_n_0 ),
        .O(\buff4[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_3 
       (.I0(buff3_reg__5_n_76),
        .I1(\buff3_reg[12]__1_n_0 ),
        .O(\buff4[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_4 
       (.I0(buff3_reg__5_n_77),
        .I1(\buff3_reg[11]__1_n_0 ),
        .O(\buff4[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_5 
       (.I0(buff3_reg__5_n_78),
        .I1(\buff3_reg[10]__1_n_0 ),
        .O(\buff4[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[68]_i_2 
       (.I0(\buff3_reg_n_0_[0] ),
        .I1(buff3_reg__3_n_105),
        .I2(buff3_reg__5_n_71),
        .O(\buff4[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_3 
       (.I0(buff3_reg__5_n_72),
        .I1(\buff3_reg[16]__1_n_0 ),
        .O(\buff4[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_4 
       (.I0(buff3_reg__5_n_73),
        .I1(\buff3_reg[15]__1_n_0 ),
        .O(\buff4[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_5 
       (.I0(buff3_reg__5_n_74),
        .I1(\buff3_reg[14]__1_n_0 ),
        .O(\buff4[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_2 
       (.I0(\buff3_reg_n_0_[3] ),
        .I1(buff3_reg__3_n_102),
        .I2(buff3_reg__5_n_68),
        .O(\buff4[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_3 
       (.I0(\buff3_reg_n_0_[2] ),
        .I1(buff3_reg__3_n_103),
        .I2(buff3_reg__5_n_69),
        .O(\buff4[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_4 
       (.I0(\buff3_reg_n_0_[1] ),
        .I1(buff3_reg__3_n_104),
        .I2(buff3_reg__5_n_70),
        .O(\buff4[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[72]_i_5 
       (.I0(buff3_reg__5_n_70),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__3_n_104),
        .O(\buff4[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_6 
       (.I0(buff3_reg__5_n_68),
        .I1(buff3_reg__3_n_102),
        .I2(\buff3_reg_n_0_[3] ),
        .I3(buff3_reg__3_n_101),
        .I4(\buff3_reg_n_0_[4] ),
        .I5(buff3_reg__5_n_67),
        .O(\buff4[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_7 
       (.I0(buff3_reg__5_n_69),
        .I1(buff3_reg__3_n_103),
        .I2(\buff3_reg_n_0_[2] ),
        .I3(buff3_reg__3_n_102),
        .I4(\buff3_reg_n_0_[3] ),
        .I5(buff3_reg__5_n_68),
        .O(\buff4[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_8 
       (.I0(buff3_reg__5_n_70),
        .I1(buff3_reg__3_n_104),
        .I2(\buff3_reg_n_0_[1] ),
        .I3(buff3_reg__3_n_103),
        .I4(\buff3_reg_n_0_[2] ),
        .I5(buff3_reg__5_n_69),
        .O(\buff4[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff4[72]_i_9 
       (.I0(buff3_reg__3_n_104),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__5_n_70),
        .I3(buff3_reg__3_n_105),
        .I4(\buff3_reg_n_0_[0] ),
        .O(\buff4[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_2 
       (.I0(\buff3_reg_n_0_[7] ),
        .I1(buff3_reg__3_n_98),
        .I2(buff3_reg__5_n_64),
        .O(\buff4[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_3 
       (.I0(\buff3_reg_n_0_[6] ),
        .I1(buff3_reg__3_n_99),
        .I2(buff3_reg__5_n_65),
        .O(\buff4[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_4 
       (.I0(\buff3_reg_n_0_[5] ),
        .I1(buff3_reg__3_n_100),
        .I2(buff3_reg__5_n_66),
        .O(\buff4[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_5 
       (.I0(\buff3_reg_n_0_[4] ),
        .I1(buff3_reg__3_n_101),
        .I2(buff3_reg__5_n_67),
        .O(\buff4[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_6 
       (.I0(buff3_reg__5_n_64),
        .I1(buff3_reg__3_n_98),
        .I2(\buff3_reg_n_0_[7] ),
        .I3(buff3_reg__3_n_97),
        .I4(\buff3_reg_n_0_[8] ),
        .I5(buff3_reg__5_n_63),
        .O(\buff4[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_7 
       (.I0(buff3_reg__5_n_65),
        .I1(buff3_reg__3_n_99),
        .I2(\buff3_reg_n_0_[6] ),
        .I3(buff3_reg__3_n_98),
        .I4(\buff3_reg_n_0_[7] ),
        .I5(buff3_reg__5_n_64),
        .O(\buff4[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_8 
       (.I0(buff3_reg__5_n_66),
        .I1(buff3_reg__3_n_100),
        .I2(\buff3_reg_n_0_[5] ),
        .I3(buff3_reg__3_n_99),
        .I4(\buff3_reg_n_0_[6] ),
        .I5(buff3_reg__5_n_65),
        .O(\buff4[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_9 
       (.I0(buff3_reg__5_n_67),
        .I1(buff3_reg__3_n_101),
        .I2(\buff3_reg_n_0_[4] ),
        .I3(buff3_reg__3_n_100),
        .I4(\buff3_reg_n_0_[5] ),
        .I5(buff3_reg__5_n_66),
        .O(\buff4[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_2 
       (.I0(\buff3_reg_n_0_[11] ),
        .I1(buff3_reg__3_n_94),
        .I2(buff3_reg__5_n_60),
        .O(\buff4[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_3 
       (.I0(\buff3_reg_n_0_[10] ),
        .I1(buff3_reg__3_n_95),
        .I2(buff3_reg__5_n_61),
        .O(\buff4[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_4 
       (.I0(\buff3_reg_n_0_[9] ),
        .I1(buff3_reg__3_n_96),
        .I2(buff3_reg__5_n_62),
        .O(\buff4[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_5 
       (.I0(\buff3_reg_n_0_[8] ),
        .I1(buff3_reg__3_n_97),
        .I2(buff3_reg__5_n_63),
        .O(\buff4[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_6 
       (.I0(buff3_reg__5_n_60),
        .I1(buff3_reg__3_n_94),
        .I2(\buff3_reg_n_0_[11] ),
        .I3(buff3_reg__3_n_93),
        .I4(\buff3_reg_n_0_[12] ),
        .I5(buff3_reg__5_n_59),
        .O(\buff4[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_7 
       (.I0(buff3_reg__5_n_61),
        .I1(buff3_reg__3_n_95),
        .I2(\buff3_reg_n_0_[10] ),
        .I3(buff3_reg__3_n_94),
        .I4(\buff3_reg_n_0_[11] ),
        .I5(buff3_reg__5_n_60),
        .O(\buff4[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_8 
       (.I0(buff3_reg__5_n_62),
        .I1(buff3_reg__3_n_96),
        .I2(\buff3_reg_n_0_[9] ),
        .I3(buff3_reg__3_n_95),
        .I4(\buff3_reg_n_0_[10] ),
        .I5(buff3_reg__5_n_61),
        .O(\buff4[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_9 
       (.I0(buff3_reg__5_n_63),
        .I1(buff3_reg__3_n_97),
        .I2(\buff3_reg_n_0_[8] ),
        .I3(buff3_reg__3_n_96),
        .I4(\buff3_reg_n_0_[9] ),
        .I5(buff3_reg__5_n_62),
        .O(\buff4[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_2__2 
       (.I0(\buff3_reg_n_0_[14] ),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[15] ),
        .I3(buff3_reg__3_n_90),
        .O(\buff4[84]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_3__2 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_91),
        .O(\buff4[84]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff4[84]_i_4 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(buff3_reg__5_n_58),
        .O(\buff4[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[84]_i_5 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_6 
       (.I0(buff3_reg__3_n_91),
        .I1(\buff3_reg_n_0_[14] ),
        .I2(buff3_reg__3_n_89),
        .I3(\buff3_reg_n_0_[16] ),
        .I4(buff3_reg__3_n_90),
        .I5(\buff3_reg_n_0_[15] ),
        .O(\buff4[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_7 
       (.I0(buff3_reg__3_n_92),
        .I1(\buff3_reg_n_0_[13] ),
        .I2(buff3_reg__3_n_90),
        .I3(\buff3_reg_n_0_[15] ),
        .I4(buff3_reg__3_n_91),
        .I5(\buff3_reg_n_0_[14] ),
        .O(\buff4[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff4[84]_i_8 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_92),
        .I4(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff4[84]_i_9__2 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .I3(buff3_reg__5_n_59),
        .I4(buff3_reg__3_n_93),
        .I5(\buff3_reg_n_0_[12] ),
        .O(\buff4[84]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_2__2 
       (.I0(buff3_reg__0_n_104),
        .I1(buff3_reg__3_n_87),
        .I2(buff3_reg__0_n_103),
        .I3(buff3_reg__3_n_86),
        .O(\buff4[88]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_3__2 
       (.I0(buff3_reg__0_n_105),
        .I1(buff3_reg__3_n_88),
        .I2(buff3_reg__0_n_104),
        .I3(buff3_reg__3_n_87),
        .O(\buff4[88]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_4__2 
       (.I0(\buff3_reg_n_0_[16] ),
        .I1(buff3_reg__3_n_89),
        .I2(buff3_reg__0_n_105),
        .I3(buff3_reg__3_n_88),
        .O(\buff4[88]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_5__2 
       (.I0(\buff3_reg_n_0_[15] ),
        .I1(buff3_reg__3_n_90),
        .I2(\buff3_reg_n_0_[16] ),
        .I3(buff3_reg__3_n_89),
        .O(\buff4[88]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_6 
       (.I0(buff3_reg__3_n_87),
        .I1(buff3_reg__0_n_104),
        .I2(buff3_reg__3_n_85),
        .I3(buff3_reg__0_n_102),
        .I4(buff3_reg__3_n_86),
        .I5(buff3_reg__0_n_103),
        .O(\buff4[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_7 
       (.I0(buff3_reg__3_n_88),
        .I1(buff3_reg__0_n_105),
        .I2(buff3_reg__3_n_86),
        .I3(buff3_reg__0_n_103),
        .I4(buff3_reg__3_n_87),
        .I5(buff3_reg__0_n_104),
        .O(\buff4[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_8 
       (.I0(buff3_reg__3_n_89),
        .I1(\buff3_reg_n_0_[16] ),
        .I2(buff3_reg__3_n_87),
        .I3(buff3_reg__0_n_104),
        .I4(buff3_reg__3_n_88),
        .I5(buff3_reg__0_n_105),
        .O(\buff4[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_9 
       (.I0(buff3_reg__3_n_90),
        .I1(\buff3_reg_n_0_[15] ),
        .I2(buff3_reg__3_n_88),
        .I3(buff3_reg__0_n_105),
        .I4(buff3_reg__3_n_89),
        .I5(\buff3_reg_n_0_[16] ),
        .O(\buff4[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_2__2 
       (.I0(buff3_reg__0_n_100),
        .I1(buff3_reg__3_n_83),
        .I2(buff3_reg__0_n_99),
        .I3(buff3_reg__3_n_82),
        .O(\buff4[92]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_3__2 
       (.I0(buff3_reg__0_n_101),
        .I1(buff3_reg__3_n_84),
        .I2(buff3_reg__0_n_100),
        .I3(buff3_reg__3_n_83),
        .O(\buff4[92]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_4__2 
       (.I0(buff3_reg__0_n_102),
        .I1(buff3_reg__3_n_85),
        .I2(buff3_reg__0_n_101),
        .I3(buff3_reg__3_n_84),
        .O(\buff4[92]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_5__2 
       (.I0(buff3_reg__0_n_103),
        .I1(buff3_reg__3_n_86),
        .I2(buff3_reg__0_n_102),
        .I3(buff3_reg__3_n_85),
        .O(\buff4[92]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_6 
       (.I0(buff3_reg__3_n_83),
        .I1(buff3_reg__0_n_100),
        .I2(buff3_reg__3_n_81),
        .I3(buff3_reg__0_n_98),
        .I4(buff3_reg__3_n_82),
        .I5(buff3_reg__0_n_99),
        .O(\buff4[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_7 
       (.I0(buff3_reg__3_n_84),
        .I1(buff3_reg__0_n_101),
        .I2(buff3_reg__3_n_82),
        .I3(buff3_reg__0_n_99),
        .I4(buff3_reg__3_n_83),
        .I5(buff3_reg__0_n_100),
        .O(\buff4[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_8 
       (.I0(buff3_reg__3_n_85),
        .I1(buff3_reg__0_n_102),
        .I2(buff3_reg__3_n_83),
        .I3(buff3_reg__0_n_100),
        .I4(buff3_reg__3_n_84),
        .I5(buff3_reg__0_n_101),
        .O(\buff4[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_9 
       (.I0(buff3_reg__3_n_86),
        .I1(buff3_reg__0_n_103),
        .I2(buff3_reg__3_n_84),
        .I3(buff3_reg__0_n_101),
        .I4(buff3_reg__3_n_85),
        .I5(buff3_reg__0_n_102),
        .O(\buff4[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_2__2 
       (.I0(buff3_reg__0_n_96),
        .I1(buff3_reg__3_n_79),
        .I2(buff3_reg__0_n_95),
        .I3(buff3_reg__3_n_78),
        .O(\buff4[96]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_3__2 
       (.I0(buff3_reg__0_n_97),
        .I1(buff3_reg__3_n_80),
        .I2(buff3_reg__0_n_96),
        .I3(buff3_reg__3_n_79),
        .O(\buff4[96]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_4__2 
       (.I0(buff3_reg__0_n_98),
        .I1(buff3_reg__3_n_81),
        .I2(buff3_reg__0_n_97),
        .I3(buff3_reg__3_n_80),
        .O(\buff4[96]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_5__2 
       (.I0(buff3_reg__0_n_99),
        .I1(buff3_reg__3_n_82),
        .I2(buff3_reg__0_n_98),
        .I3(buff3_reg__3_n_81),
        .O(\buff4[96]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_6 
       (.I0(buff3_reg__3_n_79),
        .I1(buff3_reg__0_n_96),
        .I2(buff3_reg__3_n_77),
        .I3(buff3_reg__0_n_94),
        .I4(buff3_reg__3_n_78),
        .I5(buff3_reg__0_n_95),
        .O(\buff4[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_7 
       (.I0(buff3_reg__3_n_80),
        .I1(buff3_reg__0_n_97),
        .I2(buff3_reg__3_n_78),
        .I3(buff3_reg__0_n_95),
        .I4(buff3_reg__3_n_79),
        .I5(buff3_reg__0_n_96),
        .O(\buff4[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_8 
       (.I0(buff3_reg__3_n_81),
        .I1(buff3_reg__0_n_98),
        .I2(buff3_reg__3_n_79),
        .I3(buff3_reg__0_n_96),
        .I4(buff3_reg__3_n_80),
        .I5(buff3_reg__0_n_97),
        .O(\buff4[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_9 
       (.I0(buff3_reg__3_n_82),
        .I1(buff3_reg__0_n_99),
        .I2(buff3_reg__3_n_80),
        .I3(buff3_reg__0_n_97),
        .I4(buff3_reg__3_n_81),
        .I5(buff3_reg__0_n_98),
        .O(\buff4[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0__0_n_0 ),
        .Q(buff4[0]));
  FDRE \buff4_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [100]),
        .Q(buff4[100]),
        .R(1'b0));
  CARRY4 \buff4_reg[100]_i_1 
       (.CI(\buff4_reg[96]_i_1_n_0 ),
        .CO({\buff4_reg[100]_i_1_n_0 ,\buff4_reg[100]_i_1_n_1 ,\buff4_reg[100]_i_1_n_2 ,\buff4_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[100]_i_2__2_n_0 ,\buff4[100]_i_3__2_n_0 ,\buff4[100]_i_4__2_n_0 ,\buff4[100]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [100:97]),
        .S({\buff4[100]_i_6_n_0 ,\buff4[100]_i_7_n_0 ,\buff4[100]_i_8_n_0 ,\buff4[100]_i_9_n_0 }));
  FDRE \buff4_reg[101] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [101]),
        .Q(buff4[101]),
        .R(1'b0));
  FDRE \buff4_reg[102] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [102]),
        .Q(buff4[102]),
        .R(1'b0));
  FDRE \buff4_reg[103] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [103]),
        .Q(buff4[103]),
        .R(1'b0));
  FDRE \buff4_reg[104] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [104]),
        .Q(buff4[104]),
        .R(1'b0));
  CARRY4 \buff4_reg[104]_i_1 
       (.CI(\buff4_reg[100]_i_1_n_0 ),
        .CO({\buff4_reg[104]_i_1_n_0 ,\buff4_reg[104]_i_1_n_1 ,\buff4_reg[104]_i_1_n_2 ,\buff4_reg[104]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[104]_i_2__2_n_0 ,\buff4[104]_i_3__2_n_0 ,\buff4[104]_i_4__2_n_0 ,\buff4[104]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [104:101]),
        .S({\buff4[104]_i_6_n_0 ,\buff4[104]_i_7_n_0 ,\buff4[104]_i_8_n_0 ,\buff4[104]_i_9_n_0 }));
  FDRE \buff4_reg[105] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [105]),
        .Q(buff4[105]),
        .R(1'b0));
  FDRE \buff4_reg[106] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [106]),
        .Q(buff4[106]),
        .R(1'b0));
  FDRE \buff4_reg[107] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [107]),
        .Q(buff4[107]),
        .R(1'b0));
  FDRE \buff4_reg[108] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [108]),
        .Q(buff4[108]),
        .R(1'b0));
  CARRY4 \buff4_reg[108]_i_1 
       (.CI(\buff4_reg[104]_i_1_n_0 ),
        .CO({\buff4_reg[108]_i_1_n_0 ,\buff4_reg[108]_i_1_n_1 ,\buff4_reg[108]_i_1_n_2 ,\buff4_reg[108]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[108]_i_2__2_n_0 ,\buff4[108]_i_3__2_n_0 ,\buff4[108]_i_4__2_n_0 ,\buff4[108]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [108:105]),
        .S({\buff4[108]_i_6_n_0 ,\buff4[108]_i_7_n_0 ,\buff4[108]_i_8_n_0 ,\buff4[108]_i_9_n_0 }));
  FDRE \buff4_reg[109] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [109]),
        .Q(buff4[109]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0__0_n_0 ),
        .Q(buff4[10]));
  FDRE \buff4_reg[110] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [110]),
        .Q(buff4[110]),
        .R(1'b0));
  FDRE \buff4_reg[111] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [111]),
        .Q(buff4[111]),
        .R(1'b0));
  FDRE \buff4_reg[112] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [112]),
        .Q(buff4[112]),
        .R(1'b0));
  CARRY4 \buff4_reg[112]_i_1 
       (.CI(\buff4_reg[108]_i_1_n_0 ),
        .CO({\buff4_reg[112]_i_1_n_0 ,\buff4_reg[112]_i_1_n_1 ,\buff4_reg[112]_i_1_n_2 ,\buff4_reg[112]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[112]_i_2__2_n_0 ,\buff4[112]_i_3__2_n_0 ,\buff4[112]_i_4__2_n_0 ,\buff4[112]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [112:109]),
        .S({\buff4[112]_i_6_n_0 ,\buff4[112]_i_7_n_0 ,\buff4[112]_i_8_n_0 ,\buff4[112]_i_9_n_0 }));
  FDRE \buff4_reg[113] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [113]),
        .Q(buff4[113]),
        .R(1'b0));
  FDRE \buff4_reg[114] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [114]),
        .Q(buff4[114]),
        .R(1'b0));
  FDRE \buff4_reg[115] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [115]),
        .Q(buff4[115]),
        .R(1'b0));
  FDRE \buff4_reg[116] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [116]),
        .Q(buff4[116]),
        .R(1'b0));
  CARRY4 \buff4_reg[116]_i_1 
       (.CI(\buff4_reg[112]_i_1_n_0 ),
        .CO({\buff4_reg[116]_i_1_n_0 ,\buff4_reg[116]_i_1_n_1 ,\buff4_reg[116]_i_1_n_2 ,\buff4_reg[116]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[116]_i_2_n_0 ,\buff4[116]_i_3__2_n_0 ,\buff4[116]_i_4__2_n_0 ,\buff4[116]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [116:113]),
        .S({\buff4[116]_i_6__2_n_0 ,\buff4[116]_i_7__2_n_0 ,\buff4[116]_i_8_n_0 ,\buff4[116]_i_9_n_0 }));
  FDRE \buff4_reg[117] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [117]),
        .Q(buff4[117]),
        .R(1'b0));
  FDRE \buff4_reg[118] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [118]),
        .Q(buff4[118]),
        .R(1'b0));
  CARRY4 \buff4_reg[118]_i_1 
       (.CI(\buff4_reg[116]_i_1_n_0 ),
        .CO({\NLW_buff4_reg[118]_i_1_CO_UNCONNECTED [3:1],\buff4_reg[118]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,buff3_reg__0_n_74}),
        .O({\NLW_buff4_reg[118]_i_1_O_UNCONNECTED [3:2],\^buff3_reg__0 [118:117]}),
        .S({1'b0,1'b0,\buff4[118]_i_2__0_n_0 ,\buff4[118]_i_3__0_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0__0_n_0 ),
        .Q(buff4[11]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0__0_n_0 ),
        .Q(buff4[12]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0__0_n_0 ),
        .Q(buff4[13]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0__0_n_0 ),
        .Q(buff4[14]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0__0_n_0 ),
        .Q(buff4[15]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0__0_n_0 ),
        .Q(buff4[16]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[17]_srl2 " *) 
  SRL16E \buff4_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[0]__1__0_n_0 ),
        .Q(buff4[17]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[18]_srl2 " *) 
  SRL16E \buff4_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[1]__1__0_n_0 ),
        .Q(buff4[18]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[19]_srl2 " *) 
  SRL16E \buff4_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[2]__1__0_n_0 ),
        .Q(buff4[19]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0__0_n_0 ),
        .Q(buff4[1]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[20]_srl2 " *) 
  SRL16E \buff4_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[3]__1__0_n_0 ),
        .Q(buff4[20]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[21]_srl2 " *) 
  SRL16E \buff4_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[4]__1__0_n_0 ),
        .Q(buff4[21]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[22]_srl2 " *) 
  SRL16E \buff4_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[5]__1__0_n_0 ),
        .Q(buff4[22]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[23]_srl2 " *) 
  SRL16E \buff4_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[6]__1__0_n_0 ),
        .Q(buff4[23]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[24]_srl2 " *) 
  SRL16E \buff4_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[7]__1__0_n_0 ),
        .Q(buff4[24]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[25]_srl2 " *) 
  SRL16E \buff4_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[8]__1__0_n_0 ),
        .Q(buff4[25]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[26]_srl2 " *) 
  SRL16E \buff4_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[9]__1__0_n_0 ),
        .Q(buff4[26]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[27]_srl2 " *) 
  SRL16E \buff4_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[10]__1__0_n_0 ),
        .Q(buff4[27]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[28]_srl2 " *) 
  SRL16E \buff4_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[11]__1__0_n_0 ),
        .Q(buff4[28]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[29]_srl2 " *) 
  SRL16E \buff4_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[12]__1__0_n_0 ),
        .Q(buff4[29]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0__0_n_0 ),
        .Q(buff4[2]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[30]_srl2 " *) 
  SRL16E \buff4_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[13]__1__0_n_0 ),
        .Q(buff4[30]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[31]_srl2 " *) 
  SRL16E \buff4_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[14]__1__0_n_0 ),
        .Q(buff4[31]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[32]_srl2 " *) 
  SRL16E \buff4_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[15]__1__0_n_0 ),
        .Q(buff4[32]));
  FDRE \buff4_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [33]),
        .Q(buff4[33]),
        .R(1'b0));
  FDRE \buff4_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [34]),
        .Q(buff4[34]),
        .R(1'b0));
  FDRE \buff4_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [35]),
        .Q(buff4[35]),
        .R(1'b0));
  FDRE \buff4_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [36]),
        .Q(buff4[36]),
        .R(1'b0));
  CARRY4 \buff4_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff4_reg[36]_i_1_n_0 ,\buff4_reg[36]_i_1_n_1 ,\buff4_reg[36]_i_1_n_2 ,\buff4_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105,1'b0}),
        .O(\^buff3_reg__0 [36:33]),
        .S({\buff4[36]_i_2_n_0 ,\buff4[36]_i_3_n_0 ,\buff4[36]_i_4_n_0 ,\buff3_reg[16]__3_n_0 }));
  FDRE \buff4_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [37]),
        .Q(buff4[37]),
        .R(1'b0));
  FDRE \buff4_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [38]),
        .Q(buff4[38]),
        .R(1'b0));
  FDRE \buff4_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [39]),
        .Q(buff4[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0__0_n_0 ),
        .Q(buff4[3]));
  FDRE \buff4_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [40]),
        .Q(buff4[40]),
        .R(1'b0));
  CARRY4 \buff4_reg[40]_i_1 
       (.CI(\buff4_reg[36]_i_1_n_0 ),
        .CO({\buff4_reg[40]_i_1_n_0 ,\buff4_reg[40]_i_1_n_1 ,\buff4_reg[40]_i_1_n_2 ,\buff4_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102}),
        .O(\^buff3_reg__0 [40:37]),
        .S({\buff4[40]_i_2_n_0 ,\buff4[40]_i_3_n_0 ,\buff4[40]_i_4_n_0 ,\buff4[40]_i_5_n_0 }));
  FDRE \buff4_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [41]),
        .Q(buff4[41]),
        .R(1'b0));
  FDRE \buff4_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [42]),
        .Q(buff4[42]),
        .R(1'b0));
  FDRE \buff4_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [43]),
        .Q(buff4[43]),
        .R(1'b0));
  FDRE \buff4_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [44]),
        .Q(buff4[44]),
        .R(1'b0));
  CARRY4 \buff4_reg[44]_i_1 
       (.CI(\buff4_reg[40]_i_1_n_0 ),
        .CO({\buff4_reg[44]_i_1_n_0 ,\buff4_reg[44]_i_1_n_1 ,\buff4_reg[44]_i_1_n_2 ,\buff4_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98}),
        .O(\^buff3_reg__0 [44:41]),
        .S({\buff4[44]_i_2_n_0 ,\buff4[44]_i_3_n_0 ,\buff4[44]_i_4_n_0 ,\buff4[44]_i_5_n_0 }));
  FDRE \buff4_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [45]),
        .Q(buff4[45]),
        .R(1'b0));
  FDRE \buff4_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [46]),
        .Q(buff4[46]),
        .R(1'b0));
  FDRE \buff4_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [47]),
        .Q(buff4[47]),
        .R(1'b0));
  FDRE \buff4_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [48]),
        .Q(buff4[48]),
        .R(1'b0));
  CARRY4 \buff4_reg[48]_i_1 
       (.CI(\buff4_reg[44]_i_1_n_0 ),
        .CO({\buff4_reg[48]_i_1_n_0 ,\buff4_reg[48]_i_1_n_1 ,\buff4_reg[48]_i_1_n_2 ,\buff4_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94}),
        .O(\^buff3_reg__0 [48:45]),
        .S({\buff4[48]_i_2_n_0 ,\buff4[48]_i_3_n_0 ,\buff4[48]_i_4_n_0 ,\buff4[48]_i_5_n_0 }));
  FDRE \buff4_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [49]),
        .Q(buff4[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0__0_n_0 ),
        .Q(buff4[4]));
  FDRE \buff4_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [50]),
        .Q(buff4[50]),
        .R(1'b0));
  FDRE \buff4_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [51]),
        .Q(buff4[51]),
        .R(1'b0));
  FDRE \buff4_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [52]),
        .Q(buff4[52]),
        .R(1'b0));
  CARRY4 \buff4_reg[52]_i_1 
       (.CI(\buff4_reg[48]_i_1_n_0 ),
        .CO({\buff4_reg[52]_i_1_n_0 ,\buff4_reg[52]_i_1_n_1 ,\buff4_reg[52]_i_1_n_2 ,\buff4_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90}),
        .O(\^buff3_reg__0 [52:49]),
        .S({\buff4[52]_i_2_n_0 ,\buff4[52]_i_3_n_0 ,\buff4[52]_i_4_n_0 ,\buff4[52]_i_5_n_0 }));
  FDRE \buff4_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [53]),
        .Q(buff4[53]),
        .R(1'b0));
  FDRE \buff4_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [54]),
        .Q(buff4[54]),
        .R(1'b0));
  FDRE \buff4_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [55]),
        .Q(buff4[55]),
        .R(1'b0));
  FDRE \buff4_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [56]),
        .Q(buff4[56]),
        .R(1'b0));
  CARRY4 \buff4_reg[56]_i_1 
       (.CI(\buff4_reg[52]_i_1_n_0 ),
        .CO({\buff4_reg[56]_i_1_n_0 ,\buff4_reg[56]_i_1_n_1 ,\buff4_reg[56]_i_1_n_2 ,\buff4_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86}),
        .O(\^buff3_reg__0 [56:53]),
        .S({\buff4[56]_i_2_n_0 ,\buff4[56]_i_3_n_0 ,\buff4[56]_i_4_n_0 ,\buff4[56]_i_5_n_0 }));
  FDRE \buff4_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [57]),
        .Q(buff4[57]),
        .R(1'b0));
  FDRE \buff4_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [58]),
        .Q(buff4[58]),
        .R(1'b0));
  FDRE \buff4_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [59]),
        .Q(buff4[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0__0_n_0 ),
        .Q(buff4[5]));
  FDRE \buff4_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [60]),
        .Q(buff4[60]),
        .R(1'b0));
  CARRY4 \buff4_reg[60]_i_1 
       (.CI(\buff4_reg[56]_i_1_n_0 ),
        .CO({\buff4_reg[60]_i_1_n_0 ,\buff4_reg[60]_i_1_n_1 ,\buff4_reg[60]_i_1_n_2 ,\buff4_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82}),
        .O(\^buff3_reg__0 [60:57]),
        .S({\buff4[60]_i_2_n_0 ,\buff4[60]_i_3_n_0 ,\buff4[60]_i_4_n_0 ,\buff4[60]_i_5_n_0 }));
  FDRE \buff4_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [61]),
        .Q(buff4[61]),
        .R(1'b0));
  FDRE \buff4_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [62]),
        .Q(buff4[62]),
        .R(1'b0));
  FDRE \buff4_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [63]),
        .Q(buff4[63]),
        .R(1'b0));
  FDRE \buff4_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [64]),
        .Q(buff4[64]),
        .R(1'b0));
  CARRY4 \buff4_reg[64]_i_1 
       (.CI(\buff4_reg[60]_i_1_n_0 ),
        .CO({\buff4_reg[64]_i_1_n_0 ,\buff4_reg[64]_i_1_n_1 ,\buff4_reg[64]_i_1_n_2 ,\buff4_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78}),
        .O(\^buff3_reg__0 [64:61]),
        .S({\buff4[64]_i_2_n_0 ,\buff4[64]_i_3_n_0 ,\buff4[64]_i_4_n_0 ,\buff4[64]_i_5_n_0 }));
  FDRE \buff4_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [65]),
        .Q(buff4[65]),
        .R(1'b0));
  FDRE \buff4_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [66]),
        .Q(buff4[66]),
        .R(1'b0));
  FDRE \buff4_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [67]),
        .Q(buff4[67]),
        .R(1'b0));
  FDRE \buff4_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [68]),
        .Q(buff4[68]),
        .R(1'b0));
  CARRY4 \buff4_reg[68]_i_1 
       (.CI(\buff4_reg[64]_i_1_n_0 ),
        .CO({\buff4_reg[68]_i_1_n_0 ,\buff4_reg[68]_i_1_n_1 ,\buff4_reg[68]_i_1_n_2 ,\buff4_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74}),
        .O(\^buff3_reg__0 [68:65]),
        .S({\buff4[68]_i_2_n_0 ,\buff4[68]_i_3_n_0 ,\buff4[68]_i_4_n_0 ,\buff4[68]_i_5_n_0 }));
  FDRE \buff4_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [69]),
        .Q(buff4[69]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0__0_n_0 ),
        .Q(buff4[6]));
  FDRE \buff4_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [70]),
        .Q(buff4[70]),
        .R(1'b0));
  FDRE \buff4_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [71]),
        .Q(buff4[71]),
        .R(1'b0));
  FDRE \buff4_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [72]),
        .Q(buff4[72]),
        .R(1'b0));
  CARRY4 \buff4_reg[72]_i_1 
       (.CI(\buff4_reg[68]_i_1_n_0 ),
        .CO({\buff4_reg[72]_i_1_n_0 ,\buff4_reg[72]_i_1_n_1 ,\buff4_reg[72]_i_1_n_2 ,\buff4_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[72]_i_2_n_0 ,\buff4[72]_i_3_n_0 ,\buff4[72]_i_4_n_0 ,\buff4[72]_i_5_n_0 }),
        .O(\^buff3_reg__0 [72:69]),
        .S({\buff4[72]_i_6_n_0 ,\buff4[72]_i_7_n_0 ,\buff4[72]_i_8_n_0 ,\buff4[72]_i_9_n_0 }));
  FDRE \buff4_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [73]),
        .Q(buff4[73]),
        .R(1'b0));
  FDRE \buff4_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [74]),
        .Q(buff4[74]),
        .R(1'b0));
  FDRE \buff4_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [75]),
        .Q(buff4[75]),
        .R(1'b0));
  FDRE \buff4_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [76]),
        .Q(buff4[76]),
        .R(1'b0));
  CARRY4 \buff4_reg[76]_i_1 
       (.CI(\buff4_reg[72]_i_1_n_0 ),
        .CO({\buff4_reg[76]_i_1_n_0 ,\buff4_reg[76]_i_1_n_1 ,\buff4_reg[76]_i_1_n_2 ,\buff4_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[76]_i_2_n_0 ,\buff4[76]_i_3_n_0 ,\buff4[76]_i_4_n_0 ,\buff4[76]_i_5_n_0 }),
        .O(\^buff3_reg__0 [76:73]),
        .S({\buff4[76]_i_6_n_0 ,\buff4[76]_i_7_n_0 ,\buff4[76]_i_8_n_0 ,\buff4[76]_i_9_n_0 }));
  FDRE \buff4_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [77]),
        .Q(buff4[77]),
        .R(1'b0));
  FDRE \buff4_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [78]),
        .Q(buff4[78]),
        .R(1'b0));
  FDRE \buff4_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [79]),
        .Q(buff4[79]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0__0_n_0 ),
        .Q(buff4[7]));
  FDRE \buff4_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [80]),
        .Q(buff4[80]),
        .R(1'b0));
  CARRY4 \buff4_reg[80]_i_1 
       (.CI(\buff4_reg[76]_i_1_n_0 ),
        .CO({\buff4_reg[80]_i_1_n_0 ,\buff4_reg[80]_i_1_n_1 ,\buff4_reg[80]_i_1_n_2 ,\buff4_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[80]_i_2_n_0 ,\buff4[80]_i_3_n_0 ,\buff4[80]_i_4_n_0 ,\buff4[80]_i_5_n_0 }),
        .O(\^buff3_reg__0 [80:77]),
        .S({\buff4[80]_i_6_n_0 ,\buff4[80]_i_7_n_0 ,\buff4[80]_i_8_n_0 ,\buff4[80]_i_9_n_0 }));
  FDRE \buff4_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [81]),
        .Q(buff4[81]),
        .R(1'b0));
  FDRE \buff4_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [82]),
        .Q(buff4[82]),
        .R(1'b0));
  FDRE \buff4_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [83]),
        .Q(buff4[83]),
        .R(1'b0));
  FDRE \buff4_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [84]),
        .Q(buff4[84]),
        .R(1'b0));
  CARRY4 \buff4_reg[84]_i_1 
       (.CI(\buff4_reg[80]_i_1_n_0 ),
        .CO({\buff4_reg[84]_i_1_n_0 ,\buff4_reg[84]_i_1_n_1 ,\buff4_reg[84]_i_1_n_2 ,\buff4_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[84]_i_2__2_n_0 ,\buff4[84]_i_3__2_n_0 ,\buff4[84]_i_4_n_0 ,\buff4[84]_i_5_n_0 }),
        .O(\^buff3_reg__0 [84:81]),
        .S({\buff4[84]_i_6_n_0 ,\buff4[84]_i_7_n_0 ,\buff4[84]_i_8_n_0 ,\buff4[84]_i_9__2_n_0 }));
  FDRE \buff4_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [85]),
        .Q(buff4[85]),
        .R(1'b0));
  FDRE \buff4_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [86]),
        .Q(buff4[86]),
        .R(1'b0));
  FDRE \buff4_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [87]),
        .Q(buff4[87]),
        .R(1'b0));
  FDRE \buff4_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [88]),
        .Q(buff4[88]),
        .R(1'b0));
  CARRY4 \buff4_reg[88]_i_1 
       (.CI(\buff4_reg[84]_i_1_n_0 ),
        .CO({\buff4_reg[88]_i_1_n_0 ,\buff4_reg[88]_i_1_n_1 ,\buff4_reg[88]_i_1_n_2 ,\buff4_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[88]_i_2__2_n_0 ,\buff4[88]_i_3__2_n_0 ,\buff4[88]_i_4__2_n_0 ,\buff4[88]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [88:85]),
        .S({\buff4[88]_i_6_n_0 ,\buff4[88]_i_7_n_0 ,\buff4[88]_i_8_n_0 ,\buff4[88]_i_9_n_0 }));
  FDRE \buff4_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [89]),
        .Q(buff4[89]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0__0_n_0 ),
        .Q(buff4[8]));
  FDRE \buff4_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [90]),
        .Q(buff4[90]),
        .R(1'b0));
  FDRE \buff4_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [91]),
        .Q(buff4[91]),
        .R(1'b0));
  FDRE \buff4_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [92]),
        .Q(buff4[92]),
        .R(1'b0));
  CARRY4 \buff4_reg[92]_i_1 
       (.CI(\buff4_reg[88]_i_1_n_0 ),
        .CO({\buff4_reg[92]_i_1_n_0 ,\buff4_reg[92]_i_1_n_1 ,\buff4_reg[92]_i_1_n_2 ,\buff4_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[92]_i_2__2_n_0 ,\buff4[92]_i_3__2_n_0 ,\buff4[92]_i_4__2_n_0 ,\buff4[92]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [92:89]),
        .S({\buff4[92]_i_6_n_0 ,\buff4[92]_i_7_n_0 ,\buff4[92]_i_8_n_0 ,\buff4[92]_i_9_n_0 }));
  FDRE \buff4_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [93]),
        .Q(buff4[93]),
        .R(1'b0));
  FDRE \buff4_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [94]),
        .Q(buff4[94]),
        .R(1'b0));
  FDRE \buff4_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [95]),
        .Q(buff4[95]),
        .R(1'b0));
  FDRE \buff4_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [96]),
        .Q(buff4[96]),
        .R(1'b0));
  CARRY4 \buff4_reg[96]_i_1 
       (.CI(\buff4_reg[92]_i_1_n_0 ),
        .CO({\buff4_reg[96]_i_1_n_0 ,\buff4_reg[96]_i_1_n_1 ,\buff4_reg[96]_i_1_n_2 ,\buff4_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[96]_i_2__2_n_0 ,\buff4[96]_i_3__2_n_0 ,\buff4[96]_i_4__2_n_0 ,\buff4[96]_i_5__2_n_0 }),
        .O(\^buff3_reg__0 [96:93]),
        .S({\buff4[96]_i_6_n_0 ,\buff4[96]_i_7_n_0 ,\buff4[96]_i_8_n_0 ,\buff4[96]_i_9_n_0 }));
  FDRE \buff4_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [97]),
        .Q(buff4[97]),
        .R(1'b0));
  FDRE \buff4_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [98]),
        .Q(buff4[98]),
        .R(1'b0));
  FDRE \buff4_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [99]),
        .Q(buff4[99]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0__0_n_0 ),
        .Q(buff4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi
   (D,
    Q,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [60:0]D;
  output [56:0]Q;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire [60:0]D;
  wire [56:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;
  wire [58:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi_MulnS_4_17 mixer_mul_59s_61nfYi_MulnS_4_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_59s_61nfYi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi_10
   (D,
    Q,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [60:0]D;
  output [56:0]Q;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire [60:0]D;
  wire [56:0]Q;
  wire ap_clk;
  wire grp_fu_240_ce;
  wire [58:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi_MulnS_4 mixer_mul_59s_61nfYi_MulnS_4_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_240_ce(grp_fu_240_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi_MulnS_4
   (D,
    Q,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [60:0]D;
  output [56:0]Q;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire [60:0]D;
  wire [56:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire \b_reg0_reg_n_0_[59] ;
  wire \b_reg0_reg_n_0_[60] ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0__0_n_0 ;
  wire \buff1_reg[10]__0__0_n_0 ;
  wire \buff1_reg[11]__0__0_n_0 ;
  wire \buff1_reg[12]__0__0_n_0 ;
  wire \buff1_reg[13]__0__0_n_0 ;
  wire \buff1_reg[14]__0__0_n_0 ;
  wire \buff1_reg[15]__0__0_n_0 ;
  wire \buff1_reg[16]__0__0_n_0 ;
  wire \buff1_reg[1]__0__0_n_0 ;
  wire \buff1_reg[2]__0__0_n_0 ;
  wire \buff1_reg[3]__0__0_n_0 ;
  wire \buff1_reg[4]__0__0_n_0 ;
  wire \buff1_reg[5]__0__0_n_0 ;
  wire \buff1_reg[6]__0__0_n_0 ;
  wire \buff1_reg[7]__0__0_n_0 ;
  wire \buff1_reg[8]__0__0_n_0 ;
  wire \buff1_reg[9]__0__0_n_0 ;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__2_n_106;
  wire buff1_reg__2_n_107;
  wire buff1_reg__2_n_108;
  wire buff1_reg__2_n_109;
  wire buff1_reg__2_n_110;
  wire buff1_reg__2_n_111;
  wire buff1_reg__2_n_112;
  wire buff1_reg__2_n_113;
  wire buff1_reg__2_n_114;
  wire buff1_reg__2_n_115;
  wire buff1_reg__2_n_116;
  wire buff1_reg__2_n_117;
  wire buff1_reg__2_n_118;
  wire buff1_reg__2_n_119;
  wire buff1_reg__2_n_120;
  wire buff1_reg__2_n_121;
  wire buff1_reg__2_n_122;
  wire buff1_reg__2_n_123;
  wire buff1_reg__2_n_124;
  wire buff1_reg__2_n_125;
  wire buff1_reg__2_n_126;
  wire buff1_reg__2_n_127;
  wire buff1_reg__2_n_128;
  wire buff1_reg__2_n_129;
  wire buff1_reg__2_n_130;
  wire buff1_reg__2_n_131;
  wire buff1_reg__2_n_132;
  wire buff1_reg__2_n_133;
  wire buff1_reg__2_n_134;
  wire buff1_reg__2_n_135;
  wire buff1_reg__2_n_136;
  wire buff1_reg__2_n_137;
  wire buff1_reg__2_n_138;
  wire buff1_reg__2_n_139;
  wire buff1_reg__2_n_140;
  wire buff1_reg__2_n_141;
  wire buff1_reg__2_n_142;
  wire buff1_reg__2_n_143;
  wire buff1_reg__2_n_144;
  wire buff1_reg__2_n_145;
  wire buff1_reg__2_n_146;
  wire buff1_reg__2_n_147;
  wire buff1_reg__2_n_148;
  wire buff1_reg__2_n_149;
  wire buff1_reg__2_n_150;
  wire buff1_reg__2_n_151;
  wire buff1_reg__2_n_152;
  wire buff1_reg__2_n_153;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire \buff2_reg[0]__1__0_n_0 ;
  wire \buff2_reg[10]__1__0_n_0 ;
  wire \buff2_reg[11]__1__0_n_0 ;
  wire \buff2_reg[12]__1__0_n_0 ;
  wire \buff2_reg[13]__1__0_n_0 ;
  wire \buff2_reg[14]__1__0_n_0 ;
  wire \buff2_reg[15]__1__0_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1__0_n_0 ;
  wire \buff2_reg[2]__1__0_n_0 ;
  wire \buff2_reg[3]__1__0_n_0 ;
  wire \buff2_reg[4]__1__0_n_0 ;
  wire \buff2_reg[5]__1__0_n_0 ;
  wire \buff2_reg[6]__1__0_n_0 ;
  wire \buff2_reg[7]__1__0_n_0 ;
  wire \buff2_reg[8]__1__0_n_0 ;
  wire \buff2_reg[9]__1__0_n_0 ;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire buff2_reg__3_n_106;
  wire buff2_reg__3_n_107;
  wire buff2_reg__3_n_108;
  wire buff2_reg__3_n_109;
  wire buff2_reg__3_n_110;
  wire buff2_reg__3_n_111;
  wire buff2_reg__3_n_112;
  wire buff2_reg__3_n_113;
  wire buff2_reg__3_n_114;
  wire buff2_reg__3_n_115;
  wire buff2_reg__3_n_116;
  wire buff2_reg__3_n_117;
  wire buff2_reg__3_n_118;
  wire buff2_reg__3_n_119;
  wire buff2_reg__3_n_120;
  wire buff2_reg__3_n_121;
  wire buff2_reg__3_n_122;
  wire buff2_reg__3_n_123;
  wire buff2_reg__3_n_124;
  wire buff2_reg__3_n_125;
  wire buff2_reg__3_n_126;
  wire buff2_reg__3_n_127;
  wire buff2_reg__3_n_128;
  wire buff2_reg__3_n_129;
  wire buff2_reg__3_n_130;
  wire buff2_reg__3_n_131;
  wire buff2_reg__3_n_132;
  wire buff2_reg__3_n_133;
  wire buff2_reg__3_n_134;
  wire buff2_reg__3_n_135;
  wire buff2_reg__3_n_136;
  wire buff2_reg__3_n_137;
  wire buff2_reg__3_n_138;
  wire buff2_reg__3_n_139;
  wire buff2_reg__3_n_140;
  wire buff2_reg__3_n_141;
  wire buff2_reg__3_n_142;
  wire buff2_reg__3_n_143;
  wire buff2_reg__3_n_144;
  wire buff2_reg__3_n_145;
  wire buff2_reg__3_n_146;
  wire buff2_reg__3_n_147;
  wire buff2_reg__3_n_148;
  wire buff2_reg__3_n_149;
  wire buff2_reg__3_n_150;
  wire buff2_reg__3_n_151;
  wire buff2_reg__3_n_152;
  wire buff2_reg__3_n_153;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire \buff3_reg[0]__0_n_0 ;
  wire \buff3_reg[0]__1_n_0 ;
  wire \buff3_reg[10]__0_n_0 ;
  wire \buff3_reg[10]__1_n_0 ;
  wire \buff3_reg[11]__0_n_0 ;
  wire \buff3_reg[11]__1_n_0 ;
  wire \buff3_reg[12]__0_n_0 ;
  wire \buff3_reg[12]__1_n_0 ;
  wire \buff3_reg[13]__0_n_0 ;
  wire \buff3_reg[13]__1_n_0 ;
  wire \buff3_reg[14]__0_n_0 ;
  wire \buff3_reg[14]__1_n_0 ;
  wire \buff3_reg[15]__0_n_0 ;
  wire \buff3_reg[15]__1_n_0 ;
  wire \buff3_reg[16]__0_n_0 ;
  wire \buff3_reg[16]__1_n_0 ;
  wire \buff3_reg[16]__3_n_0 ;
  wire \buff3_reg[1]__0_n_0 ;
  wire \buff3_reg[1]__1_n_0 ;
  wire \buff3_reg[2]__0_n_0 ;
  wire \buff3_reg[2]__1_n_0 ;
  wire \buff3_reg[3]__0_n_0 ;
  wire \buff3_reg[3]__1_n_0 ;
  wire \buff3_reg[4]__0_n_0 ;
  wire \buff3_reg[4]__1_n_0 ;
  wire \buff3_reg[5]__0_n_0 ;
  wire \buff3_reg[5]__1_n_0 ;
  wire \buff3_reg[6]__0_n_0 ;
  wire \buff3_reg[6]__1_n_0 ;
  wire \buff3_reg[7]__0_n_0 ;
  wire \buff3_reg[7]__1_n_0 ;
  wire \buff3_reg[8]__0_n_0 ;
  wire \buff3_reg[8]__1_n_0 ;
  wire \buff3_reg[9]__0_n_0 ;
  wire \buff3_reg[9]__1_n_0 ;
  wire [117:33]\^buff3_reg__0 ;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff3_reg__3_n_100;
  wire buff3_reg__3_n_101;
  wire buff3_reg__3_n_102;
  wire buff3_reg__3_n_103;
  wire buff3_reg__3_n_104;
  wire buff3_reg__3_n_105;
  wire buff3_reg__3_n_58;
  wire buff3_reg__3_n_59;
  wire buff3_reg__3_n_60;
  wire buff3_reg__3_n_61;
  wire buff3_reg__3_n_62;
  wire buff3_reg__3_n_63;
  wire buff3_reg__3_n_64;
  wire buff3_reg__3_n_65;
  wire buff3_reg__3_n_66;
  wire buff3_reg__3_n_67;
  wire buff3_reg__3_n_68;
  wire buff3_reg__3_n_69;
  wire buff3_reg__3_n_70;
  wire buff3_reg__3_n_71;
  wire buff3_reg__3_n_72;
  wire buff3_reg__3_n_73;
  wire buff3_reg__3_n_74;
  wire buff3_reg__3_n_75;
  wire buff3_reg__3_n_76;
  wire buff3_reg__3_n_77;
  wire buff3_reg__3_n_78;
  wire buff3_reg__3_n_79;
  wire buff3_reg__3_n_80;
  wire buff3_reg__3_n_81;
  wire buff3_reg__3_n_82;
  wire buff3_reg__3_n_83;
  wire buff3_reg__3_n_84;
  wire buff3_reg__3_n_85;
  wire buff3_reg__3_n_86;
  wire buff3_reg__3_n_87;
  wire buff3_reg__3_n_88;
  wire buff3_reg__3_n_89;
  wire buff3_reg__3_n_90;
  wire buff3_reg__3_n_91;
  wire buff3_reg__3_n_92;
  wire buff3_reg__3_n_93;
  wire buff3_reg__3_n_94;
  wire buff3_reg__3_n_95;
  wire buff3_reg__3_n_96;
  wire buff3_reg__3_n_97;
  wire buff3_reg__3_n_98;
  wire buff3_reg__3_n_99;
  wire buff3_reg__5_n_100;
  wire buff3_reg__5_n_101;
  wire buff3_reg__5_n_102;
  wire buff3_reg__5_n_103;
  wire buff3_reg__5_n_104;
  wire buff3_reg__5_n_105;
  wire buff3_reg__5_n_58;
  wire buff3_reg__5_n_59;
  wire buff3_reg__5_n_60;
  wire buff3_reg__5_n_61;
  wire buff3_reg__5_n_62;
  wire buff3_reg__5_n_63;
  wire buff3_reg__5_n_64;
  wire buff3_reg__5_n_65;
  wire buff3_reg__5_n_66;
  wire buff3_reg__5_n_67;
  wire buff3_reg__5_n_68;
  wire buff3_reg__5_n_69;
  wire buff3_reg__5_n_70;
  wire buff3_reg__5_n_71;
  wire buff3_reg__5_n_72;
  wire buff3_reg__5_n_73;
  wire buff3_reg__5_n_74;
  wire buff3_reg__5_n_75;
  wire buff3_reg__5_n_76;
  wire buff3_reg__5_n_77;
  wire buff3_reg__5_n_78;
  wire buff3_reg__5_n_79;
  wire buff3_reg__5_n_80;
  wire buff3_reg__5_n_81;
  wire buff3_reg__5_n_82;
  wire buff3_reg__5_n_83;
  wire buff3_reg__5_n_84;
  wire buff3_reg__5_n_85;
  wire buff3_reg__5_n_86;
  wire buff3_reg__5_n_87;
  wire buff3_reg__5_n_88;
  wire buff3_reg__5_n_89;
  wire buff3_reg__5_n_90;
  wire buff3_reg__5_n_91;
  wire buff3_reg__5_n_92;
  wire buff3_reg__5_n_93;
  wire buff3_reg__5_n_94;
  wire buff3_reg__5_n_95;
  wire buff3_reg__5_n_96;
  wire buff3_reg__5_n_97;
  wire buff3_reg__5_n_98;
  wire buff3_reg__5_n_99;
  wire \buff3_reg_n_0_[0] ;
  wire \buff3_reg_n_0_[10] ;
  wire \buff3_reg_n_0_[11] ;
  wire \buff3_reg_n_0_[12] ;
  wire \buff3_reg_n_0_[13] ;
  wire \buff3_reg_n_0_[14] ;
  wire \buff3_reg_n_0_[15] ;
  wire \buff3_reg_n_0_[16] ;
  wire \buff3_reg_n_0_[1] ;
  wire \buff3_reg_n_0_[2] ;
  wire \buff3_reg_n_0_[3] ;
  wire \buff3_reg_n_0_[4] ;
  wire \buff3_reg_n_0_[5] ;
  wire \buff3_reg_n_0_[6] ;
  wire \buff3_reg_n_0_[7] ;
  wire \buff3_reg_n_0_[8] ;
  wire \buff3_reg_n_0_[9] ;
  wire \buff4[100]_i_2__0_n_0 ;
  wire \buff4[100]_i_3__0_n_0 ;
  wire \buff4[100]_i_4__0_n_0 ;
  wire \buff4[100]_i_5__0_n_0 ;
  wire \buff4[100]_i_6_n_0 ;
  wire \buff4[100]_i_7_n_0 ;
  wire \buff4[100]_i_8_n_0 ;
  wire \buff4[100]_i_9_n_0 ;
  wire \buff4[104]_i_2__0_n_0 ;
  wire \buff4[104]_i_3__0_n_0 ;
  wire \buff4[104]_i_4__0_n_0 ;
  wire \buff4[104]_i_5__0_n_0 ;
  wire \buff4[104]_i_6_n_0 ;
  wire \buff4[104]_i_7_n_0 ;
  wire \buff4[104]_i_8_n_0 ;
  wire \buff4[104]_i_9_n_0 ;
  wire \buff4[108]_i_2__0_n_0 ;
  wire \buff4[108]_i_3__0_n_0 ;
  wire \buff4[108]_i_4__0_n_0 ;
  wire \buff4[108]_i_5__0_n_0 ;
  wire \buff4[108]_i_6_n_0 ;
  wire \buff4[108]_i_7_n_0 ;
  wire \buff4[108]_i_8_n_0 ;
  wire \buff4[108]_i_9_n_0 ;
  wire \buff4[112]_i_2__0_n_0 ;
  wire \buff4[112]_i_3__0_n_0 ;
  wire \buff4[112]_i_4__0_n_0 ;
  wire \buff4[112]_i_5__0_n_0 ;
  wire \buff4[112]_i_6_n_0 ;
  wire \buff4[112]_i_7_n_0 ;
  wire \buff4[112]_i_8_n_0 ;
  wire \buff4[112]_i_9_n_0 ;
  wire \buff4[116]_i_2_n_0 ;
  wire \buff4[116]_i_3__0_n_0 ;
  wire \buff4[116]_i_4__0_n_0 ;
  wire \buff4[116]_i_5__0_n_0 ;
  wire \buff4[116]_i_6__0_n_0 ;
  wire \buff4[116]_i_7__0_n_0 ;
  wire \buff4[116]_i_8_n_0 ;
  wire \buff4[116]_i_9_n_0 ;
  wire \buff4[117]_i_2_n_0 ;
  wire \buff4[36]_i_2_n_0 ;
  wire \buff4[36]_i_3_n_0 ;
  wire \buff4[36]_i_4_n_0 ;
  wire \buff4[40]_i_2_n_0 ;
  wire \buff4[40]_i_3_n_0 ;
  wire \buff4[40]_i_4_n_0 ;
  wire \buff4[40]_i_5_n_0 ;
  wire \buff4[44]_i_2_n_0 ;
  wire \buff4[44]_i_3_n_0 ;
  wire \buff4[44]_i_4_n_0 ;
  wire \buff4[44]_i_5_n_0 ;
  wire \buff4[48]_i_2_n_0 ;
  wire \buff4[48]_i_3_n_0 ;
  wire \buff4[48]_i_4_n_0 ;
  wire \buff4[48]_i_5_n_0 ;
  wire \buff4[52]_i_2_n_0 ;
  wire \buff4[52]_i_3_n_0 ;
  wire \buff4[52]_i_4_n_0 ;
  wire \buff4[52]_i_5_n_0 ;
  wire \buff4[56]_i_2_n_0 ;
  wire \buff4[56]_i_3_n_0 ;
  wire \buff4[56]_i_4_n_0 ;
  wire \buff4[56]_i_5_n_0 ;
  wire \buff4[60]_i_2_n_0 ;
  wire \buff4[60]_i_3_n_0 ;
  wire \buff4[60]_i_4_n_0 ;
  wire \buff4[60]_i_5_n_0 ;
  wire \buff4[64]_i_2_n_0 ;
  wire \buff4[64]_i_3_n_0 ;
  wire \buff4[64]_i_4_n_0 ;
  wire \buff4[64]_i_5_n_0 ;
  wire \buff4[68]_i_2_n_0 ;
  wire \buff4[68]_i_3_n_0 ;
  wire \buff4[68]_i_4_n_0 ;
  wire \buff4[68]_i_5_n_0 ;
  wire \buff4[72]_i_2_n_0 ;
  wire \buff4[72]_i_3_n_0 ;
  wire \buff4[72]_i_4_n_0 ;
  wire \buff4[72]_i_5_n_0 ;
  wire \buff4[72]_i_6_n_0 ;
  wire \buff4[72]_i_7_n_0 ;
  wire \buff4[72]_i_8_n_0 ;
  wire \buff4[72]_i_9_n_0 ;
  wire \buff4[76]_i_2_n_0 ;
  wire \buff4[76]_i_3_n_0 ;
  wire \buff4[76]_i_4_n_0 ;
  wire \buff4[76]_i_5_n_0 ;
  wire \buff4[76]_i_6_n_0 ;
  wire \buff4[76]_i_7_n_0 ;
  wire \buff4[76]_i_8_n_0 ;
  wire \buff4[76]_i_9_n_0 ;
  wire \buff4[80]_i_2_n_0 ;
  wire \buff4[80]_i_3_n_0 ;
  wire \buff4[80]_i_4_n_0 ;
  wire \buff4[80]_i_5_n_0 ;
  wire \buff4[80]_i_6_n_0 ;
  wire \buff4[80]_i_7_n_0 ;
  wire \buff4[80]_i_8_n_0 ;
  wire \buff4[80]_i_9_n_0 ;
  wire \buff4[84]_i_2__0_n_0 ;
  wire \buff4[84]_i_3__0_n_0 ;
  wire \buff4[84]_i_4_n_0 ;
  wire \buff4[84]_i_5_n_0 ;
  wire \buff4[84]_i_6_n_0 ;
  wire \buff4[84]_i_7_n_0 ;
  wire \buff4[84]_i_8_n_0 ;
  wire \buff4[84]_i_9__0_n_0 ;
  wire \buff4[88]_i_2__0_n_0 ;
  wire \buff4[88]_i_3__0_n_0 ;
  wire \buff4[88]_i_4__0_n_0 ;
  wire \buff4[88]_i_5__0_n_0 ;
  wire \buff4[88]_i_6_n_0 ;
  wire \buff4[88]_i_7_n_0 ;
  wire \buff4[88]_i_8_n_0 ;
  wire \buff4[88]_i_9_n_0 ;
  wire \buff4[92]_i_2__0_n_0 ;
  wire \buff4[92]_i_3__0_n_0 ;
  wire \buff4[92]_i_4__0_n_0 ;
  wire \buff4[92]_i_5__0_n_0 ;
  wire \buff4[92]_i_6_n_0 ;
  wire \buff4[92]_i_7_n_0 ;
  wire \buff4[92]_i_8_n_0 ;
  wire \buff4[92]_i_9_n_0 ;
  wire \buff4[96]_i_2__0_n_0 ;
  wire \buff4[96]_i_3__0_n_0 ;
  wire \buff4[96]_i_4__0_n_0 ;
  wire \buff4[96]_i_5__0_n_0 ;
  wire \buff4[96]_i_6_n_0 ;
  wire \buff4[96]_i_7_n_0 ;
  wire \buff4[96]_i_8_n_0 ;
  wire \buff4[96]_i_9_n_0 ;
  wire \buff4_reg[100]_i_1_n_0 ;
  wire \buff4_reg[100]_i_1_n_1 ;
  wire \buff4_reg[100]_i_1_n_2 ;
  wire \buff4_reg[100]_i_1_n_3 ;
  wire \buff4_reg[104]_i_1_n_0 ;
  wire \buff4_reg[104]_i_1_n_1 ;
  wire \buff4_reg[104]_i_1_n_2 ;
  wire \buff4_reg[104]_i_1_n_3 ;
  wire \buff4_reg[108]_i_1_n_0 ;
  wire \buff4_reg[108]_i_1_n_1 ;
  wire \buff4_reg[108]_i_1_n_2 ;
  wire \buff4_reg[108]_i_1_n_3 ;
  wire \buff4_reg[112]_i_1_n_0 ;
  wire \buff4_reg[112]_i_1_n_1 ;
  wire \buff4_reg[112]_i_1_n_2 ;
  wire \buff4_reg[112]_i_1_n_3 ;
  wire \buff4_reg[116]_i_1_n_0 ;
  wire \buff4_reg[116]_i_1_n_1 ;
  wire \buff4_reg[116]_i_1_n_2 ;
  wire \buff4_reg[116]_i_1_n_3 ;
  wire \buff4_reg[36]_i_1_n_0 ;
  wire \buff4_reg[36]_i_1_n_1 ;
  wire \buff4_reg[36]_i_1_n_2 ;
  wire \buff4_reg[36]_i_1_n_3 ;
  wire \buff4_reg[40]_i_1_n_0 ;
  wire \buff4_reg[40]_i_1_n_1 ;
  wire \buff4_reg[40]_i_1_n_2 ;
  wire \buff4_reg[40]_i_1_n_3 ;
  wire \buff4_reg[44]_i_1_n_0 ;
  wire \buff4_reg[44]_i_1_n_1 ;
  wire \buff4_reg[44]_i_1_n_2 ;
  wire \buff4_reg[44]_i_1_n_3 ;
  wire \buff4_reg[48]_i_1_n_0 ;
  wire \buff4_reg[48]_i_1_n_1 ;
  wire \buff4_reg[48]_i_1_n_2 ;
  wire \buff4_reg[48]_i_1_n_3 ;
  wire \buff4_reg[52]_i_1_n_0 ;
  wire \buff4_reg[52]_i_1_n_1 ;
  wire \buff4_reg[52]_i_1_n_2 ;
  wire \buff4_reg[52]_i_1_n_3 ;
  wire \buff4_reg[56]_i_1_n_0 ;
  wire \buff4_reg[56]_i_1_n_1 ;
  wire \buff4_reg[56]_i_1_n_2 ;
  wire \buff4_reg[56]_i_1_n_3 ;
  wire \buff4_reg[60]_i_1_n_0 ;
  wire \buff4_reg[60]_i_1_n_1 ;
  wire \buff4_reg[60]_i_1_n_2 ;
  wire \buff4_reg[60]_i_1_n_3 ;
  wire \buff4_reg[64]_i_1_n_0 ;
  wire \buff4_reg[64]_i_1_n_1 ;
  wire \buff4_reg[64]_i_1_n_2 ;
  wire \buff4_reg[64]_i_1_n_3 ;
  wire \buff4_reg[68]_i_1_n_0 ;
  wire \buff4_reg[68]_i_1_n_1 ;
  wire \buff4_reg[68]_i_1_n_2 ;
  wire \buff4_reg[68]_i_1_n_3 ;
  wire \buff4_reg[72]_i_1_n_0 ;
  wire \buff4_reg[72]_i_1_n_1 ;
  wire \buff4_reg[72]_i_1_n_2 ;
  wire \buff4_reg[72]_i_1_n_3 ;
  wire \buff4_reg[76]_i_1_n_0 ;
  wire \buff4_reg[76]_i_1_n_1 ;
  wire \buff4_reg[76]_i_1_n_2 ;
  wire \buff4_reg[76]_i_1_n_3 ;
  wire \buff4_reg[80]_i_1_n_0 ;
  wire \buff4_reg[80]_i_1_n_1 ;
  wire \buff4_reg[80]_i_1_n_2 ;
  wire \buff4_reg[80]_i_1_n_3 ;
  wire \buff4_reg[84]_i_1_n_0 ;
  wire \buff4_reg[84]_i_1_n_1 ;
  wire \buff4_reg[84]_i_1_n_2 ;
  wire \buff4_reg[84]_i_1_n_3 ;
  wire \buff4_reg[88]_i_1_n_0 ;
  wire \buff4_reg[88]_i_1_n_1 ;
  wire \buff4_reg[88]_i_1_n_2 ;
  wire \buff4_reg[88]_i_1_n_3 ;
  wire \buff4_reg[92]_i_1_n_0 ;
  wire \buff4_reg[92]_i_1_n_1 ;
  wire \buff4_reg[92]_i_1_n_2 ;
  wire \buff4_reg[92]_i_1_n_3 ;
  wire \buff4_reg[96]_i_1_n_0 ;
  wire \buff4_reg[96]_i_1_n_1 ;
  wire \buff4_reg[96]_i_1_n_2 ;
  wire \buff4_reg[96]_i_1_n_3 ;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire [58:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__2_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__3_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__5_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__5_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_buff4_reg[117]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_buff4_reg[117]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[33]),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_43),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_42),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_41),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_40),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_39),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_38),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_37),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_36),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_35),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_34),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_33),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_32),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_31),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_30),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_29),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \b_reg0_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \b_reg0_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[60] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__2_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__3_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_105),
        .Q(\buff3_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[0] ),
        .Q(\buff3_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_105),
        .Q(\buff3_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_95),
        .Q(\buff3_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[10] ),
        .Q(\buff3_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_95),
        .Q(\buff3_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_94),
        .Q(\buff3_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[11] ),
        .Q(\buff3_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_94),
        .Q(\buff3_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_93),
        .Q(\buff3_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[12] ),
        .Q(\buff3_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_93),
        .Q(\buff3_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_92),
        .Q(\buff3_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[13] ),
        .Q(\buff3_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_92),
        .Q(\buff3_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_91),
        .Q(\buff3_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[14] ),
        .Q(\buff3_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_91),
        .Q(\buff3_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_90),
        .Q(\buff3_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[15] ),
        .Q(\buff3_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_90),
        .Q(\buff3_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_89),
        .Q(\buff3_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[16] ),
        .Q(\buff3_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_89),
        .Q(\buff3_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__1_n_0 ),
        .Q(\buff3_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_104),
        .Q(\buff3_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[1] ),
        .Q(\buff3_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_104),
        .Q(\buff3_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_103),
        .Q(\buff3_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[2] ),
        .Q(\buff3_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_103),
        .Q(\buff3_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_102),
        .Q(\buff3_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[3] ),
        .Q(\buff3_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_102),
        .Q(\buff3_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_101),
        .Q(\buff3_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[4] ),
        .Q(\buff3_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_101),
        .Q(\buff3_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_100),
        .Q(\buff3_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[5] ),
        .Q(\buff3_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_100),
        .Q(\buff3_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_99),
        .Q(\buff3_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[6] ),
        .Q(\buff3_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_99),
        .Q(\buff3_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_98),
        .Q(\buff3_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[7] ),
        .Q(\buff3_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_98),
        .Q(\buff3_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_97),
        .Q(\buff3_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[8] ),
        .Q(\buff3_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_97),
        .Q(\buff3_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_96),
        .Q(\buff3_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[9] ),
        .Q(\buff3_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_96),
        .Q(\buff3_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff3_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__3_n_58,buff3_reg__3_n_59,buff3_reg__3_n_60,buff3_reg__3_n_61,buff3_reg__3_n_62,buff3_reg__3_n_63,buff3_reg__3_n_64,buff3_reg__3_n_65,buff3_reg__3_n_66,buff3_reg__3_n_67,buff3_reg__3_n_68,buff3_reg__3_n_69,buff3_reg__3_n_70,buff3_reg__3_n_71,buff3_reg__3_n_72,buff3_reg__3_n_73,buff3_reg__3_n_74,buff3_reg__3_n_75,buff3_reg__3_n_76,buff3_reg__3_n_77,buff3_reg__3_n_78,buff3_reg__3_n_79,buff3_reg__3_n_80,buff3_reg__3_n_81,buff3_reg__3_n_82,buff3_reg__3_n_83,buff3_reg__3_n_84,buff3_reg__3_n_85,buff3_reg__3_n_86,buff3_reg__3_n_87,buff3_reg__3_n_88,buff3_reg__3_n_89,buff3_reg__3_n_90,buff3_reg__3_n_91,buff3_reg__3_n_92,buff3_reg__3_n_93,buff3_reg__3_n_94,buff3_reg__3_n_95,buff3_reg__3_n_96,buff3_reg__3_n_97,buff3_reg__3_n_98,buff3_reg__3_n_99,buff3_reg__3_n_100,buff3_reg__3_n_101,buff3_reg__3_n_102,buff3_reg__3_n_103,buff3_reg__3_n_104,buff3_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT(NLW_buff3_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__5_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__5_n_58,buff3_reg__5_n_59,buff3_reg__5_n_60,buff3_reg__5_n_61,buff3_reg__5_n_62,buff3_reg__5_n_63,buff3_reg__5_n_64,buff3_reg__5_n_65,buff3_reg__5_n_66,buff3_reg__5_n_67,buff3_reg__5_n_68,buff3_reg__5_n_69,buff3_reg__5_n_70,buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74,buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78,buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82,buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86,buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90,buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94,buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98,buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102,buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .PCOUT(NLW_buff3_reg__5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_2__0 
       (.I0(buff3_reg__0_n_92),
        .I1(buff3_reg__3_n_75),
        .I2(buff3_reg__0_n_91),
        .I3(buff3_reg__3_n_74),
        .O(\buff4[100]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_3__0 
       (.I0(buff3_reg__0_n_93),
        .I1(buff3_reg__3_n_76),
        .I2(buff3_reg__0_n_92),
        .I3(buff3_reg__3_n_75),
        .O(\buff4[100]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_4__0 
       (.I0(buff3_reg__0_n_94),
        .I1(buff3_reg__3_n_77),
        .I2(buff3_reg__0_n_93),
        .I3(buff3_reg__3_n_76),
        .O(\buff4[100]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_5__0 
       (.I0(buff3_reg__0_n_95),
        .I1(buff3_reg__3_n_78),
        .I2(buff3_reg__0_n_94),
        .I3(buff3_reg__3_n_77),
        .O(\buff4[100]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_6 
       (.I0(buff3_reg__3_n_75),
        .I1(buff3_reg__0_n_92),
        .I2(buff3_reg__3_n_73),
        .I3(buff3_reg__0_n_90),
        .I4(buff3_reg__3_n_74),
        .I5(buff3_reg__0_n_91),
        .O(\buff4[100]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_7 
       (.I0(buff3_reg__3_n_76),
        .I1(buff3_reg__0_n_93),
        .I2(buff3_reg__3_n_74),
        .I3(buff3_reg__0_n_91),
        .I4(buff3_reg__3_n_75),
        .I5(buff3_reg__0_n_92),
        .O(\buff4[100]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_8 
       (.I0(buff3_reg__3_n_77),
        .I1(buff3_reg__0_n_94),
        .I2(buff3_reg__3_n_75),
        .I3(buff3_reg__0_n_92),
        .I4(buff3_reg__3_n_76),
        .I5(buff3_reg__0_n_93),
        .O(\buff4[100]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_9 
       (.I0(buff3_reg__3_n_78),
        .I1(buff3_reg__0_n_95),
        .I2(buff3_reg__3_n_76),
        .I3(buff3_reg__0_n_93),
        .I4(buff3_reg__3_n_77),
        .I5(buff3_reg__0_n_94),
        .O(\buff4[100]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_2__0 
       (.I0(buff3_reg__0_n_88),
        .I1(buff3_reg__3_n_71),
        .I2(buff3_reg__0_n_87),
        .I3(buff3_reg__3_n_70),
        .O(\buff4[104]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_3__0 
       (.I0(buff3_reg__0_n_89),
        .I1(buff3_reg__3_n_72),
        .I2(buff3_reg__0_n_88),
        .I3(buff3_reg__3_n_71),
        .O(\buff4[104]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_4__0 
       (.I0(buff3_reg__0_n_90),
        .I1(buff3_reg__3_n_73),
        .I2(buff3_reg__0_n_89),
        .I3(buff3_reg__3_n_72),
        .O(\buff4[104]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_5__0 
       (.I0(buff3_reg__0_n_91),
        .I1(buff3_reg__3_n_74),
        .I2(buff3_reg__0_n_90),
        .I3(buff3_reg__3_n_73),
        .O(\buff4[104]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_6 
       (.I0(buff3_reg__3_n_71),
        .I1(buff3_reg__0_n_88),
        .I2(buff3_reg__3_n_69),
        .I3(buff3_reg__0_n_86),
        .I4(buff3_reg__3_n_70),
        .I5(buff3_reg__0_n_87),
        .O(\buff4[104]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_7 
       (.I0(buff3_reg__3_n_72),
        .I1(buff3_reg__0_n_89),
        .I2(buff3_reg__3_n_70),
        .I3(buff3_reg__0_n_87),
        .I4(buff3_reg__3_n_71),
        .I5(buff3_reg__0_n_88),
        .O(\buff4[104]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_8 
       (.I0(buff3_reg__3_n_73),
        .I1(buff3_reg__0_n_90),
        .I2(buff3_reg__3_n_71),
        .I3(buff3_reg__0_n_88),
        .I4(buff3_reg__3_n_72),
        .I5(buff3_reg__0_n_89),
        .O(\buff4[104]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_9 
       (.I0(buff3_reg__3_n_74),
        .I1(buff3_reg__0_n_91),
        .I2(buff3_reg__3_n_72),
        .I3(buff3_reg__0_n_89),
        .I4(buff3_reg__3_n_73),
        .I5(buff3_reg__0_n_90),
        .O(\buff4[104]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_2__0 
       (.I0(buff3_reg__0_n_84),
        .I1(buff3_reg__3_n_67),
        .I2(buff3_reg__0_n_83),
        .I3(buff3_reg__3_n_66),
        .O(\buff4[108]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_3__0 
       (.I0(buff3_reg__0_n_85),
        .I1(buff3_reg__3_n_68),
        .I2(buff3_reg__0_n_84),
        .I3(buff3_reg__3_n_67),
        .O(\buff4[108]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_4__0 
       (.I0(buff3_reg__0_n_86),
        .I1(buff3_reg__3_n_69),
        .I2(buff3_reg__0_n_85),
        .I3(buff3_reg__3_n_68),
        .O(\buff4[108]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_5__0 
       (.I0(buff3_reg__0_n_87),
        .I1(buff3_reg__3_n_70),
        .I2(buff3_reg__0_n_86),
        .I3(buff3_reg__3_n_69),
        .O(\buff4[108]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_6 
       (.I0(buff3_reg__3_n_67),
        .I1(buff3_reg__0_n_84),
        .I2(buff3_reg__3_n_65),
        .I3(buff3_reg__0_n_82),
        .I4(buff3_reg__3_n_66),
        .I5(buff3_reg__0_n_83),
        .O(\buff4[108]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_7 
       (.I0(buff3_reg__3_n_68),
        .I1(buff3_reg__0_n_85),
        .I2(buff3_reg__3_n_66),
        .I3(buff3_reg__0_n_83),
        .I4(buff3_reg__3_n_67),
        .I5(buff3_reg__0_n_84),
        .O(\buff4[108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_8 
       (.I0(buff3_reg__3_n_69),
        .I1(buff3_reg__0_n_86),
        .I2(buff3_reg__3_n_67),
        .I3(buff3_reg__0_n_84),
        .I4(buff3_reg__3_n_68),
        .I5(buff3_reg__0_n_85),
        .O(\buff4[108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_9 
       (.I0(buff3_reg__3_n_70),
        .I1(buff3_reg__0_n_87),
        .I2(buff3_reg__3_n_68),
        .I3(buff3_reg__0_n_85),
        .I4(buff3_reg__3_n_69),
        .I5(buff3_reg__0_n_86),
        .O(\buff4[108]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_2__0 
       (.I0(buff3_reg__0_n_80),
        .I1(buff3_reg__3_n_63),
        .I2(buff3_reg__0_n_79),
        .I3(buff3_reg__3_n_62),
        .O(\buff4[112]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_3__0 
       (.I0(buff3_reg__0_n_81),
        .I1(buff3_reg__3_n_64),
        .I2(buff3_reg__0_n_80),
        .I3(buff3_reg__3_n_63),
        .O(\buff4[112]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_4__0 
       (.I0(buff3_reg__0_n_82),
        .I1(buff3_reg__3_n_65),
        .I2(buff3_reg__0_n_81),
        .I3(buff3_reg__3_n_64),
        .O(\buff4[112]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_5__0 
       (.I0(buff3_reg__0_n_83),
        .I1(buff3_reg__3_n_66),
        .I2(buff3_reg__0_n_82),
        .I3(buff3_reg__3_n_65),
        .O(\buff4[112]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_6 
       (.I0(buff3_reg__3_n_63),
        .I1(buff3_reg__0_n_80),
        .I2(buff3_reg__3_n_61),
        .I3(buff3_reg__0_n_78),
        .I4(buff3_reg__3_n_62),
        .I5(buff3_reg__0_n_79),
        .O(\buff4[112]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_7 
       (.I0(buff3_reg__3_n_64),
        .I1(buff3_reg__0_n_81),
        .I2(buff3_reg__3_n_62),
        .I3(buff3_reg__0_n_79),
        .I4(buff3_reg__3_n_63),
        .I5(buff3_reg__0_n_80),
        .O(\buff4[112]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_8 
       (.I0(buff3_reg__3_n_65),
        .I1(buff3_reg__0_n_82),
        .I2(buff3_reg__3_n_63),
        .I3(buff3_reg__0_n_80),
        .I4(buff3_reg__3_n_64),
        .I5(buff3_reg__0_n_81),
        .O(\buff4[112]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_9 
       (.I0(buff3_reg__3_n_66),
        .I1(buff3_reg__0_n_83),
        .I2(buff3_reg__3_n_64),
        .I3(buff3_reg__0_n_81),
        .I4(buff3_reg__3_n_65),
        .I5(buff3_reg__0_n_82),
        .O(\buff4[112]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff4[116]_i_2 
       (.I0(buff3_reg__3_n_58),
        .I1(buff3_reg__0_n_75),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_3__0 
       (.I0(buff3_reg__0_n_77),
        .I1(buff3_reg__3_n_60),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_4__0 
       (.I0(buff3_reg__0_n_78),
        .I1(buff3_reg__3_n_61),
        .I2(buff3_reg__0_n_77),
        .I3(buff3_reg__3_n_60),
        .O(\buff4[116]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_5__0 
       (.I0(buff3_reg__0_n_79),
        .I1(buff3_reg__3_n_62),
        .I2(buff3_reg__0_n_78),
        .I3(buff3_reg__3_n_61),
        .O(\buff4[116]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff4[116]_i_6__0 
       (.I0(buff3_reg__3_n_59),
        .I1(buff3_reg__0_n_76),
        .I2(buff3_reg__0_n_75),
        .I3(buff3_reg__3_n_58),
        .I4(buff3_reg__0_n_74),
        .O(\buff4[116]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_7__0 
       (.I0(buff3_reg__3_n_60),
        .I1(buff3_reg__0_n_77),
        .I2(buff3_reg__3_n_58),
        .I3(buff3_reg__0_n_75),
        .I4(buff3_reg__3_n_59),
        .I5(buff3_reg__0_n_76),
        .O(\buff4[116]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_8 
       (.I0(buff3_reg__3_n_61),
        .I1(buff3_reg__0_n_78),
        .I2(buff3_reg__3_n_59),
        .I3(buff3_reg__0_n_76),
        .I4(buff3_reg__3_n_60),
        .I5(buff3_reg__0_n_77),
        .O(\buff4[116]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_9 
       (.I0(buff3_reg__3_n_62),
        .I1(buff3_reg__0_n_79),
        .I2(buff3_reg__3_n_60),
        .I3(buff3_reg__0_n_77),
        .I4(buff3_reg__3_n_61),
        .I5(buff3_reg__0_n_78),
        .O(\buff4[116]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff4[117]_i_2 
       (.I0(buff3_reg__0_n_74),
        .I1(buff3_reg__0_n_73),
        .O(\buff4[117]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_2 
       (.I0(buff3_reg__5_n_103),
        .I1(\buff3_reg[2]__0_n_0 ),
        .O(\buff4[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_3 
       (.I0(buff3_reg__5_n_104),
        .I1(\buff3_reg[1]__0_n_0 ),
        .O(\buff4[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_4 
       (.I0(buff3_reg__5_n_105),
        .I1(\buff3_reg[0]__0_n_0 ),
        .O(\buff4[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_2 
       (.I0(buff3_reg__5_n_99),
        .I1(\buff3_reg[6]__0_n_0 ),
        .O(\buff4[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_3 
       (.I0(buff3_reg__5_n_100),
        .I1(\buff3_reg[5]__0_n_0 ),
        .O(\buff4[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_4 
       (.I0(buff3_reg__5_n_101),
        .I1(\buff3_reg[4]__0_n_0 ),
        .O(\buff4[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_5 
       (.I0(buff3_reg__5_n_102),
        .I1(\buff3_reg[3]__0_n_0 ),
        .O(\buff4[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_2 
       (.I0(buff3_reg__5_n_95),
        .I1(\buff3_reg[10]__0_n_0 ),
        .O(\buff4[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_3 
       (.I0(buff3_reg__5_n_96),
        .I1(\buff3_reg[9]__0_n_0 ),
        .O(\buff4[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_4 
       (.I0(buff3_reg__5_n_97),
        .I1(\buff3_reg[8]__0_n_0 ),
        .O(\buff4[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_5 
       (.I0(buff3_reg__5_n_98),
        .I1(\buff3_reg[7]__0_n_0 ),
        .O(\buff4[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_2 
       (.I0(buff3_reg__5_n_91),
        .I1(\buff3_reg[14]__0_n_0 ),
        .O(\buff4[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_3 
       (.I0(buff3_reg__5_n_92),
        .I1(\buff3_reg[13]__0_n_0 ),
        .O(\buff4[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_4 
       (.I0(buff3_reg__5_n_93),
        .I1(\buff3_reg[12]__0_n_0 ),
        .O(\buff4[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_5 
       (.I0(buff3_reg__5_n_94),
        .I1(\buff3_reg[11]__0_n_0 ),
        .O(\buff4[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_2 
       (.I0(buff3_reg__5_n_87),
        .I1(\buff3_reg[1]__1_n_0 ),
        .O(\buff4[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_3 
       (.I0(buff3_reg__5_n_88),
        .I1(\buff3_reg[0]__1_n_0 ),
        .O(\buff4[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_4 
       (.I0(buff3_reg__5_n_89),
        .I1(\buff3_reg[16]__0_n_0 ),
        .O(\buff4[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_5 
       (.I0(buff3_reg__5_n_90),
        .I1(\buff3_reg[15]__0_n_0 ),
        .O(\buff4[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_2 
       (.I0(buff3_reg__5_n_83),
        .I1(\buff3_reg[5]__1_n_0 ),
        .O(\buff4[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_3 
       (.I0(buff3_reg__5_n_84),
        .I1(\buff3_reg[4]__1_n_0 ),
        .O(\buff4[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_4 
       (.I0(buff3_reg__5_n_85),
        .I1(\buff3_reg[3]__1_n_0 ),
        .O(\buff4[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_5 
       (.I0(buff3_reg__5_n_86),
        .I1(\buff3_reg[2]__1_n_0 ),
        .O(\buff4[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_2 
       (.I0(buff3_reg__5_n_79),
        .I1(\buff3_reg[9]__1_n_0 ),
        .O(\buff4[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_3 
       (.I0(buff3_reg__5_n_80),
        .I1(\buff3_reg[8]__1_n_0 ),
        .O(\buff4[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_4 
       (.I0(buff3_reg__5_n_81),
        .I1(\buff3_reg[7]__1_n_0 ),
        .O(\buff4[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_5 
       (.I0(buff3_reg__5_n_82),
        .I1(\buff3_reg[6]__1_n_0 ),
        .O(\buff4[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_2 
       (.I0(buff3_reg__5_n_75),
        .I1(\buff3_reg[13]__1_n_0 ),
        .O(\buff4[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_3 
       (.I0(buff3_reg__5_n_76),
        .I1(\buff3_reg[12]__1_n_0 ),
        .O(\buff4[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_4 
       (.I0(buff3_reg__5_n_77),
        .I1(\buff3_reg[11]__1_n_0 ),
        .O(\buff4[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_5 
       (.I0(buff3_reg__5_n_78),
        .I1(\buff3_reg[10]__1_n_0 ),
        .O(\buff4[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[68]_i_2 
       (.I0(\buff3_reg_n_0_[0] ),
        .I1(buff3_reg__3_n_105),
        .I2(buff3_reg__5_n_71),
        .O(\buff4[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_3 
       (.I0(buff3_reg__5_n_72),
        .I1(\buff3_reg[16]__1_n_0 ),
        .O(\buff4[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_4 
       (.I0(buff3_reg__5_n_73),
        .I1(\buff3_reg[15]__1_n_0 ),
        .O(\buff4[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_5 
       (.I0(buff3_reg__5_n_74),
        .I1(\buff3_reg[14]__1_n_0 ),
        .O(\buff4[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_2 
       (.I0(\buff3_reg_n_0_[3] ),
        .I1(buff3_reg__3_n_102),
        .I2(buff3_reg__5_n_68),
        .O(\buff4[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_3 
       (.I0(\buff3_reg_n_0_[2] ),
        .I1(buff3_reg__3_n_103),
        .I2(buff3_reg__5_n_69),
        .O(\buff4[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_4 
       (.I0(\buff3_reg_n_0_[1] ),
        .I1(buff3_reg__3_n_104),
        .I2(buff3_reg__5_n_70),
        .O(\buff4[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[72]_i_5 
       (.I0(buff3_reg__5_n_70),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__3_n_104),
        .O(\buff4[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_6 
       (.I0(buff3_reg__5_n_68),
        .I1(buff3_reg__3_n_102),
        .I2(\buff3_reg_n_0_[3] ),
        .I3(buff3_reg__3_n_101),
        .I4(\buff3_reg_n_0_[4] ),
        .I5(buff3_reg__5_n_67),
        .O(\buff4[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_7 
       (.I0(buff3_reg__5_n_69),
        .I1(buff3_reg__3_n_103),
        .I2(\buff3_reg_n_0_[2] ),
        .I3(buff3_reg__3_n_102),
        .I4(\buff3_reg_n_0_[3] ),
        .I5(buff3_reg__5_n_68),
        .O(\buff4[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_8 
       (.I0(buff3_reg__5_n_70),
        .I1(buff3_reg__3_n_104),
        .I2(\buff3_reg_n_0_[1] ),
        .I3(buff3_reg__3_n_103),
        .I4(\buff3_reg_n_0_[2] ),
        .I5(buff3_reg__5_n_69),
        .O(\buff4[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff4[72]_i_9 
       (.I0(buff3_reg__3_n_104),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__5_n_70),
        .I3(buff3_reg__3_n_105),
        .I4(\buff3_reg_n_0_[0] ),
        .O(\buff4[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_2 
       (.I0(\buff3_reg_n_0_[7] ),
        .I1(buff3_reg__3_n_98),
        .I2(buff3_reg__5_n_64),
        .O(\buff4[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_3 
       (.I0(\buff3_reg_n_0_[6] ),
        .I1(buff3_reg__3_n_99),
        .I2(buff3_reg__5_n_65),
        .O(\buff4[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_4 
       (.I0(\buff3_reg_n_0_[5] ),
        .I1(buff3_reg__3_n_100),
        .I2(buff3_reg__5_n_66),
        .O(\buff4[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_5 
       (.I0(\buff3_reg_n_0_[4] ),
        .I1(buff3_reg__3_n_101),
        .I2(buff3_reg__5_n_67),
        .O(\buff4[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_6 
       (.I0(buff3_reg__5_n_64),
        .I1(buff3_reg__3_n_98),
        .I2(\buff3_reg_n_0_[7] ),
        .I3(buff3_reg__3_n_97),
        .I4(\buff3_reg_n_0_[8] ),
        .I5(buff3_reg__5_n_63),
        .O(\buff4[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_7 
       (.I0(buff3_reg__5_n_65),
        .I1(buff3_reg__3_n_99),
        .I2(\buff3_reg_n_0_[6] ),
        .I3(buff3_reg__3_n_98),
        .I4(\buff3_reg_n_0_[7] ),
        .I5(buff3_reg__5_n_64),
        .O(\buff4[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_8 
       (.I0(buff3_reg__5_n_66),
        .I1(buff3_reg__3_n_100),
        .I2(\buff3_reg_n_0_[5] ),
        .I3(buff3_reg__3_n_99),
        .I4(\buff3_reg_n_0_[6] ),
        .I5(buff3_reg__5_n_65),
        .O(\buff4[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_9 
       (.I0(buff3_reg__5_n_67),
        .I1(buff3_reg__3_n_101),
        .I2(\buff3_reg_n_0_[4] ),
        .I3(buff3_reg__3_n_100),
        .I4(\buff3_reg_n_0_[5] ),
        .I5(buff3_reg__5_n_66),
        .O(\buff4[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_2 
       (.I0(\buff3_reg_n_0_[11] ),
        .I1(buff3_reg__3_n_94),
        .I2(buff3_reg__5_n_60),
        .O(\buff4[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_3 
       (.I0(\buff3_reg_n_0_[10] ),
        .I1(buff3_reg__3_n_95),
        .I2(buff3_reg__5_n_61),
        .O(\buff4[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_4 
       (.I0(\buff3_reg_n_0_[9] ),
        .I1(buff3_reg__3_n_96),
        .I2(buff3_reg__5_n_62),
        .O(\buff4[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_5 
       (.I0(\buff3_reg_n_0_[8] ),
        .I1(buff3_reg__3_n_97),
        .I2(buff3_reg__5_n_63),
        .O(\buff4[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_6 
       (.I0(buff3_reg__5_n_60),
        .I1(buff3_reg__3_n_94),
        .I2(\buff3_reg_n_0_[11] ),
        .I3(buff3_reg__3_n_93),
        .I4(\buff3_reg_n_0_[12] ),
        .I5(buff3_reg__5_n_59),
        .O(\buff4[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_7 
       (.I0(buff3_reg__5_n_61),
        .I1(buff3_reg__3_n_95),
        .I2(\buff3_reg_n_0_[10] ),
        .I3(buff3_reg__3_n_94),
        .I4(\buff3_reg_n_0_[11] ),
        .I5(buff3_reg__5_n_60),
        .O(\buff4[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_8 
       (.I0(buff3_reg__5_n_62),
        .I1(buff3_reg__3_n_96),
        .I2(\buff3_reg_n_0_[9] ),
        .I3(buff3_reg__3_n_95),
        .I4(\buff3_reg_n_0_[10] ),
        .I5(buff3_reg__5_n_61),
        .O(\buff4[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_9 
       (.I0(buff3_reg__5_n_63),
        .I1(buff3_reg__3_n_97),
        .I2(\buff3_reg_n_0_[8] ),
        .I3(buff3_reg__3_n_96),
        .I4(\buff3_reg_n_0_[9] ),
        .I5(buff3_reg__5_n_62),
        .O(\buff4[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_2__0 
       (.I0(\buff3_reg_n_0_[14] ),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[15] ),
        .I3(buff3_reg__3_n_90),
        .O(\buff4[84]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_3__0 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_91),
        .O(\buff4[84]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff4[84]_i_4 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(buff3_reg__5_n_58),
        .O(\buff4[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[84]_i_5 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_6 
       (.I0(buff3_reg__3_n_91),
        .I1(\buff3_reg_n_0_[14] ),
        .I2(buff3_reg__3_n_89),
        .I3(\buff3_reg_n_0_[16] ),
        .I4(buff3_reg__3_n_90),
        .I5(\buff3_reg_n_0_[15] ),
        .O(\buff4[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_7 
       (.I0(buff3_reg__3_n_92),
        .I1(\buff3_reg_n_0_[13] ),
        .I2(buff3_reg__3_n_90),
        .I3(\buff3_reg_n_0_[15] ),
        .I4(buff3_reg__3_n_91),
        .I5(\buff3_reg_n_0_[14] ),
        .O(\buff4[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff4[84]_i_8 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_92),
        .I4(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff4[84]_i_9__0 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .I3(buff3_reg__5_n_59),
        .I4(buff3_reg__3_n_93),
        .I5(\buff3_reg_n_0_[12] ),
        .O(\buff4[84]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_2__0 
       (.I0(buff3_reg__0_n_104),
        .I1(buff3_reg__3_n_87),
        .I2(buff3_reg__0_n_103),
        .I3(buff3_reg__3_n_86),
        .O(\buff4[88]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_3__0 
       (.I0(buff3_reg__0_n_105),
        .I1(buff3_reg__3_n_88),
        .I2(buff3_reg__0_n_104),
        .I3(buff3_reg__3_n_87),
        .O(\buff4[88]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_4__0 
       (.I0(\buff3_reg_n_0_[16] ),
        .I1(buff3_reg__3_n_89),
        .I2(buff3_reg__0_n_105),
        .I3(buff3_reg__3_n_88),
        .O(\buff4[88]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_5__0 
       (.I0(\buff3_reg_n_0_[15] ),
        .I1(buff3_reg__3_n_90),
        .I2(\buff3_reg_n_0_[16] ),
        .I3(buff3_reg__3_n_89),
        .O(\buff4[88]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_6 
       (.I0(buff3_reg__3_n_87),
        .I1(buff3_reg__0_n_104),
        .I2(buff3_reg__3_n_85),
        .I3(buff3_reg__0_n_102),
        .I4(buff3_reg__3_n_86),
        .I5(buff3_reg__0_n_103),
        .O(\buff4[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_7 
       (.I0(buff3_reg__3_n_88),
        .I1(buff3_reg__0_n_105),
        .I2(buff3_reg__3_n_86),
        .I3(buff3_reg__0_n_103),
        .I4(buff3_reg__3_n_87),
        .I5(buff3_reg__0_n_104),
        .O(\buff4[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_8 
       (.I0(buff3_reg__3_n_89),
        .I1(\buff3_reg_n_0_[16] ),
        .I2(buff3_reg__3_n_87),
        .I3(buff3_reg__0_n_104),
        .I4(buff3_reg__3_n_88),
        .I5(buff3_reg__0_n_105),
        .O(\buff4[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_9 
       (.I0(buff3_reg__3_n_90),
        .I1(\buff3_reg_n_0_[15] ),
        .I2(buff3_reg__3_n_88),
        .I3(buff3_reg__0_n_105),
        .I4(buff3_reg__3_n_89),
        .I5(\buff3_reg_n_0_[16] ),
        .O(\buff4[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_2__0 
       (.I0(buff3_reg__0_n_100),
        .I1(buff3_reg__3_n_83),
        .I2(buff3_reg__0_n_99),
        .I3(buff3_reg__3_n_82),
        .O(\buff4[92]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_3__0 
       (.I0(buff3_reg__0_n_101),
        .I1(buff3_reg__3_n_84),
        .I2(buff3_reg__0_n_100),
        .I3(buff3_reg__3_n_83),
        .O(\buff4[92]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_4__0 
       (.I0(buff3_reg__0_n_102),
        .I1(buff3_reg__3_n_85),
        .I2(buff3_reg__0_n_101),
        .I3(buff3_reg__3_n_84),
        .O(\buff4[92]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_5__0 
       (.I0(buff3_reg__0_n_103),
        .I1(buff3_reg__3_n_86),
        .I2(buff3_reg__0_n_102),
        .I3(buff3_reg__3_n_85),
        .O(\buff4[92]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_6 
       (.I0(buff3_reg__3_n_83),
        .I1(buff3_reg__0_n_100),
        .I2(buff3_reg__3_n_81),
        .I3(buff3_reg__0_n_98),
        .I4(buff3_reg__3_n_82),
        .I5(buff3_reg__0_n_99),
        .O(\buff4[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_7 
       (.I0(buff3_reg__3_n_84),
        .I1(buff3_reg__0_n_101),
        .I2(buff3_reg__3_n_82),
        .I3(buff3_reg__0_n_99),
        .I4(buff3_reg__3_n_83),
        .I5(buff3_reg__0_n_100),
        .O(\buff4[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_8 
       (.I0(buff3_reg__3_n_85),
        .I1(buff3_reg__0_n_102),
        .I2(buff3_reg__3_n_83),
        .I3(buff3_reg__0_n_100),
        .I4(buff3_reg__3_n_84),
        .I5(buff3_reg__0_n_101),
        .O(\buff4[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_9 
       (.I0(buff3_reg__3_n_86),
        .I1(buff3_reg__0_n_103),
        .I2(buff3_reg__3_n_84),
        .I3(buff3_reg__0_n_101),
        .I4(buff3_reg__3_n_85),
        .I5(buff3_reg__0_n_102),
        .O(\buff4[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_2__0 
       (.I0(buff3_reg__0_n_96),
        .I1(buff3_reg__3_n_79),
        .I2(buff3_reg__0_n_95),
        .I3(buff3_reg__3_n_78),
        .O(\buff4[96]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_3__0 
       (.I0(buff3_reg__0_n_97),
        .I1(buff3_reg__3_n_80),
        .I2(buff3_reg__0_n_96),
        .I3(buff3_reg__3_n_79),
        .O(\buff4[96]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_4__0 
       (.I0(buff3_reg__0_n_98),
        .I1(buff3_reg__3_n_81),
        .I2(buff3_reg__0_n_97),
        .I3(buff3_reg__3_n_80),
        .O(\buff4[96]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_5__0 
       (.I0(buff3_reg__0_n_99),
        .I1(buff3_reg__3_n_82),
        .I2(buff3_reg__0_n_98),
        .I3(buff3_reg__3_n_81),
        .O(\buff4[96]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_6 
       (.I0(buff3_reg__3_n_79),
        .I1(buff3_reg__0_n_96),
        .I2(buff3_reg__3_n_77),
        .I3(buff3_reg__0_n_94),
        .I4(buff3_reg__3_n_78),
        .I5(buff3_reg__0_n_95),
        .O(\buff4[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_7 
       (.I0(buff3_reg__3_n_80),
        .I1(buff3_reg__0_n_97),
        .I2(buff3_reg__3_n_78),
        .I3(buff3_reg__0_n_95),
        .I4(buff3_reg__3_n_79),
        .I5(buff3_reg__0_n_96),
        .O(\buff4[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_8 
       (.I0(buff3_reg__3_n_81),
        .I1(buff3_reg__0_n_98),
        .I2(buff3_reg__3_n_79),
        .I3(buff3_reg__0_n_96),
        .I4(buff3_reg__3_n_80),
        .I5(buff3_reg__0_n_97),
        .O(\buff4[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_9 
       (.I0(buff3_reg__3_n_82),
        .I1(buff3_reg__0_n_99),
        .I2(buff3_reg__3_n_80),
        .I3(buff3_reg__0_n_97),
        .I4(buff3_reg__3_n_81),
        .I5(buff3_reg__0_n_98),
        .O(\buff4[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0__0_n_0 ),
        .Q(D[0]));
  FDRE \buff4_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [100]),
        .Q(Q[39]),
        .R(1'b0));
  CARRY4 \buff4_reg[100]_i_1 
       (.CI(\buff4_reg[96]_i_1_n_0 ),
        .CO({\buff4_reg[100]_i_1_n_0 ,\buff4_reg[100]_i_1_n_1 ,\buff4_reg[100]_i_1_n_2 ,\buff4_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[100]_i_2__0_n_0 ,\buff4[100]_i_3__0_n_0 ,\buff4[100]_i_4__0_n_0 ,\buff4[100]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [100:97]),
        .S({\buff4[100]_i_6_n_0 ,\buff4[100]_i_7_n_0 ,\buff4[100]_i_8_n_0 ,\buff4[100]_i_9_n_0 }));
  FDRE \buff4_reg[101] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [101]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \buff4_reg[102] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [102]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \buff4_reg[103] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [103]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \buff4_reg[104] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [104]),
        .Q(Q[43]),
        .R(1'b0));
  CARRY4 \buff4_reg[104]_i_1 
       (.CI(\buff4_reg[100]_i_1_n_0 ),
        .CO({\buff4_reg[104]_i_1_n_0 ,\buff4_reg[104]_i_1_n_1 ,\buff4_reg[104]_i_1_n_2 ,\buff4_reg[104]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[104]_i_2__0_n_0 ,\buff4[104]_i_3__0_n_0 ,\buff4[104]_i_4__0_n_0 ,\buff4[104]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [104:101]),
        .S({\buff4[104]_i_6_n_0 ,\buff4[104]_i_7_n_0 ,\buff4[104]_i_8_n_0 ,\buff4[104]_i_9_n_0 }));
  FDRE \buff4_reg[105] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [105]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \buff4_reg[106] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [106]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \buff4_reg[107] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [107]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \buff4_reg[108] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [108]),
        .Q(Q[47]),
        .R(1'b0));
  CARRY4 \buff4_reg[108]_i_1 
       (.CI(\buff4_reg[104]_i_1_n_0 ),
        .CO({\buff4_reg[108]_i_1_n_0 ,\buff4_reg[108]_i_1_n_1 ,\buff4_reg[108]_i_1_n_2 ,\buff4_reg[108]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[108]_i_2__0_n_0 ,\buff4[108]_i_3__0_n_0 ,\buff4[108]_i_4__0_n_0 ,\buff4[108]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [108:105]),
        .S({\buff4[108]_i_6_n_0 ,\buff4[108]_i_7_n_0 ,\buff4[108]_i_8_n_0 ,\buff4[108]_i_9_n_0 }));
  FDRE \buff4_reg[109] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [109]),
        .Q(Q[48]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0__0_n_0 ),
        .Q(D[10]));
  FDRE \buff4_reg[110] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [110]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \buff4_reg[111] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [111]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \buff4_reg[112] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [112]),
        .Q(Q[51]),
        .R(1'b0));
  CARRY4 \buff4_reg[112]_i_1 
       (.CI(\buff4_reg[108]_i_1_n_0 ),
        .CO({\buff4_reg[112]_i_1_n_0 ,\buff4_reg[112]_i_1_n_1 ,\buff4_reg[112]_i_1_n_2 ,\buff4_reg[112]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[112]_i_2__0_n_0 ,\buff4[112]_i_3__0_n_0 ,\buff4[112]_i_4__0_n_0 ,\buff4[112]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [112:109]),
        .S({\buff4[112]_i_6_n_0 ,\buff4[112]_i_7_n_0 ,\buff4[112]_i_8_n_0 ,\buff4[112]_i_9_n_0 }));
  FDRE \buff4_reg[113] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [113]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \buff4_reg[114] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [114]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \buff4_reg[115] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [115]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \buff4_reg[116] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [116]),
        .Q(Q[55]),
        .R(1'b0));
  CARRY4 \buff4_reg[116]_i_1 
       (.CI(\buff4_reg[112]_i_1_n_0 ),
        .CO({\buff4_reg[116]_i_1_n_0 ,\buff4_reg[116]_i_1_n_1 ,\buff4_reg[116]_i_1_n_2 ,\buff4_reg[116]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[116]_i_2_n_0 ,\buff4[116]_i_3__0_n_0 ,\buff4[116]_i_4__0_n_0 ,\buff4[116]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [116:113]),
        .S({\buff4[116]_i_6__0_n_0 ,\buff4[116]_i_7__0_n_0 ,\buff4[116]_i_8_n_0 ,\buff4[116]_i_9_n_0 }));
  FDRE \buff4_reg[117] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [117]),
        .Q(Q[56]),
        .R(1'b0));
  CARRY4 \buff4_reg[117]_i_1 
       (.CI(\buff4_reg[116]_i_1_n_0 ),
        .CO(\NLW_buff4_reg[117]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff4_reg[117]_i_1_O_UNCONNECTED [3:1],\^buff3_reg__0 [117]}),
        .S({1'b0,1'b0,1'b0,\buff4[117]_i_2_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0__0_n_0 ),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[17]_srl2 " *) 
  SRL16E \buff4_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[0]__1__0_n_0 ),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[18]_srl2 " *) 
  SRL16E \buff4_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[1]__1__0_n_0 ),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[19]_srl2 " *) 
  SRL16E \buff4_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[2]__1__0_n_0 ),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0__0_n_0 ),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[20]_srl2 " *) 
  SRL16E \buff4_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[3]__1__0_n_0 ),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[21]_srl2 " *) 
  SRL16E \buff4_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[4]__1__0_n_0 ),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[22]_srl2 " *) 
  SRL16E \buff4_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[5]__1__0_n_0 ),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[23]_srl2 " *) 
  SRL16E \buff4_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[6]__1__0_n_0 ),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[24]_srl2 " *) 
  SRL16E \buff4_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[7]__1__0_n_0 ),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[25]_srl2 " *) 
  SRL16E \buff4_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[8]__1__0_n_0 ),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[26]_srl2 " *) 
  SRL16E \buff4_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[9]__1__0_n_0 ),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[27]_srl2 " *) 
  SRL16E \buff4_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[10]__1__0_n_0 ),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[28]_srl2 " *) 
  SRL16E \buff4_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[11]__1__0_n_0 ),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[29]_srl2 " *) 
  SRL16E \buff4_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[12]__1__0_n_0 ),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0__0_n_0 ),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[30]_srl2 " *) 
  SRL16E \buff4_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[13]__1__0_n_0 ),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[31]_srl2 " *) 
  SRL16E \buff4_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[14]__1__0_n_0 ),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[32]_srl2 " *) 
  SRL16E \buff4_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[15]__1__0_n_0 ),
        .Q(D[32]));
  FDRE \buff4_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff4_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff4_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff4_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff4_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff4_reg[36]_i_1_n_0 ,\buff4_reg[36]_i_1_n_1 ,\buff4_reg[36]_i_1_n_2 ,\buff4_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105,1'b0}),
        .O(\^buff3_reg__0 [36:33]),
        .S({\buff4[36]_i_2_n_0 ,\buff4[36]_i_3_n_0 ,\buff4[36]_i_4_n_0 ,\buff3_reg[16]__3_n_0 }));
  FDRE \buff4_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff4_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff4_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0__0_n_0 ),
        .Q(D[3]));
  FDRE \buff4_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff4_reg[40]_i_1 
       (.CI(\buff4_reg[36]_i_1_n_0 ),
        .CO({\buff4_reg[40]_i_1_n_0 ,\buff4_reg[40]_i_1_n_1 ,\buff4_reg[40]_i_1_n_2 ,\buff4_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102}),
        .O(\^buff3_reg__0 [40:37]),
        .S({\buff4[40]_i_2_n_0 ,\buff4[40]_i_3_n_0 ,\buff4[40]_i_4_n_0 ,\buff4[40]_i_5_n_0 }));
  FDRE \buff4_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff4_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff4_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff4_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff4_reg[44]_i_1 
       (.CI(\buff4_reg[40]_i_1_n_0 ),
        .CO({\buff4_reg[44]_i_1_n_0 ,\buff4_reg[44]_i_1_n_1 ,\buff4_reg[44]_i_1_n_2 ,\buff4_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98}),
        .O(\^buff3_reg__0 [44:41]),
        .S({\buff4[44]_i_2_n_0 ,\buff4[44]_i_3_n_0 ,\buff4[44]_i_4_n_0 ,\buff4[44]_i_5_n_0 }));
  FDRE \buff4_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff4_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff4_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff4_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff4_reg[48]_i_1 
       (.CI(\buff4_reg[44]_i_1_n_0 ),
        .CO({\buff4_reg[48]_i_1_n_0 ,\buff4_reg[48]_i_1_n_1 ,\buff4_reg[48]_i_1_n_2 ,\buff4_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94}),
        .O(\^buff3_reg__0 [48:45]),
        .S({\buff4[48]_i_2_n_0 ,\buff4[48]_i_3_n_0 ,\buff4[48]_i_4_n_0 ,\buff4[48]_i_5_n_0 }));
  FDRE \buff4_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0__0_n_0 ),
        .Q(D[4]));
  FDRE \buff4_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff4_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff4_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff4_reg[52]_i_1 
       (.CI(\buff4_reg[48]_i_1_n_0 ),
        .CO({\buff4_reg[52]_i_1_n_0 ,\buff4_reg[52]_i_1_n_1 ,\buff4_reg[52]_i_1_n_2 ,\buff4_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90}),
        .O(\^buff3_reg__0 [52:49]),
        .S({\buff4[52]_i_2_n_0 ,\buff4[52]_i_3_n_0 ,\buff4[52]_i_4_n_0 ,\buff4[52]_i_5_n_0 }));
  FDRE \buff4_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff4_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff4_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff4_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff4_reg[56]_i_1 
       (.CI(\buff4_reg[52]_i_1_n_0 ),
        .CO({\buff4_reg[56]_i_1_n_0 ,\buff4_reg[56]_i_1_n_1 ,\buff4_reg[56]_i_1_n_2 ,\buff4_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86}),
        .O(\^buff3_reg__0 [56:53]),
        .S({\buff4[56]_i_2_n_0 ,\buff4[56]_i_3_n_0 ,\buff4[56]_i_4_n_0 ,\buff4[56]_i_5_n_0 }));
  FDRE \buff4_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff4_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff4_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0__0_n_0 ),
        .Q(D[5]));
  FDRE \buff4_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff4_reg[60]_i_1 
       (.CI(\buff4_reg[56]_i_1_n_0 ),
        .CO({\buff4_reg[60]_i_1_n_0 ,\buff4_reg[60]_i_1_n_1 ,\buff4_reg[60]_i_1_n_2 ,\buff4_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82}),
        .O(\^buff3_reg__0 [60:57]),
        .S({\buff4[60]_i_2_n_0 ,\buff4[60]_i_3_n_0 ,\buff4[60]_i_4_n_0 ,\buff4[60]_i_5_n_0 }));
  FDRE \buff4_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [61]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff4_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [62]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff4_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [63]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff4_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [64]),
        .Q(Q[3]),
        .R(1'b0));
  CARRY4 \buff4_reg[64]_i_1 
       (.CI(\buff4_reg[60]_i_1_n_0 ),
        .CO({\buff4_reg[64]_i_1_n_0 ,\buff4_reg[64]_i_1_n_1 ,\buff4_reg[64]_i_1_n_2 ,\buff4_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78}),
        .O(\^buff3_reg__0 [64:61]),
        .S({\buff4[64]_i_2_n_0 ,\buff4[64]_i_3_n_0 ,\buff4[64]_i_4_n_0 ,\buff4[64]_i_5_n_0 }));
  FDRE \buff4_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [65]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff4_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [66]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff4_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [67]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff4_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [68]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 \buff4_reg[68]_i_1 
       (.CI(\buff4_reg[64]_i_1_n_0 ),
        .CO({\buff4_reg[68]_i_1_n_0 ,\buff4_reg[68]_i_1_n_1 ,\buff4_reg[68]_i_1_n_2 ,\buff4_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74}),
        .O(\^buff3_reg__0 [68:65]),
        .S({\buff4[68]_i_2_n_0 ,\buff4[68]_i_3_n_0 ,\buff4[68]_i_4_n_0 ,\buff4[68]_i_5_n_0 }));
  FDRE \buff4_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [69]),
        .Q(Q[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0__0_n_0 ),
        .Q(D[6]));
  FDRE \buff4_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [70]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff4_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [71]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff4_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [72]),
        .Q(Q[11]),
        .R(1'b0));
  CARRY4 \buff4_reg[72]_i_1 
       (.CI(\buff4_reg[68]_i_1_n_0 ),
        .CO({\buff4_reg[72]_i_1_n_0 ,\buff4_reg[72]_i_1_n_1 ,\buff4_reg[72]_i_1_n_2 ,\buff4_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[72]_i_2_n_0 ,\buff4[72]_i_3_n_0 ,\buff4[72]_i_4_n_0 ,\buff4[72]_i_5_n_0 }),
        .O(\^buff3_reg__0 [72:69]),
        .S({\buff4[72]_i_6_n_0 ,\buff4[72]_i_7_n_0 ,\buff4[72]_i_8_n_0 ,\buff4[72]_i_9_n_0 }));
  FDRE \buff4_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [73]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff4_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [74]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff4_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [75]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff4_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [76]),
        .Q(Q[15]),
        .R(1'b0));
  CARRY4 \buff4_reg[76]_i_1 
       (.CI(\buff4_reg[72]_i_1_n_0 ),
        .CO({\buff4_reg[76]_i_1_n_0 ,\buff4_reg[76]_i_1_n_1 ,\buff4_reg[76]_i_1_n_2 ,\buff4_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[76]_i_2_n_0 ,\buff4[76]_i_3_n_0 ,\buff4[76]_i_4_n_0 ,\buff4[76]_i_5_n_0 }),
        .O(\^buff3_reg__0 [76:73]),
        .S({\buff4[76]_i_6_n_0 ,\buff4[76]_i_7_n_0 ,\buff4[76]_i_8_n_0 ,\buff4[76]_i_9_n_0 }));
  FDRE \buff4_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [77]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff4_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [78]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff4_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [79]),
        .Q(Q[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0__0_n_0 ),
        .Q(D[7]));
  FDRE \buff4_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [80]),
        .Q(Q[19]),
        .R(1'b0));
  CARRY4 \buff4_reg[80]_i_1 
       (.CI(\buff4_reg[76]_i_1_n_0 ),
        .CO({\buff4_reg[80]_i_1_n_0 ,\buff4_reg[80]_i_1_n_1 ,\buff4_reg[80]_i_1_n_2 ,\buff4_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[80]_i_2_n_0 ,\buff4[80]_i_3_n_0 ,\buff4[80]_i_4_n_0 ,\buff4[80]_i_5_n_0 }),
        .O(\^buff3_reg__0 [80:77]),
        .S({\buff4[80]_i_6_n_0 ,\buff4[80]_i_7_n_0 ,\buff4[80]_i_8_n_0 ,\buff4[80]_i_9_n_0 }));
  FDRE \buff4_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [81]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff4_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [82]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff4_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [83]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff4_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [84]),
        .Q(Q[23]),
        .R(1'b0));
  CARRY4 \buff4_reg[84]_i_1 
       (.CI(\buff4_reg[80]_i_1_n_0 ),
        .CO({\buff4_reg[84]_i_1_n_0 ,\buff4_reg[84]_i_1_n_1 ,\buff4_reg[84]_i_1_n_2 ,\buff4_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[84]_i_2__0_n_0 ,\buff4[84]_i_3__0_n_0 ,\buff4[84]_i_4_n_0 ,\buff4[84]_i_5_n_0 }),
        .O(\^buff3_reg__0 [84:81]),
        .S({\buff4[84]_i_6_n_0 ,\buff4[84]_i_7_n_0 ,\buff4[84]_i_8_n_0 ,\buff4[84]_i_9__0_n_0 }));
  FDRE \buff4_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [85]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff4_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [86]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff4_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [87]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff4_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [88]),
        .Q(Q[27]),
        .R(1'b0));
  CARRY4 \buff4_reg[88]_i_1 
       (.CI(\buff4_reg[84]_i_1_n_0 ),
        .CO({\buff4_reg[88]_i_1_n_0 ,\buff4_reg[88]_i_1_n_1 ,\buff4_reg[88]_i_1_n_2 ,\buff4_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[88]_i_2__0_n_0 ,\buff4[88]_i_3__0_n_0 ,\buff4[88]_i_4__0_n_0 ,\buff4[88]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [88:85]),
        .S({\buff4[88]_i_6_n_0 ,\buff4[88]_i_7_n_0 ,\buff4[88]_i_8_n_0 ,\buff4[88]_i_9_n_0 }));
  FDRE \buff4_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [89]),
        .Q(Q[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0__0_n_0 ),
        .Q(D[8]));
  FDRE \buff4_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [90]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff4_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [91]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff4_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [92]),
        .Q(Q[31]),
        .R(1'b0));
  CARRY4 \buff4_reg[92]_i_1 
       (.CI(\buff4_reg[88]_i_1_n_0 ),
        .CO({\buff4_reg[92]_i_1_n_0 ,\buff4_reg[92]_i_1_n_1 ,\buff4_reg[92]_i_1_n_2 ,\buff4_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[92]_i_2__0_n_0 ,\buff4[92]_i_3__0_n_0 ,\buff4[92]_i_4__0_n_0 ,\buff4[92]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [92:89]),
        .S({\buff4[92]_i_6_n_0 ,\buff4[92]_i_7_n_0 ,\buff4[92]_i_8_n_0 ,\buff4[92]_i_9_n_0 }));
  FDRE \buff4_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [93]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \buff4_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [94]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \buff4_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [95]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \buff4_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [96]),
        .Q(Q[35]),
        .R(1'b0));
  CARRY4 \buff4_reg[96]_i_1 
       (.CI(\buff4_reg[92]_i_1_n_0 ),
        .CO({\buff4_reg[96]_i_1_n_0 ,\buff4_reg[96]_i_1_n_1 ,\buff4_reg[96]_i_1_n_2 ,\buff4_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[96]_i_2__0_n_0 ,\buff4[96]_i_3__0_n_0 ,\buff4[96]_i_4__0_n_0 ,\buff4[96]_i_5__0_n_0 }),
        .O(\^buff3_reg__0 [96:93]),
        .S({\buff4[96]_i_6_n_0 ,\buff4[96]_i_7_n_0 ,\buff4[96]_i_8_n_0 ,\buff4[96]_i_9_n_0 }));
  FDRE \buff4_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [97]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \buff4_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [98]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \buff4_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [99]),
        .Q(Q[38]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_59s_61nfYi_MulnS_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_59s_61nfYi_MulnS_4_17
   (D,
    Q,
    in0,
    grp_fu_240_ce,
    ap_clk);
  output [60:0]D;
  output [56:0]Q;
  input [58:0]in0;
  input grp_fu_240_ce;
  input ap_clk;

  wire [60:0]D;
  wire [56:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[51] ;
  wire \b_reg0_reg_n_0_[52] ;
  wire \b_reg0_reg_n_0_[53] ;
  wire \b_reg0_reg_n_0_[54] ;
  wire \b_reg0_reg_n_0_[55] ;
  wire \b_reg0_reg_n_0_[56] ;
  wire \b_reg0_reg_n_0_[57] ;
  wire \b_reg0_reg_n_0_[58] ;
  wire \b_reg0_reg_n_0_[59] ;
  wire \b_reg0_reg_n_0_[60] ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0__0_n_0 ;
  wire \buff1_reg[10]__0__0_n_0 ;
  wire \buff1_reg[11]__0__0_n_0 ;
  wire \buff1_reg[12]__0__0_n_0 ;
  wire \buff1_reg[13]__0__0_n_0 ;
  wire \buff1_reg[14]__0__0_n_0 ;
  wire \buff1_reg[15]__0__0_n_0 ;
  wire \buff1_reg[16]__0__0_n_0 ;
  wire \buff1_reg[1]__0__0_n_0 ;
  wire \buff1_reg[2]__0__0_n_0 ;
  wire \buff1_reg[3]__0__0_n_0 ;
  wire \buff1_reg[4]__0__0_n_0 ;
  wire \buff1_reg[5]__0__0_n_0 ;
  wire \buff1_reg[6]__0__0_n_0 ;
  wire \buff1_reg[7]__0__0_n_0 ;
  wire \buff1_reg[8]__0__0_n_0 ;
  wire \buff1_reg[9]__0__0_n_0 ;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff1_reg__2_n_106;
  wire buff1_reg__2_n_107;
  wire buff1_reg__2_n_108;
  wire buff1_reg__2_n_109;
  wire buff1_reg__2_n_110;
  wire buff1_reg__2_n_111;
  wire buff1_reg__2_n_112;
  wire buff1_reg__2_n_113;
  wire buff1_reg__2_n_114;
  wire buff1_reg__2_n_115;
  wire buff1_reg__2_n_116;
  wire buff1_reg__2_n_117;
  wire buff1_reg__2_n_118;
  wire buff1_reg__2_n_119;
  wire buff1_reg__2_n_120;
  wire buff1_reg__2_n_121;
  wire buff1_reg__2_n_122;
  wire buff1_reg__2_n_123;
  wire buff1_reg__2_n_124;
  wire buff1_reg__2_n_125;
  wire buff1_reg__2_n_126;
  wire buff1_reg__2_n_127;
  wire buff1_reg__2_n_128;
  wire buff1_reg__2_n_129;
  wire buff1_reg__2_n_130;
  wire buff1_reg__2_n_131;
  wire buff1_reg__2_n_132;
  wire buff1_reg__2_n_133;
  wire buff1_reg__2_n_134;
  wire buff1_reg__2_n_135;
  wire buff1_reg__2_n_136;
  wire buff1_reg__2_n_137;
  wire buff1_reg__2_n_138;
  wire buff1_reg__2_n_139;
  wire buff1_reg__2_n_140;
  wire buff1_reg__2_n_141;
  wire buff1_reg__2_n_142;
  wire buff1_reg__2_n_143;
  wire buff1_reg__2_n_144;
  wire buff1_reg__2_n_145;
  wire buff1_reg__2_n_146;
  wire buff1_reg__2_n_147;
  wire buff1_reg__2_n_148;
  wire buff1_reg__2_n_149;
  wire buff1_reg__2_n_150;
  wire buff1_reg__2_n_151;
  wire buff1_reg__2_n_152;
  wire buff1_reg__2_n_153;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire \buff2_reg[0]__1__0_n_0 ;
  wire \buff2_reg[10]__1__0_n_0 ;
  wire \buff2_reg[11]__1__0_n_0 ;
  wire \buff2_reg[12]__1__0_n_0 ;
  wire \buff2_reg[13]__1__0_n_0 ;
  wire \buff2_reg[14]__1__0_n_0 ;
  wire \buff2_reg[15]__1__0_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1__0_n_0 ;
  wire \buff2_reg[2]__1__0_n_0 ;
  wire \buff2_reg[3]__1__0_n_0 ;
  wire \buff2_reg[4]__1__0_n_0 ;
  wire \buff2_reg[5]__1__0_n_0 ;
  wire \buff2_reg[6]__1__0_n_0 ;
  wire \buff2_reg[7]__1__0_n_0 ;
  wire \buff2_reg[8]__1__0_n_0 ;
  wire \buff2_reg[9]__1__0_n_0 ;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire buff2_reg__3_n_106;
  wire buff2_reg__3_n_107;
  wire buff2_reg__3_n_108;
  wire buff2_reg__3_n_109;
  wire buff2_reg__3_n_110;
  wire buff2_reg__3_n_111;
  wire buff2_reg__3_n_112;
  wire buff2_reg__3_n_113;
  wire buff2_reg__3_n_114;
  wire buff2_reg__3_n_115;
  wire buff2_reg__3_n_116;
  wire buff2_reg__3_n_117;
  wire buff2_reg__3_n_118;
  wire buff2_reg__3_n_119;
  wire buff2_reg__3_n_120;
  wire buff2_reg__3_n_121;
  wire buff2_reg__3_n_122;
  wire buff2_reg__3_n_123;
  wire buff2_reg__3_n_124;
  wire buff2_reg__3_n_125;
  wire buff2_reg__3_n_126;
  wire buff2_reg__3_n_127;
  wire buff2_reg__3_n_128;
  wire buff2_reg__3_n_129;
  wire buff2_reg__3_n_130;
  wire buff2_reg__3_n_131;
  wire buff2_reg__3_n_132;
  wire buff2_reg__3_n_133;
  wire buff2_reg__3_n_134;
  wire buff2_reg__3_n_135;
  wire buff2_reg__3_n_136;
  wire buff2_reg__3_n_137;
  wire buff2_reg__3_n_138;
  wire buff2_reg__3_n_139;
  wire buff2_reg__3_n_140;
  wire buff2_reg__3_n_141;
  wire buff2_reg__3_n_142;
  wire buff2_reg__3_n_143;
  wire buff2_reg__3_n_144;
  wire buff2_reg__3_n_145;
  wire buff2_reg__3_n_146;
  wire buff2_reg__3_n_147;
  wire buff2_reg__3_n_148;
  wire buff2_reg__3_n_149;
  wire buff2_reg__3_n_150;
  wire buff2_reg__3_n_151;
  wire buff2_reg__3_n_152;
  wire buff2_reg__3_n_153;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire \buff3_reg[0]__0_n_0 ;
  wire \buff3_reg[0]__1_n_0 ;
  wire \buff3_reg[10]__0_n_0 ;
  wire \buff3_reg[10]__1_n_0 ;
  wire \buff3_reg[11]__0_n_0 ;
  wire \buff3_reg[11]__1_n_0 ;
  wire \buff3_reg[12]__0_n_0 ;
  wire \buff3_reg[12]__1_n_0 ;
  wire \buff3_reg[13]__0_n_0 ;
  wire \buff3_reg[13]__1_n_0 ;
  wire \buff3_reg[14]__0_n_0 ;
  wire \buff3_reg[14]__1_n_0 ;
  wire \buff3_reg[15]__0_n_0 ;
  wire \buff3_reg[15]__1_n_0 ;
  wire \buff3_reg[16]__0_n_0 ;
  wire \buff3_reg[16]__1_n_0 ;
  wire \buff3_reg[16]__3_n_0 ;
  wire \buff3_reg[1]__0_n_0 ;
  wire \buff3_reg[1]__1_n_0 ;
  wire \buff3_reg[2]__0_n_0 ;
  wire \buff3_reg[2]__1_n_0 ;
  wire \buff3_reg[3]__0_n_0 ;
  wire \buff3_reg[3]__1_n_0 ;
  wire \buff3_reg[4]__0_n_0 ;
  wire \buff3_reg[4]__1_n_0 ;
  wire \buff3_reg[5]__0_n_0 ;
  wire \buff3_reg[5]__1_n_0 ;
  wire \buff3_reg[6]__0_n_0 ;
  wire \buff3_reg[6]__1_n_0 ;
  wire \buff3_reg[7]__0_n_0 ;
  wire \buff3_reg[7]__1_n_0 ;
  wire \buff3_reg[8]__0_n_0 ;
  wire \buff3_reg[8]__1_n_0 ;
  wire \buff3_reg[9]__0_n_0 ;
  wire \buff3_reg[9]__1_n_0 ;
  wire [117:33]\^buff3_reg__0 ;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff3_reg__3_n_100;
  wire buff3_reg__3_n_101;
  wire buff3_reg__3_n_102;
  wire buff3_reg__3_n_103;
  wire buff3_reg__3_n_104;
  wire buff3_reg__3_n_105;
  wire buff3_reg__3_n_58;
  wire buff3_reg__3_n_59;
  wire buff3_reg__3_n_60;
  wire buff3_reg__3_n_61;
  wire buff3_reg__3_n_62;
  wire buff3_reg__3_n_63;
  wire buff3_reg__3_n_64;
  wire buff3_reg__3_n_65;
  wire buff3_reg__3_n_66;
  wire buff3_reg__3_n_67;
  wire buff3_reg__3_n_68;
  wire buff3_reg__3_n_69;
  wire buff3_reg__3_n_70;
  wire buff3_reg__3_n_71;
  wire buff3_reg__3_n_72;
  wire buff3_reg__3_n_73;
  wire buff3_reg__3_n_74;
  wire buff3_reg__3_n_75;
  wire buff3_reg__3_n_76;
  wire buff3_reg__3_n_77;
  wire buff3_reg__3_n_78;
  wire buff3_reg__3_n_79;
  wire buff3_reg__3_n_80;
  wire buff3_reg__3_n_81;
  wire buff3_reg__3_n_82;
  wire buff3_reg__3_n_83;
  wire buff3_reg__3_n_84;
  wire buff3_reg__3_n_85;
  wire buff3_reg__3_n_86;
  wire buff3_reg__3_n_87;
  wire buff3_reg__3_n_88;
  wire buff3_reg__3_n_89;
  wire buff3_reg__3_n_90;
  wire buff3_reg__3_n_91;
  wire buff3_reg__3_n_92;
  wire buff3_reg__3_n_93;
  wire buff3_reg__3_n_94;
  wire buff3_reg__3_n_95;
  wire buff3_reg__3_n_96;
  wire buff3_reg__3_n_97;
  wire buff3_reg__3_n_98;
  wire buff3_reg__3_n_99;
  wire buff3_reg__5_n_100;
  wire buff3_reg__5_n_101;
  wire buff3_reg__5_n_102;
  wire buff3_reg__5_n_103;
  wire buff3_reg__5_n_104;
  wire buff3_reg__5_n_105;
  wire buff3_reg__5_n_58;
  wire buff3_reg__5_n_59;
  wire buff3_reg__5_n_60;
  wire buff3_reg__5_n_61;
  wire buff3_reg__5_n_62;
  wire buff3_reg__5_n_63;
  wire buff3_reg__5_n_64;
  wire buff3_reg__5_n_65;
  wire buff3_reg__5_n_66;
  wire buff3_reg__5_n_67;
  wire buff3_reg__5_n_68;
  wire buff3_reg__5_n_69;
  wire buff3_reg__5_n_70;
  wire buff3_reg__5_n_71;
  wire buff3_reg__5_n_72;
  wire buff3_reg__5_n_73;
  wire buff3_reg__5_n_74;
  wire buff3_reg__5_n_75;
  wire buff3_reg__5_n_76;
  wire buff3_reg__5_n_77;
  wire buff3_reg__5_n_78;
  wire buff3_reg__5_n_79;
  wire buff3_reg__5_n_80;
  wire buff3_reg__5_n_81;
  wire buff3_reg__5_n_82;
  wire buff3_reg__5_n_83;
  wire buff3_reg__5_n_84;
  wire buff3_reg__5_n_85;
  wire buff3_reg__5_n_86;
  wire buff3_reg__5_n_87;
  wire buff3_reg__5_n_88;
  wire buff3_reg__5_n_89;
  wire buff3_reg__5_n_90;
  wire buff3_reg__5_n_91;
  wire buff3_reg__5_n_92;
  wire buff3_reg__5_n_93;
  wire buff3_reg__5_n_94;
  wire buff3_reg__5_n_95;
  wire buff3_reg__5_n_96;
  wire buff3_reg__5_n_97;
  wire buff3_reg__5_n_98;
  wire buff3_reg__5_n_99;
  wire \buff3_reg_n_0_[0] ;
  wire \buff3_reg_n_0_[10] ;
  wire \buff3_reg_n_0_[11] ;
  wire \buff3_reg_n_0_[12] ;
  wire \buff3_reg_n_0_[13] ;
  wire \buff3_reg_n_0_[14] ;
  wire \buff3_reg_n_0_[15] ;
  wire \buff3_reg_n_0_[16] ;
  wire \buff3_reg_n_0_[1] ;
  wire \buff3_reg_n_0_[2] ;
  wire \buff3_reg_n_0_[3] ;
  wire \buff3_reg_n_0_[4] ;
  wire \buff3_reg_n_0_[5] ;
  wire \buff3_reg_n_0_[6] ;
  wire \buff3_reg_n_0_[7] ;
  wire \buff3_reg_n_0_[8] ;
  wire \buff3_reg_n_0_[9] ;
  wire \buff4[100]_i_2__1_n_0 ;
  wire \buff4[100]_i_3__1_n_0 ;
  wire \buff4[100]_i_4__1_n_0 ;
  wire \buff4[100]_i_5__1_n_0 ;
  wire \buff4[100]_i_6_n_0 ;
  wire \buff4[100]_i_7_n_0 ;
  wire \buff4[100]_i_8_n_0 ;
  wire \buff4[100]_i_9_n_0 ;
  wire \buff4[104]_i_2__1_n_0 ;
  wire \buff4[104]_i_3__1_n_0 ;
  wire \buff4[104]_i_4__1_n_0 ;
  wire \buff4[104]_i_5__1_n_0 ;
  wire \buff4[104]_i_6_n_0 ;
  wire \buff4[104]_i_7_n_0 ;
  wire \buff4[104]_i_8_n_0 ;
  wire \buff4[104]_i_9_n_0 ;
  wire \buff4[108]_i_2__1_n_0 ;
  wire \buff4[108]_i_3__1_n_0 ;
  wire \buff4[108]_i_4__1_n_0 ;
  wire \buff4[108]_i_5__1_n_0 ;
  wire \buff4[108]_i_6_n_0 ;
  wire \buff4[108]_i_7_n_0 ;
  wire \buff4[108]_i_8_n_0 ;
  wire \buff4[108]_i_9_n_0 ;
  wire \buff4[112]_i_2__1_n_0 ;
  wire \buff4[112]_i_3__1_n_0 ;
  wire \buff4[112]_i_4__1_n_0 ;
  wire \buff4[112]_i_5__1_n_0 ;
  wire \buff4[112]_i_6_n_0 ;
  wire \buff4[112]_i_7_n_0 ;
  wire \buff4[112]_i_8_n_0 ;
  wire \buff4[112]_i_9_n_0 ;
  wire \buff4[116]_i_2_n_0 ;
  wire \buff4[116]_i_3__1_n_0 ;
  wire \buff4[116]_i_4__1_n_0 ;
  wire \buff4[116]_i_5__1_n_0 ;
  wire \buff4[116]_i_6__1_n_0 ;
  wire \buff4[116]_i_7__1_n_0 ;
  wire \buff4[116]_i_8_n_0 ;
  wire \buff4[116]_i_9_n_0 ;
  wire \buff4[117]_i_2__0_n_0 ;
  wire \buff4[36]_i_2_n_0 ;
  wire \buff4[36]_i_3_n_0 ;
  wire \buff4[36]_i_4_n_0 ;
  wire \buff4[40]_i_2_n_0 ;
  wire \buff4[40]_i_3_n_0 ;
  wire \buff4[40]_i_4_n_0 ;
  wire \buff4[40]_i_5_n_0 ;
  wire \buff4[44]_i_2_n_0 ;
  wire \buff4[44]_i_3_n_0 ;
  wire \buff4[44]_i_4_n_0 ;
  wire \buff4[44]_i_5_n_0 ;
  wire \buff4[48]_i_2_n_0 ;
  wire \buff4[48]_i_3_n_0 ;
  wire \buff4[48]_i_4_n_0 ;
  wire \buff4[48]_i_5_n_0 ;
  wire \buff4[52]_i_2_n_0 ;
  wire \buff4[52]_i_3_n_0 ;
  wire \buff4[52]_i_4_n_0 ;
  wire \buff4[52]_i_5_n_0 ;
  wire \buff4[56]_i_2_n_0 ;
  wire \buff4[56]_i_3_n_0 ;
  wire \buff4[56]_i_4_n_0 ;
  wire \buff4[56]_i_5_n_0 ;
  wire \buff4[60]_i_2_n_0 ;
  wire \buff4[60]_i_3_n_0 ;
  wire \buff4[60]_i_4_n_0 ;
  wire \buff4[60]_i_5_n_0 ;
  wire \buff4[64]_i_2_n_0 ;
  wire \buff4[64]_i_3_n_0 ;
  wire \buff4[64]_i_4_n_0 ;
  wire \buff4[64]_i_5_n_0 ;
  wire \buff4[68]_i_2_n_0 ;
  wire \buff4[68]_i_3_n_0 ;
  wire \buff4[68]_i_4_n_0 ;
  wire \buff4[68]_i_5_n_0 ;
  wire \buff4[72]_i_2_n_0 ;
  wire \buff4[72]_i_3_n_0 ;
  wire \buff4[72]_i_4_n_0 ;
  wire \buff4[72]_i_5_n_0 ;
  wire \buff4[72]_i_6_n_0 ;
  wire \buff4[72]_i_7_n_0 ;
  wire \buff4[72]_i_8_n_0 ;
  wire \buff4[72]_i_9_n_0 ;
  wire \buff4[76]_i_2_n_0 ;
  wire \buff4[76]_i_3_n_0 ;
  wire \buff4[76]_i_4_n_0 ;
  wire \buff4[76]_i_5_n_0 ;
  wire \buff4[76]_i_6_n_0 ;
  wire \buff4[76]_i_7_n_0 ;
  wire \buff4[76]_i_8_n_0 ;
  wire \buff4[76]_i_9_n_0 ;
  wire \buff4[80]_i_2_n_0 ;
  wire \buff4[80]_i_3_n_0 ;
  wire \buff4[80]_i_4_n_0 ;
  wire \buff4[80]_i_5_n_0 ;
  wire \buff4[80]_i_6_n_0 ;
  wire \buff4[80]_i_7_n_0 ;
  wire \buff4[80]_i_8_n_0 ;
  wire \buff4[80]_i_9_n_0 ;
  wire \buff4[84]_i_2__1_n_0 ;
  wire \buff4[84]_i_3__1_n_0 ;
  wire \buff4[84]_i_4_n_0 ;
  wire \buff4[84]_i_5_n_0 ;
  wire \buff4[84]_i_6_n_0 ;
  wire \buff4[84]_i_7_n_0 ;
  wire \buff4[84]_i_8_n_0 ;
  wire \buff4[84]_i_9__1_n_0 ;
  wire \buff4[88]_i_2__1_n_0 ;
  wire \buff4[88]_i_3__1_n_0 ;
  wire \buff4[88]_i_4__1_n_0 ;
  wire \buff4[88]_i_5__1_n_0 ;
  wire \buff4[88]_i_6_n_0 ;
  wire \buff4[88]_i_7_n_0 ;
  wire \buff4[88]_i_8_n_0 ;
  wire \buff4[88]_i_9_n_0 ;
  wire \buff4[92]_i_2__1_n_0 ;
  wire \buff4[92]_i_3__1_n_0 ;
  wire \buff4[92]_i_4__1_n_0 ;
  wire \buff4[92]_i_5__1_n_0 ;
  wire \buff4[92]_i_6_n_0 ;
  wire \buff4[92]_i_7_n_0 ;
  wire \buff4[92]_i_8_n_0 ;
  wire \buff4[92]_i_9_n_0 ;
  wire \buff4[96]_i_2__1_n_0 ;
  wire \buff4[96]_i_3__1_n_0 ;
  wire \buff4[96]_i_4__1_n_0 ;
  wire \buff4[96]_i_5__1_n_0 ;
  wire \buff4[96]_i_6_n_0 ;
  wire \buff4[96]_i_7_n_0 ;
  wire \buff4[96]_i_8_n_0 ;
  wire \buff4[96]_i_9_n_0 ;
  wire \buff4_reg[100]_i_1_n_0 ;
  wire \buff4_reg[100]_i_1_n_1 ;
  wire \buff4_reg[100]_i_1_n_2 ;
  wire \buff4_reg[100]_i_1_n_3 ;
  wire \buff4_reg[104]_i_1_n_0 ;
  wire \buff4_reg[104]_i_1_n_1 ;
  wire \buff4_reg[104]_i_1_n_2 ;
  wire \buff4_reg[104]_i_1_n_3 ;
  wire \buff4_reg[108]_i_1_n_0 ;
  wire \buff4_reg[108]_i_1_n_1 ;
  wire \buff4_reg[108]_i_1_n_2 ;
  wire \buff4_reg[108]_i_1_n_3 ;
  wire \buff4_reg[112]_i_1_n_0 ;
  wire \buff4_reg[112]_i_1_n_1 ;
  wire \buff4_reg[112]_i_1_n_2 ;
  wire \buff4_reg[112]_i_1_n_3 ;
  wire \buff4_reg[116]_i_1_n_0 ;
  wire \buff4_reg[116]_i_1_n_1 ;
  wire \buff4_reg[116]_i_1_n_2 ;
  wire \buff4_reg[116]_i_1_n_3 ;
  wire \buff4_reg[36]_i_1_n_0 ;
  wire \buff4_reg[36]_i_1_n_1 ;
  wire \buff4_reg[36]_i_1_n_2 ;
  wire \buff4_reg[36]_i_1_n_3 ;
  wire \buff4_reg[40]_i_1_n_0 ;
  wire \buff4_reg[40]_i_1_n_1 ;
  wire \buff4_reg[40]_i_1_n_2 ;
  wire \buff4_reg[40]_i_1_n_3 ;
  wire \buff4_reg[44]_i_1_n_0 ;
  wire \buff4_reg[44]_i_1_n_1 ;
  wire \buff4_reg[44]_i_1_n_2 ;
  wire \buff4_reg[44]_i_1_n_3 ;
  wire \buff4_reg[48]_i_1_n_0 ;
  wire \buff4_reg[48]_i_1_n_1 ;
  wire \buff4_reg[48]_i_1_n_2 ;
  wire \buff4_reg[48]_i_1_n_3 ;
  wire \buff4_reg[52]_i_1_n_0 ;
  wire \buff4_reg[52]_i_1_n_1 ;
  wire \buff4_reg[52]_i_1_n_2 ;
  wire \buff4_reg[52]_i_1_n_3 ;
  wire \buff4_reg[56]_i_1_n_0 ;
  wire \buff4_reg[56]_i_1_n_1 ;
  wire \buff4_reg[56]_i_1_n_2 ;
  wire \buff4_reg[56]_i_1_n_3 ;
  wire \buff4_reg[60]_i_1_n_0 ;
  wire \buff4_reg[60]_i_1_n_1 ;
  wire \buff4_reg[60]_i_1_n_2 ;
  wire \buff4_reg[60]_i_1_n_3 ;
  wire \buff4_reg[64]_i_1_n_0 ;
  wire \buff4_reg[64]_i_1_n_1 ;
  wire \buff4_reg[64]_i_1_n_2 ;
  wire \buff4_reg[64]_i_1_n_3 ;
  wire \buff4_reg[68]_i_1_n_0 ;
  wire \buff4_reg[68]_i_1_n_1 ;
  wire \buff4_reg[68]_i_1_n_2 ;
  wire \buff4_reg[68]_i_1_n_3 ;
  wire \buff4_reg[72]_i_1_n_0 ;
  wire \buff4_reg[72]_i_1_n_1 ;
  wire \buff4_reg[72]_i_1_n_2 ;
  wire \buff4_reg[72]_i_1_n_3 ;
  wire \buff4_reg[76]_i_1_n_0 ;
  wire \buff4_reg[76]_i_1_n_1 ;
  wire \buff4_reg[76]_i_1_n_2 ;
  wire \buff4_reg[76]_i_1_n_3 ;
  wire \buff4_reg[80]_i_1_n_0 ;
  wire \buff4_reg[80]_i_1_n_1 ;
  wire \buff4_reg[80]_i_1_n_2 ;
  wire \buff4_reg[80]_i_1_n_3 ;
  wire \buff4_reg[84]_i_1_n_0 ;
  wire \buff4_reg[84]_i_1_n_1 ;
  wire \buff4_reg[84]_i_1_n_2 ;
  wire \buff4_reg[84]_i_1_n_3 ;
  wire \buff4_reg[88]_i_1_n_0 ;
  wire \buff4_reg[88]_i_1_n_1 ;
  wire \buff4_reg[88]_i_1_n_2 ;
  wire \buff4_reg[88]_i_1_n_3 ;
  wire \buff4_reg[92]_i_1_n_0 ;
  wire \buff4_reg[92]_i_1_n_1 ;
  wire \buff4_reg[92]_i_1_n_2 ;
  wire \buff4_reg[92]_i_1_n_3 ;
  wire \buff4_reg[96]_i_1_n_0 ;
  wire \buff4_reg[96]_i_1_n_1 ;
  wire \buff4_reg[96]_i_1_n_2 ;
  wire \buff4_reg[96]_i_1_n_3 ;
  wire grp_fu_240_ce;
  (* RTL_KEEP = "true" *) wire [58:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__2_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__3_PCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__5_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__5_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__5_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_buff4_reg[117]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_buff4_reg[117]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[32]),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(in0[33]),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_43),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_42),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_41),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_40),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_39),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_38),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_37),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_36),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_35),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_34),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_33),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_32),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_31),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_30),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_29),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_28),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_27),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \b_reg0_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \b_reg0_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \b_reg0_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \b_reg0_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \b_reg0_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \b_reg0_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \b_reg0_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \b_reg0_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \b_reg0_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[60] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__0__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__0__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__2_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({in0[58],in0[58],in0[58],in0[58],in0[58],in0[58:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__3_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_105),
        .Q(\buff3_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[0] ),
        .Q(\buff3_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_105),
        .Q(\buff3_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_95),
        .Q(\buff3_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[10] ),
        .Q(\buff3_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_95),
        .Q(\buff3_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_94),
        .Q(\buff3_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[11] ),
        .Q(\buff3_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_94),
        .Q(\buff3_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_93),
        .Q(\buff3_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[12] ),
        .Q(\buff3_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_93),
        .Q(\buff3_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_92),
        .Q(\buff3_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[13] ),
        .Q(\buff3_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_92),
        .Q(\buff3_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_91),
        .Q(\buff3_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[14] ),
        .Q(\buff3_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_91),
        .Q(\buff3_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_90),
        .Q(\buff3_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[15] ),
        .Q(\buff3_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_90),
        .Q(\buff3_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_89),
        .Q(\buff3_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[16] ),
        .Q(\buff3_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_89),
        .Q(\buff3_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[16]__3 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg[16]__1_n_0 ),
        .Q(\buff3_reg[16]__3_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_104),
        .Q(\buff3_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[1] ),
        .Q(\buff3_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_104),
        .Q(\buff3_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_103),
        .Q(\buff3_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[2] ),
        .Q(\buff3_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_103),
        .Q(\buff3_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_102),
        .Q(\buff3_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[3] ),
        .Q(\buff3_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_102),
        .Q(\buff3_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_101),
        .Q(\buff3_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[4] ),
        .Q(\buff3_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_101),
        .Q(\buff3_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_100),
        .Q(\buff3_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[5] ),
        .Q(\buff3_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_100),
        .Q(\buff3_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_99),
        .Q(\buff3_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[6] ),
        .Q(\buff3_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_99),
        .Q(\buff3_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_98),
        .Q(\buff3_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[7] ),
        .Q(\buff3_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_98),
        .Q(\buff3_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_97),
        .Q(\buff3_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[8] ),
        .Q(\buff3_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_97),
        .Q(\buff3_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff0_reg_n_96),
        .Q(\buff3_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\buff2_reg_n_0_[9] ),
        .Q(\buff3_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(buff2_reg__0_n_96),
        .Q(\buff3_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff3_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[60] ,\b_reg0_reg_n_0_[59] ,\b_reg0_reg_n_0_[58] ,\b_reg0_reg_n_0_[57] ,\b_reg0_reg_n_0_[56] ,\b_reg0_reg_n_0_[55] ,\b_reg0_reg_n_0_[54] ,\b_reg0_reg_n_0_[53] ,\b_reg0_reg_n_0_[52] ,\b_reg0_reg_n_0_[51] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__3_n_58,buff3_reg__3_n_59,buff3_reg__3_n_60,buff3_reg__3_n_61,buff3_reg__3_n_62,buff3_reg__3_n_63,buff3_reg__3_n_64,buff3_reg__3_n_65,buff3_reg__3_n_66,buff3_reg__3_n_67,buff3_reg__3_n_68,buff3_reg__3_n_69,buff3_reg__3_n_70,buff3_reg__3_n_71,buff3_reg__3_n_72,buff3_reg__3_n_73,buff3_reg__3_n_74,buff3_reg__3_n_75,buff3_reg__3_n_76,buff3_reg__3_n_77,buff3_reg__3_n_78,buff3_reg__3_n_79,buff3_reg__3_n_80,buff3_reg__3_n_81,buff3_reg__3_n_82,buff3_reg__3_n_83,buff3_reg__3_n_84,buff3_reg__3_n_85,buff3_reg__3_n_86,buff3_reg__3_n_87,buff3_reg__3_n_88,buff3_reg__3_n_89,buff3_reg__3_n_90,buff3_reg__3_n_91,buff3_reg__3_n_92,buff3_reg__3_n_93,buff3_reg__3_n_94,buff3_reg__3_n_95,buff3_reg__3_n_96,buff3_reg__3_n_97,buff3_reg__3_n_98,buff3_reg__3_n_99,buff3_reg__3_n_100,buff3_reg__3_n_101,buff3_reg__3_n_102,buff3_reg__3_n_103,buff3_reg__3_n_104,buff3_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT(NLW_buff3_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[33] ,\a_reg0_reg_n_0_[32] ,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(grp_fu_240_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__5_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__5_n_58,buff3_reg__5_n_59,buff3_reg__5_n_60,buff3_reg__5_n_61,buff3_reg__5_n_62,buff3_reg__5_n_63,buff3_reg__5_n_64,buff3_reg__5_n_65,buff3_reg__5_n_66,buff3_reg__5_n_67,buff3_reg__5_n_68,buff3_reg__5_n_69,buff3_reg__5_n_70,buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74,buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78,buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82,buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86,buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90,buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94,buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98,buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102,buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__3_n_106,buff2_reg__3_n_107,buff2_reg__3_n_108,buff2_reg__3_n_109,buff2_reg__3_n_110,buff2_reg__3_n_111,buff2_reg__3_n_112,buff2_reg__3_n_113,buff2_reg__3_n_114,buff2_reg__3_n_115,buff2_reg__3_n_116,buff2_reg__3_n_117,buff2_reg__3_n_118,buff2_reg__3_n_119,buff2_reg__3_n_120,buff2_reg__3_n_121,buff2_reg__3_n_122,buff2_reg__3_n_123,buff2_reg__3_n_124,buff2_reg__3_n_125,buff2_reg__3_n_126,buff2_reg__3_n_127,buff2_reg__3_n_128,buff2_reg__3_n_129,buff2_reg__3_n_130,buff2_reg__3_n_131,buff2_reg__3_n_132,buff2_reg__3_n_133,buff2_reg__3_n_134,buff2_reg__3_n_135,buff2_reg__3_n_136,buff2_reg__3_n_137,buff2_reg__3_n_138,buff2_reg__3_n_139,buff2_reg__3_n_140,buff2_reg__3_n_141,buff2_reg__3_n_142,buff2_reg__3_n_143,buff2_reg__3_n_144,buff2_reg__3_n_145,buff2_reg__3_n_146,buff2_reg__3_n_147,buff2_reg__3_n_148,buff2_reg__3_n_149,buff2_reg__3_n_150,buff2_reg__3_n_151,buff2_reg__3_n_152,buff2_reg__3_n_153}),
        .PCOUT(NLW_buff3_reg__5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__5_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_2__1 
       (.I0(buff3_reg__0_n_92),
        .I1(buff3_reg__3_n_75),
        .I2(buff3_reg__0_n_91),
        .I3(buff3_reg__3_n_74),
        .O(\buff4[100]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_3__1 
       (.I0(buff3_reg__0_n_93),
        .I1(buff3_reg__3_n_76),
        .I2(buff3_reg__0_n_92),
        .I3(buff3_reg__3_n_75),
        .O(\buff4[100]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_4__1 
       (.I0(buff3_reg__0_n_94),
        .I1(buff3_reg__3_n_77),
        .I2(buff3_reg__0_n_93),
        .I3(buff3_reg__3_n_76),
        .O(\buff4[100]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[100]_i_5__1 
       (.I0(buff3_reg__0_n_95),
        .I1(buff3_reg__3_n_78),
        .I2(buff3_reg__0_n_94),
        .I3(buff3_reg__3_n_77),
        .O(\buff4[100]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_6 
       (.I0(buff3_reg__3_n_75),
        .I1(buff3_reg__0_n_92),
        .I2(buff3_reg__3_n_73),
        .I3(buff3_reg__0_n_90),
        .I4(buff3_reg__3_n_74),
        .I5(buff3_reg__0_n_91),
        .O(\buff4[100]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_7 
       (.I0(buff3_reg__3_n_76),
        .I1(buff3_reg__0_n_93),
        .I2(buff3_reg__3_n_74),
        .I3(buff3_reg__0_n_91),
        .I4(buff3_reg__3_n_75),
        .I5(buff3_reg__0_n_92),
        .O(\buff4[100]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_8 
       (.I0(buff3_reg__3_n_77),
        .I1(buff3_reg__0_n_94),
        .I2(buff3_reg__3_n_75),
        .I3(buff3_reg__0_n_92),
        .I4(buff3_reg__3_n_76),
        .I5(buff3_reg__0_n_93),
        .O(\buff4[100]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[100]_i_9 
       (.I0(buff3_reg__3_n_78),
        .I1(buff3_reg__0_n_95),
        .I2(buff3_reg__3_n_76),
        .I3(buff3_reg__0_n_93),
        .I4(buff3_reg__3_n_77),
        .I5(buff3_reg__0_n_94),
        .O(\buff4[100]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_2__1 
       (.I0(buff3_reg__0_n_88),
        .I1(buff3_reg__3_n_71),
        .I2(buff3_reg__0_n_87),
        .I3(buff3_reg__3_n_70),
        .O(\buff4[104]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_3__1 
       (.I0(buff3_reg__0_n_89),
        .I1(buff3_reg__3_n_72),
        .I2(buff3_reg__0_n_88),
        .I3(buff3_reg__3_n_71),
        .O(\buff4[104]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_4__1 
       (.I0(buff3_reg__0_n_90),
        .I1(buff3_reg__3_n_73),
        .I2(buff3_reg__0_n_89),
        .I3(buff3_reg__3_n_72),
        .O(\buff4[104]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[104]_i_5__1 
       (.I0(buff3_reg__0_n_91),
        .I1(buff3_reg__3_n_74),
        .I2(buff3_reg__0_n_90),
        .I3(buff3_reg__3_n_73),
        .O(\buff4[104]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_6 
       (.I0(buff3_reg__3_n_71),
        .I1(buff3_reg__0_n_88),
        .I2(buff3_reg__3_n_69),
        .I3(buff3_reg__0_n_86),
        .I4(buff3_reg__3_n_70),
        .I5(buff3_reg__0_n_87),
        .O(\buff4[104]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_7 
       (.I0(buff3_reg__3_n_72),
        .I1(buff3_reg__0_n_89),
        .I2(buff3_reg__3_n_70),
        .I3(buff3_reg__0_n_87),
        .I4(buff3_reg__3_n_71),
        .I5(buff3_reg__0_n_88),
        .O(\buff4[104]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_8 
       (.I0(buff3_reg__3_n_73),
        .I1(buff3_reg__0_n_90),
        .I2(buff3_reg__3_n_71),
        .I3(buff3_reg__0_n_88),
        .I4(buff3_reg__3_n_72),
        .I5(buff3_reg__0_n_89),
        .O(\buff4[104]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[104]_i_9 
       (.I0(buff3_reg__3_n_74),
        .I1(buff3_reg__0_n_91),
        .I2(buff3_reg__3_n_72),
        .I3(buff3_reg__0_n_89),
        .I4(buff3_reg__3_n_73),
        .I5(buff3_reg__0_n_90),
        .O(\buff4[104]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_2__1 
       (.I0(buff3_reg__0_n_84),
        .I1(buff3_reg__3_n_67),
        .I2(buff3_reg__0_n_83),
        .I3(buff3_reg__3_n_66),
        .O(\buff4[108]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_3__1 
       (.I0(buff3_reg__0_n_85),
        .I1(buff3_reg__3_n_68),
        .I2(buff3_reg__0_n_84),
        .I3(buff3_reg__3_n_67),
        .O(\buff4[108]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_4__1 
       (.I0(buff3_reg__0_n_86),
        .I1(buff3_reg__3_n_69),
        .I2(buff3_reg__0_n_85),
        .I3(buff3_reg__3_n_68),
        .O(\buff4[108]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[108]_i_5__1 
       (.I0(buff3_reg__0_n_87),
        .I1(buff3_reg__3_n_70),
        .I2(buff3_reg__0_n_86),
        .I3(buff3_reg__3_n_69),
        .O(\buff4[108]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_6 
       (.I0(buff3_reg__3_n_67),
        .I1(buff3_reg__0_n_84),
        .I2(buff3_reg__3_n_65),
        .I3(buff3_reg__0_n_82),
        .I4(buff3_reg__3_n_66),
        .I5(buff3_reg__0_n_83),
        .O(\buff4[108]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_7 
       (.I0(buff3_reg__3_n_68),
        .I1(buff3_reg__0_n_85),
        .I2(buff3_reg__3_n_66),
        .I3(buff3_reg__0_n_83),
        .I4(buff3_reg__3_n_67),
        .I5(buff3_reg__0_n_84),
        .O(\buff4[108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_8 
       (.I0(buff3_reg__3_n_69),
        .I1(buff3_reg__0_n_86),
        .I2(buff3_reg__3_n_67),
        .I3(buff3_reg__0_n_84),
        .I4(buff3_reg__3_n_68),
        .I5(buff3_reg__0_n_85),
        .O(\buff4[108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[108]_i_9 
       (.I0(buff3_reg__3_n_70),
        .I1(buff3_reg__0_n_87),
        .I2(buff3_reg__3_n_68),
        .I3(buff3_reg__0_n_85),
        .I4(buff3_reg__3_n_69),
        .I5(buff3_reg__0_n_86),
        .O(\buff4[108]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_2__1 
       (.I0(buff3_reg__0_n_80),
        .I1(buff3_reg__3_n_63),
        .I2(buff3_reg__0_n_79),
        .I3(buff3_reg__3_n_62),
        .O(\buff4[112]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_3__1 
       (.I0(buff3_reg__0_n_81),
        .I1(buff3_reg__3_n_64),
        .I2(buff3_reg__0_n_80),
        .I3(buff3_reg__3_n_63),
        .O(\buff4[112]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_4__1 
       (.I0(buff3_reg__0_n_82),
        .I1(buff3_reg__3_n_65),
        .I2(buff3_reg__0_n_81),
        .I3(buff3_reg__3_n_64),
        .O(\buff4[112]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[112]_i_5__1 
       (.I0(buff3_reg__0_n_83),
        .I1(buff3_reg__3_n_66),
        .I2(buff3_reg__0_n_82),
        .I3(buff3_reg__3_n_65),
        .O(\buff4[112]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_6 
       (.I0(buff3_reg__3_n_63),
        .I1(buff3_reg__0_n_80),
        .I2(buff3_reg__3_n_61),
        .I3(buff3_reg__0_n_78),
        .I4(buff3_reg__3_n_62),
        .I5(buff3_reg__0_n_79),
        .O(\buff4[112]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_7 
       (.I0(buff3_reg__3_n_64),
        .I1(buff3_reg__0_n_81),
        .I2(buff3_reg__3_n_62),
        .I3(buff3_reg__0_n_79),
        .I4(buff3_reg__3_n_63),
        .I5(buff3_reg__0_n_80),
        .O(\buff4[112]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_8 
       (.I0(buff3_reg__3_n_65),
        .I1(buff3_reg__0_n_82),
        .I2(buff3_reg__3_n_63),
        .I3(buff3_reg__0_n_80),
        .I4(buff3_reg__3_n_64),
        .I5(buff3_reg__0_n_81),
        .O(\buff4[112]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[112]_i_9 
       (.I0(buff3_reg__3_n_66),
        .I1(buff3_reg__0_n_83),
        .I2(buff3_reg__3_n_64),
        .I3(buff3_reg__0_n_81),
        .I4(buff3_reg__3_n_65),
        .I5(buff3_reg__0_n_82),
        .O(\buff4[112]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff4[116]_i_2 
       (.I0(buff3_reg__3_n_58),
        .I1(buff3_reg__0_n_75),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_3__1 
       (.I0(buff3_reg__0_n_77),
        .I1(buff3_reg__3_n_60),
        .I2(buff3_reg__0_n_76),
        .I3(buff3_reg__3_n_59),
        .O(\buff4[116]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_4__1 
       (.I0(buff3_reg__0_n_78),
        .I1(buff3_reg__3_n_61),
        .I2(buff3_reg__0_n_77),
        .I3(buff3_reg__3_n_60),
        .O(\buff4[116]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[116]_i_5__1 
       (.I0(buff3_reg__0_n_79),
        .I1(buff3_reg__3_n_62),
        .I2(buff3_reg__0_n_78),
        .I3(buff3_reg__3_n_61),
        .O(\buff4[116]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff4[116]_i_6__1 
       (.I0(buff3_reg__3_n_59),
        .I1(buff3_reg__0_n_76),
        .I2(buff3_reg__0_n_75),
        .I3(buff3_reg__3_n_58),
        .I4(buff3_reg__0_n_74),
        .O(\buff4[116]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_7__1 
       (.I0(buff3_reg__3_n_60),
        .I1(buff3_reg__0_n_77),
        .I2(buff3_reg__3_n_58),
        .I3(buff3_reg__0_n_75),
        .I4(buff3_reg__3_n_59),
        .I5(buff3_reg__0_n_76),
        .O(\buff4[116]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_8 
       (.I0(buff3_reg__3_n_61),
        .I1(buff3_reg__0_n_78),
        .I2(buff3_reg__3_n_59),
        .I3(buff3_reg__0_n_76),
        .I4(buff3_reg__3_n_60),
        .I5(buff3_reg__0_n_77),
        .O(\buff4[116]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[116]_i_9 
       (.I0(buff3_reg__3_n_62),
        .I1(buff3_reg__0_n_79),
        .I2(buff3_reg__3_n_60),
        .I3(buff3_reg__0_n_77),
        .I4(buff3_reg__3_n_61),
        .I5(buff3_reg__0_n_78),
        .O(\buff4[116]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff4[117]_i_2__0 
       (.I0(buff3_reg__0_n_74),
        .I1(buff3_reg__0_n_73),
        .O(\buff4[117]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_2 
       (.I0(buff3_reg__5_n_103),
        .I1(\buff3_reg[2]__0_n_0 ),
        .O(\buff4[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_3 
       (.I0(buff3_reg__5_n_104),
        .I1(\buff3_reg[1]__0_n_0 ),
        .O(\buff4[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[36]_i_4 
       (.I0(buff3_reg__5_n_105),
        .I1(\buff3_reg[0]__0_n_0 ),
        .O(\buff4[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_2 
       (.I0(buff3_reg__5_n_99),
        .I1(\buff3_reg[6]__0_n_0 ),
        .O(\buff4[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_3 
       (.I0(buff3_reg__5_n_100),
        .I1(\buff3_reg[5]__0_n_0 ),
        .O(\buff4[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_4 
       (.I0(buff3_reg__5_n_101),
        .I1(\buff3_reg[4]__0_n_0 ),
        .O(\buff4[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[40]_i_5 
       (.I0(buff3_reg__5_n_102),
        .I1(\buff3_reg[3]__0_n_0 ),
        .O(\buff4[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_2 
       (.I0(buff3_reg__5_n_95),
        .I1(\buff3_reg[10]__0_n_0 ),
        .O(\buff4[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_3 
       (.I0(buff3_reg__5_n_96),
        .I1(\buff3_reg[9]__0_n_0 ),
        .O(\buff4[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_4 
       (.I0(buff3_reg__5_n_97),
        .I1(\buff3_reg[8]__0_n_0 ),
        .O(\buff4[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[44]_i_5 
       (.I0(buff3_reg__5_n_98),
        .I1(\buff3_reg[7]__0_n_0 ),
        .O(\buff4[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_2 
       (.I0(buff3_reg__5_n_91),
        .I1(\buff3_reg[14]__0_n_0 ),
        .O(\buff4[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_3 
       (.I0(buff3_reg__5_n_92),
        .I1(\buff3_reg[13]__0_n_0 ),
        .O(\buff4[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_4 
       (.I0(buff3_reg__5_n_93),
        .I1(\buff3_reg[12]__0_n_0 ),
        .O(\buff4[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[48]_i_5 
       (.I0(buff3_reg__5_n_94),
        .I1(\buff3_reg[11]__0_n_0 ),
        .O(\buff4[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_2 
       (.I0(buff3_reg__5_n_87),
        .I1(\buff3_reg[1]__1_n_0 ),
        .O(\buff4[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_3 
       (.I0(buff3_reg__5_n_88),
        .I1(\buff3_reg[0]__1_n_0 ),
        .O(\buff4[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_4 
       (.I0(buff3_reg__5_n_89),
        .I1(\buff3_reg[16]__0_n_0 ),
        .O(\buff4[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[52]_i_5 
       (.I0(buff3_reg__5_n_90),
        .I1(\buff3_reg[15]__0_n_0 ),
        .O(\buff4[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_2 
       (.I0(buff3_reg__5_n_83),
        .I1(\buff3_reg[5]__1_n_0 ),
        .O(\buff4[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_3 
       (.I0(buff3_reg__5_n_84),
        .I1(\buff3_reg[4]__1_n_0 ),
        .O(\buff4[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_4 
       (.I0(buff3_reg__5_n_85),
        .I1(\buff3_reg[3]__1_n_0 ),
        .O(\buff4[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[56]_i_5 
       (.I0(buff3_reg__5_n_86),
        .I1(\buff3_reg[2]__1_n_0 ),
        .O(\buff4[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_2 
       (.I0(buff3_reg__5_n_79),
        .I1(\buff3_reg[9]__1_n_0 ),
        .O(\buff4[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_3 
       (.I0(buff3_reg__5_n_80),
        .I1(\buff3_reg[8]__1_n_0 ),
        .O(\buff4[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_4 
       (.I0(buff3_reg__5_n_81),
        .I1(\buff3_reg[7]__1_n_0 ),
        .O(\buff4[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[60]_i_5 
       (.I0(buff3_reg__5_n_82),
        .I1(\buff3_reg[6]__1_n_0 ),
        .O(\buff4[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_2 
       (.I0(buff3_reg__5_n_75),
        .I1(\buff3_reg[13]__1_n_0 ),
        .O(\buff4[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_3 
       (.I0(buff3_reg__5_n_76),
        .I1(\buff3_reg[12]__1_n_0 ),
        .O(\buff4[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_4 
       (.I0(buff3_reg__5_n_77),
        .I1(\buff3_reg[11]__1_n_0 ),
        .O(\buff4[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[64]_i_5 
       (.I0(buff3_reg__5_n_78),
        .I1(\buff3_reg[10]__1_n_0 ),
        .O(\buff4[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[68]_i_2 
       (.I0(\buff3_reg_n_0_[0] ),
        .I1(buff3_reg__3_n_105),
        .I2(buff3_reg__5_n_71),
        .O(\buff4[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_3 
       (.I0(buff3_reg__5_n_72),
        .I1(\buff3_reg[16]__1_n_0 ),
        .O(\buff4[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_4 
       (.I0(buff3_reg__5_n_73),
        .I1(\buff3_reg[15]__1_n_0 ),
        .O(\buff4[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff4[68]_i_5 
       (.I0(buff3_reg__5_n_74),
        .I1(\buff3_reg[14]__1_n_0 ),
        .O(\buff4[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_2 
       (.I0(\buff3_reg_n_0_[3] ),
        .I1(buff3_reg__3_n_102),
        .I2(buff3_reg__5_n_68),
        .O(\buff4[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_3 
       (.I0(\buff3_reg_n_0_[2] ),
        .I1(buff3_reg__3_n_103),
        .I2(buff3_reg__5_n_69),
        .O(\buff4[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[72]_i_4 
       (.I0(\buff3_reg_n_0_[1] ),
        .I1(buff3_reg__3_n_104),
        .I2(buff3_reg__5_n_70),
        .O(\buff4[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[72]_i_5 
       (.I0(buff3_reg__5_n_70),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__3_n_104),
        .O(\buff4[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_6 
       (.I0(buff3_reg__5_n_68),
        .I1(buff3_reg__3_n_102),
        .I2(\buff3_reg_n_0_[3] ),
        .I3(buff3_reg__3_n_101),
        .I4(\buff3_reg_n_0_[4] ),
        .I5(buff3_reg__5_n_67),
        .O(\buff4[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_7 
       (.I0(buff3_reg__5_n_69),
        .I1(buff3_reg__3_n_103),
        .I2(\buff3_reg_n_0_[2] ),
        .I3(buff3_reg__3_n_102),
        .I4(\buff3_reg_n_0_[3] ),
        .I5(buff3_reg__5_n_68),
        .O(\buff4[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[72]_i_8 
       (.I0(buff3_reg__5_n_70),
        .I1(buff3_reg__3_n_104),
        .I2(\buff3_reg_n_0_[1] ),
        .I3(buff3_reg__3_n_103),
        .I4(\buff3_reg_n_0_[2] ),
        .I5(buff3_reg__5_n_69),
        .O(\buff4[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff4[72]_i_9 
       (.I0(buff3_reg__3_n_104),
        .I1(\buff3_reg_n_0_[1] ),
        .I2(buff3_reg__5_n_70),
        .I3(buff3_reg__3_n_105),
        .I4(\buff3_reg_n_0_[0] ),
        .O(\buff4[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_2 
       (.I0(\buff3_reg_n_0_[7] ),
        .I1(buff3_reg__3_n_98),
        .I2(buff3_reg__5_n_64),
        .O(\buff4[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_3 
       (.I0(\buff3_reg_n_0_[6] ),
        .I1(buff3_reg__3_n_99),
        .I2(buff3_reg__5_n_65),
        .O(\buff4[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_4 
       (.I0(\buff3_reg_n_0_[5] ),
        .I1(buff3_reg__3_n_100),
        .I2(buff3_reg__5_n_66),
        .O(\buff4[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[76]_i_5 
       (.I0(\buff3_reg_n_0_[4] ),
        .I1(buff3_reg__3_n_101),
        .I2(buff3_reg__5_n_67),
        .O(\buff4[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_6 
       (.I0(buff3_reg__5_n_64),
        .I1(buff3_reg__3_n_98),
        .I2(\buff3_reg_n_0_[7] ),
        .I3(buff3_reg__3_n_97),
        .I4(\buff3_reg_n_0_[8] ),
        .I5(buff3_reg__5_n_63),
        .O(\buff4[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_7 
       (.I0(buff3_reg__5_n_65),
        .I1(buff3_reg__3_n_99),
        .I2(\buff3_reg_n_0_[6] ),
        .I3(buff3_reg__3_n_98),
        .I4(\buff3_reg_n_0_[7] ),
        .I5(buff3_reg__5_n_64),
        .O(\buff4[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_8 
       (.I0(buff3_reg__5_n_66),
        .I1(buff3_reg__3_n_100),
        .I2(\buff3_reg_n_0_[5] ),
        .I3(buff3_reg__3_n_99),
        .I4(\buff3_reg_n_0_[6] ),
        .I5(buff3_reg__5_n_65),
        .O(\buff4[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[76]_i_9 
       (.I0(buff3_reg__5_n_67),
        .I1(buff3_reg__3_n_101),
        .I2(\buff3_reg_n_0_[4] ),
        .I3(buff3_reg__3_n_100),
        .I4(\buff3_reg_n_0_[5] ),
        .I5(buff3_reg__5_n_66),
        .O(\buff4[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_2 
       (.I0(\buff3_reg_n_0_[11] ),
        .I1(buff3_reg__3_n_94),
        .I2(buff3_reg__5_n_60),
        .O(\buff4[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_3 
       (.I0(\buff3_reg_n_0_[10] ),
        .I1(buff3_reg__3_n_95),
        .I2(buff3_reg__5_n_61),
        .O(\buff4[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_4 
       (.I0(\buff3_reg_n_0_[9] ),
        .I1(buff3_reg__3_n_96),
        .I2(buff3_reg__5_n_62),
        .O(\buff4[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff4[80]_i_5 
       (.I0(\buff3_reg_n_0_[8] ),
        .I1(buff3_reg__3_n_97),
        .I2(buff3_reg__5_n_63),
        .O(\buff4[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_6 
       (.I0(buff3_reg__5_n_60),
        .I1(buff3_reg__3_n_94),
        .I2(\buff3_reg_n_0_[11] ),
        .I3(buff3_reg__3_n_93),
        .I4(\buff3_reg_n_0_[12] ),
        .I5(buff3_reg__5_n_59),
        .O(\buff4[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_7 
       (.I0(buff3_reg__5_n_61),
        .I1(buff3_reg__3_n_95),
        .I2(\buff3_reg_n_0_[10] ),
        .I3(buff3_reg__3_n_94),
        .I4(\buff3_reg_n_0_[11] ),
        .I5(buff3_reg__5_n_60),
        .O(\buff4[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_8 
       (.I0(buff3_reg__5_n_62),
        .I1(buff3_reg__3_n_96),
        .I2(\buff3_reg_n_0_[9] ),
        .I3(buff3_reg__3_n_95),
        .I4(\buff3_reg_n_0_[10] ),
        .I5(buff3_reg__5_n_61),
        .O(\buff4[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff4[80]_i_9 
       (.I0(buff3_reg__5_n_63),
        .I1(buff3_reg__3_n_97),
        .I2(\buff3_reg_n_0_[8] ),
        .I3(buff3_reg__3_n_96),
        .I4(\buff3_reg_n_0_[9] ),
        .I5(buff3_reg__5_n_62),
        .O(\buff4[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_2__1 
       (.I0(\buff3_reg_n_0_[14] ),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[15] ),
        .I3(buff3_reg__3_n_90),
        .O(\buff4[84]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[84]_i_3__1 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_91),
        .O(\buff4[84]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff4[84]_i_4 
       (.I0(\buff3_reg_n_0_[13] ),
        .I1(buff3_reg__3_n_92),
        .I2(buff3_reg__5_n_58),
        .O(\buff4[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff4[84]_i_5 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_6 
       (.I0(buff3_reg__3_n_91),
        .I1(\buff3_reg_n_0_[14] ),
        .I2(buff3_reg__3_n_89),
        .I3(\buff3_reg_n_0_[16] ),
        .I4(buff3_reg__3_n_90),
        .I5(\buff3_reg_n_0_[15] ),
        .O(\buff4[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[84]_i_7 
       (.I0(buff3_reg__3_n_92),
        .I1(\buff3_reg_n_0_[13] ),
        .I2(buff3_reg__3_n_90),
        .I3(\buff3_reg_n_0_[15] ),
        .I4(buff3_reg__3_n_91),
        .I5(\buff3_reg_n_0_[14] ),
        .O(\buff4[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff4[84]_i_8 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_91),
        .I2(\buff3_reg_n_0_[14] ),
        .I3(buff3_reg__3_n_92),
        .I4(\buff3_reg_n_0_[13] ),
        .O(\buff4[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff4[84]_i_9__1 
       (.I0(buff3_reg__5_n_58),
        .I1(buff3_reg__3_n_92),
        .I2(\buff3_reg_n_0_[13] ),
        .I3(buff3_reg__5_n_59),
        .I4(buff3_reg__3_n_93),
        .I5(\buff3_reg_n_0_[12] ),
        .O(\buff4[84]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_2__1 
       (.I0(buff3_reg__0_n_104),
        .I1(buff3_reg__3_n_87),
        .I2(buff3_reg__0_n_103),
        .I3(buff3_reg__3_n_86),
        .O(\buff4[88]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_3__1 
       (.I0(buff3_reg__0_n_105),
        .I1(buff3_reg__3_n_88),
        .I2(buff3_reg__0_n_104),
        .I3(buff3_reg__3_n_87),
        .O(\buff4[88]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_4__1 
       (.I0(\buff3_reg_n_0_[16] ),
        .I1(buff3_reg__3_n_89),
        .I2(buff3_reg__0_n_105),
        .I3(buff3_reg__3_n_88),
        .O(\buff4[88]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[88]_i_5__1 
       (.I0(\buff3_reg_n_0_[15] ),
        .I1(buff3_reg__3_n_90),
        .I2(\buff3_reg_n_0_[16] ),
        .I3(buff3_reg__3_n_89),
        .O(\buff4[88]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_6 
       (.I0(buff3_reg__3_n_87),
        .I1(buff3_reg__0_n_104),
        .I2(buff3_reg__3_n_85),
        .I3(buff3_reg__0_n_102),
        .I4(buff3_reg__3_n_86),
        .I5(buff3_reg__0_n_103),
        .O(\buff4[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_7 
       (.I0(buff3_reg__3_n_88),
        .I1(buff3_reg__0_n_105),
        .I2(buff3_reg__3_n_86),
        .I3(buff3_reg__0_n_103),
        .I4(buff3_reg__3_n_87),
        .I5(buff3_reg__0_n_104),
        .O(\buff4[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_8 
       (.I0(buff3_reg__3_n_89),
        .I1(\buff3_reg_n_0_[16] ),
        .I2(buff3_reg__3_n_87),
        .I3(buff3_reg__0_n_104),
        .I4(buff3_reg__3_n_88),
        .I5(buff3_reg__0_n_105),
        .O(\buff4[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[88]_i_9 
       (.I0(buff3_reg__3_n_90),
        .I1(\buff3_reg_n_0_[15] ),
        .I2(buff3_reg__3_n_88),
        .I3(buff3_reg__0_n_105),
        .I4(buff3_reg__3_n_89),
        .I5(\buff3_reg_n_0_[16] ),
        .O(\buff4[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_2__1 
       (.I0(buff3_reg__0_n_100),
        .I1(buff3_reg__3_n_83),
        .I2(buff3_reg__0_n_99),
        .I3(buff3_reg__3_n_82),
        .O(\buff4[92]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_3__1 
       (.I0(buff3_reg__0_n_101),
        .I1(buff3_reg__3_n_84),
        .I2(buff3_reg__0_n_100),
        .I3(buff3_reg__3_n_83),
        .O(\buff4[92]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_4__1 
       (.I0(buff3_reg__0_n_102),
        .I1(buff3_reg__3_n_85),
        .I2(buff3_reg__0_n_101),
        .I3(buff3_reg__3_n_84),
        .O(\buff4[92]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[92]_i_5__1 
       (.I0(buff3_reg__0_n_103),
        .I1(buff3_reg__3_n_86),
        .I2(buff3_reg__0_n_102),
        .I3(buff3_reg__3_n_85),
        .O(\buff4[92]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_6 
       (.I0(buff3_reg__3_n_83),
        .I1(buff3_reg__0_n_100),
        .I2(buff3_reg__3_n_81),
        .I3(buff3_reg__0_n_98),
        .I4(buff3_reg__3_n_82),
        .I5(buff3_reg__0_n_99),
        .O(\buff4[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_7 
       (.I0(buff3_reg__3_n_84),
        .I1(buff3_reg__0_n_101),
        .I2(buff3_reg__3_n_82),
        .I3(buff3_reg__0_n_99),
        .I4(buff3_reg__3_n_83),
        .I5(buff3_reg__0_n_100),
        .O(\buff4[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_8 
       (.I0(buff3_reg__3_n_85),
        .I1(buff3_reg__0_n_102),
        .I2(buff3_reg__3_n_83),
        .I3(buff3_reg__0_n_100),
        .I4(buff3_reg__3_n_84),
        .I5(buff3_reg__0_n_101),
        .O(\buff4[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[92]_i_9 
       (.I0(buff3_reg__3_n_86),
        .I1(buff3_reg__0_n_103),
        .I2(buff3_reg__3_n_84),
        .I3(buff3_reg__0_n_101),
        .I4(buff3_reg__3_n_85),
        .I5(buff3_reg__0_n_102),
        .O(\buff4[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_2__1 
       (.I0(buff3_reg__0_n_96),
        .I1(buff3_reg__3_n_79),
        .I2(buff3_reg__0_n_95),
        .I3(buff3_reg__3_n_78),
        .O(\buff4[96]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_3__1 
       (.I0(buff3_reg__0_n_97),
        .I1(buff3_reg__3_n_80),
        .I2(buff3_reg__0_n_96),
        .I3(buff3_reg__3_n_79),
        .O(\buff4[96]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_4__1 
       (.I0(buff3_reg__0_n_98),
        .I1(buff3_reg__3_n_81),
        .I2(buff3_reg__0_n_97),
        .I3(buff3_reg__3_n_80),
        .O(\buff4[96]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff4[96]_i_5__1 
       (.I0(buff3_reg__0_n_99),
        .I1(buff3_reg__3_n_82),
        .I2(buff3_reg__0_n_98),
        .I3(buff3_reg__3_n_81),
        .O(\buff4[96]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_6 
       (.I0(buff3_reg__3_n_79),
        .I1(buff3_reg__0_n_96),
        .I2(buff3_reg__3_n_77),
        .I3(buff3_reg__0_n_94),
        .I4(buff3_reg__3_n_78),
        .I5(buff3_reg__0_n_95),
        .O(\buff4[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_7 
       (.I0(buff3_reg__3_n_80),
        .I1(buff3_reg__0_n_97),
        .I2(buff3_reg__3_n_78),
        .I3(buff3_reg__0_n_95),
        .I4(buff3_reg__3_n_79),
        .I5(buff3_reg__0_n_96),
        .O(\buff4[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_8 
       (.I0(buff3_reg__3_n_81),
        .I1(buff3_reg__0_n_98),
        .I2(buff3_reg__3_n_79),
        .I3(buff3_reg__0_n_96),
        .I4(buff3_reg__3_n_80),
        .I5(buff3_reg__0_n_97),
        .O(\buff4[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff4[96]_i_9 
       (.I0(buff3_reg__3_n_82),
        .I1(buff3_reg__0_n_99),
        .I2(buff3_reg__3_n_80),
        .I3(buff3_reg__0_n_97),
        .I4(buff3_reg__3_n_81),
        .I5(buff3_reg__0_n_98),
        .O(\buff4[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0__0_n_0 ),
        .Q(D[0]));
  FDRE \buff4_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [100]),
        .Q(Q[39]),
        .R(1'b0));
  CARRY4 \buff4_reg[100]_i_1 
       (.CI(\buff4_reg[96]_i_1_n_0 ),
        .CO({\buff4_reg[100]_i_1_n_0 ,\buff4_reg[100]_i_1_n_1 ,\buff4_reg[100]_i_1_n_2 ,\buff4_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[100]_i_2__1_n_0 ,\buff4[100]_i_3__1_n_0 ,\buff4[100]_i_4__1_n_0 ,\buff4[100]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [100:97]),
        .S({\buff4[100]_i_6_n_0 ,\buff4[100]_i_7_n_0 ,\buff4[100]_i_8_n_0 ,\buff4[100]_i_9_n_0 }));
  FDRE \buff4_reg[101] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [101]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \buff4_reg[102] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [102]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \buff4_reg[103] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [103]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \buff4_reg[104] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [104]),
        .Q(Q[43]),
        .R(1'b0));
  CARRY4 \buff4_reg[104]_i_1 
       (.CI(\buff4_reg[100]_i_1_n_0 ),
        .CO({\buff4_reg[104]_i_1_n_0 ,\buff4_reg[104]_i_1_n_1 ,\buff4_reg[104]_i_1_n_2 ,\buff4_reg[104]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[104]_i_2__1_n_0 ,\buff4[104]_i_3__1_n_0 ,\buff4[104]_i_4__1_n_0 ,\buff4[104]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [104:101]),
        .S({\buff4[104]_i_6_n_0 ,\buff4[104]_i_7_n_0 ,\buff4[104]_i_8_n_0 ,\buff4[104]_i_9_n_0 }));
  FDRE \buff4_reg[105] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [105]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \buff4_reg[106] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [106]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \buff4_reg[107] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [107]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \buff4_reg[108] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [108]),
        .Q(Q[47]),
        .R(1'b0));
  CARRY4 \buff4_reg[108]_i_1 
       (.CI(\buff4_reg[104]_i_1_n_0 ),
        .CO({\buff4_reg[108]_i_1_n_0 ,\buff4_reg[108]_i_1_n_1 ,\buff4_reg[108]_i_1_n_2 ,\buff4_reg[108]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[108]_i_2__1_n_0 ,\buff4[108]_i_3__1_n_0 ,\buff4[108]_i_4__1_n_0 ,\buff4[108]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [108:105]),
        .S({\buff4[108]_i_6_n_0 ,\buff4[108]_i_7_n_0 ,\buff4[108]_i_8_n_0 ,\buff4[108]_i_9_n_0 }));
  FDRE \buff4_reg[109] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [109]),
        .Q(Q[48]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0__0_n_0 ),
        .Q(D[10]));
  FDRE \buff4_reg[110] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [110]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \buff4_reg[111] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [111]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \buff4_reg[112] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [112]),
        .Q(Q[51]),
        .R(1'b0));
  CARRY4 \buff4_reg[112]_i_1 
       (.CI(\buff4_reg[108]_i_1_n_0 ),
        .CO({\buff4_reg[112]_i_1_n_0 ,\buff4_reg[112]_i_1_n_1 ,\buff4_reg[112]_i_1_n_2 ,\buff4_reg[112]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[112]_i_2__1_n_0 ,\buff4[112]_i_3__1_n_0 ,\buff4[112]_i_4__1_n_0 ,\buff4[112]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [112:109]),
        .S({\buff4[112]_i_6_n_0 ,\buff4[112]_i_7_n_0 ,\buff4[112]_i_8_n_0 ,\buff4[112]_i_9_n_0 }));
  FDRE \buff4_reg[113] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [113]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \buff4_reg[114] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [114]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \buff4_reg[115] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [115]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \buff4_reg[116] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [116]),
        .Q(Q[55]),
        .R(1'b0));
  CARRY4 \buff4_reg[116]_i_1 
       (.CI(\buff4_reg[112]_i_1_n_0 ),
        .CO({\buff4_reg[116]_i_1_n_0 ,\buff4_reg[116]_i_1_n_1 ,\buff4_reg[116]_i_1_n_2 ,\buff4_reg[116]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[116]_i_2_n_0 ,\buff4[116]_i_3__1_n_0 ,\buff4[116]_i_4__1_n_0 ,\buff4[116]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [116:113]),
        .S({\buff4[116]_i_6__1_n_0 ,\buff4[116]_i_7__1_n_0 ,\buff4[116]_i_8_n_0 ,\buff4[116]_i_9_n_0 }));
  FDRE \buff4_reg[117] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [117]),
        .Q(Q[56]),
        .R(1'b0));
  CARRY4 \buff4_reg[117]_i_1 
       (.CI(\buff4_reg[116]_i_1_n_0 ),
        .CO(\NLW_buff4_reg[117]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff4_reg[117]_i_1_O_UNCONNECTED [3:1],\^buff3_reg__0 [117]}),
        .S({1'b0,1'b0,1'b0,\buff4[117]_i_2__0_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0__0_n_0 ),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[17]_srl2 " *) 
  SRL16E \buff4_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[0]__1__0_n_0 ),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[18]_srl2 " *) 
  SRL16E \buff4_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[1]__1__0_n_0 ),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[19]_srl2 " *) 
  SRL16E \buff4_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[2]__1__0_n_0 ),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0__0_n_0 ),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[20]_srl2 " *) 
  SRL16E \buff4_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[3]__1__0_n_0 ),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[21]_srl2 " *) 
  SRL16E \buff4_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[4]__1__0_n_0 ),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[22]_srl2 " *) 
  SRL16E \buff4_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[5]__1__0_n_0 ),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[23]_srl2 " *) 
  SRL16E \buff4_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[6]__1__0_n_0 ),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[24]_srl2 " *) 
  SRL16E \buff4_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[7]__1__0_n_0 ),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[25]_srl2 " *) 
  SRL16E \buff4_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[8]__1__0_n_0 ),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[26]_srl2 " *) 
  SRL16E \buff4_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[9]__1__0_n_0 ),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[27]_srl2 " *) 
  SRL16E \buff4_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[10]__1__0_n_0 ),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[28]_srl2 " *) 
  SRL16E \buff4_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[11]__1__0_n_0 ),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[29]_srl2 " *) 
  SRL16E \buff4_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[12]__1__0_n_0 ),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0__0_n_0 ),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[30]_srl2 " *) 
  SRL16E \buff4_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[13]__1__0_n_0 ),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[31]_srl2 " *) 
  SRL16E \buff4_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[14]__1__0_n_0 ),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[32]_srl2 " *) 
  SRL16E \buff4_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff2_reg[15]__1__0_n_0 ),
        .Q(D[32]));
  FDRE \buff4_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff4_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff4_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff4_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff4_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff4_reg[36]_i_1_n_0 ,\buff4_reg[36]_i_1_n_1 ,\buff4_reg[36]_i_1_n_2 ,\buff4_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_103,buff3_reg__5_n_104,buff3_reg__5_n_105,1'b0}),
        .O(\^buff3_reg__0 [36:33]),
        .S({\buff4[36]_i_2_n_0 ,\buff4[36]_i_3_n_0 ,\buff4[36]_i_4_n_0 ,\buff3_reg[16]__3_n_0 }));
  FDRE \buff4_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff4_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff4_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0__0_n_0 ),
        .Q(D[3]));
  FDRE \buff4_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff4_reg[40]_i_1 
       (.CI(\buff4_reg[36]_i_1_n_0 ),
        .CO({\buff4_reg[40]_i_1_n_0 ,\buff4_reg[40]_i_1_n_1 ,\buff4_reg[40]_i_1_n_2 ,\buff4_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_99,buff3_reg__5_n_100,buff3_reg__5_n_101,buff3_reg__5_n_102}),
        .O(\^buff3_reg__0 [40:37]),
        .S({\buff4[40]_i_2_n_0 ,\buff4[40]_i_3_n_0 ,\buff4[40]_i_4_n_0 ,\buff4[40]_i_5_n_0 }));
  FDRE \buff4_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff4_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff4_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff4_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff4_reg[44]_i_1 
       (.CI(\buff4_reg[40]_i_1_n_0 ),
        .CO({\buff4_reg[44]_i_1_n_0 ,\buff4_reg[44]_i_1_n_1 ,\buff4_reg[44]_i_1_n_2 ,\buff4_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_95,buff3_reg__5_n_96,buff3_reg__5_n_97,buff3_reg__5_n_98}),
        .O(\^buff3_reg__0 [44:41]),
        .S({\buff4[44]_i_2_n_0 ,\buff4[44]_i_3_n_0 ,\buff4[44]_i_4_n_0 ,\buff4[44]_i_5_n_0 }));
  FDRE \buff4_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff4_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff4_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff4_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff4_reg[48]_i_1 
       (.CI(\buff4_reg[44]_i_1_n_0 ),
        .CO({\buff4_reg[48]_i_1_n_0 ,\buff4_reg[48]_i_1_n_1 ,\buff4_reg[48]_i_1_n_2 ,\buff4_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_91,buff3_reg__5_n_92,buff3_reg__5_n_93,buff3_reg__5_n_94}),
        .O(\^buff3_reg__0 [48:45]),
        .S({\buff4[48]_i_2_n_0 ,\buff4[48]_i_3_n_0 ,\buff4[48]_i_4_n_0 ,\buff4[48]_i_5_n_0 }));
  FDRE \buff4_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0__0_n_0 ),
        .Q(D[4]));
  FDRE \buff4_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff4_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff4_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff4_reg[52]_i_1 
       (.CI(\buff4_reg[48]_i_1_n_0 ),
        .CO({\buff4_reg[52]_i_1_n_0 ,\buff4_reg[52]_i_1_n_1 ,\buff4_reg[52]_i_1_n_2 ,\buff4_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_87,buff3_reg__5_n_88,buff3_reg__5_n_89,buff3_reg__5_n_90}),
        .O(\^buff3_reg__0 [52:49]),
        .S({\buff4[52]_i_2_n_0 ,\buff4[52]_i_3_n_0 ,\buff4[52]_i_4_n_0 ,\buff4[52]_i_5_n_0 }));
  FDRE \buff4_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff4_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff4_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff4_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff4_reg[56]_i_1 
       (.CI(\buff4_reg[52]_i_1_n_0 ),
        .CO({\buff4_reg[56]_i_1_n_0 ,\buff4_reg[56]_i_1_n_1 ,\buff4_reg[56]_i_1_n_2 ,\buff4_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_83,buff3_reg__5_n_84,buff3_reg__5_n_85,buff3_reg__5_n_86}),
        .O(\^buff3_reg__0 [56:53]),
        .S({\buff4[56]_i_2_n_0 ,\buff4[56]_i_3_n_0 ,\buff4[56]_i_4_n_0 ,\buff4[56]_i_5_n_0 }));
  FDRE \buff4_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff4_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff4_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0__0_n_0 ),
        .Q(D[5]));
  FDRE \buff4_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff4_reg[60]_i_1 
       (.CI(\buff4_reg[56]_i_1_n_0 ),
        .CO({\buff4_reg[60]_i_1_n_0 ,\buff4_reg[60]_i_1_n_1 ,\buff4_reg[60]_i_1_n_2 ,\buff4_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_79,buff3_reg__5_n_80,buff3_reg__5_n_81,buff3_reg__5_n_82}),
        .O(\^buff3_reg__0 [60:57]),
        .S({\buff4[60]_i_2_n_0 ,\buff4[60]_i_3_n_0 ,\buff4[60]_i_4_n_0 ,\buff4[60]_i_5_n_0 }));
  FDRE \buff4_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [61]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff4_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [62]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff4_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [63]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff4_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [64]),
        .Q(Q[3]),
        .R(1'b0));
  CARRY4 \buff4_reg[64]_i_1 
       (.CI(\buff4_reg[60]_i_1_n_0 ),
        .CO({\buff4_reg[64]_i_1_n_0 ,\buff4_reg[64]_i_1_n_1 ,\buff4_reg[64]_i_1_n_2 ,\buff4_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_75,buff3_reg__5_n_76,buff3_reg__5_n_77,buff3_reg__5_n_78}),
        .O(\^buff3_reg__0 [64:61]),
        .S({\buff4[64]_i_2_n_0 ,\buff4[64]_i_3_n_0 ,\buff4[64]_i_4_n_0 ,\buff4[64]_i_5_n_0 }));
  FDRE \buff4_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [65]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff4_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [66]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff4_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [67]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff4_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [68]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 \buff4_reg[68]_i_1 
       (.CI(\buff4_reg[64]_i_1_n_0 ),
        .CO({\buff4_reg[68]_i_1_n_0 ,\buff4_reg[68]_i_1_n_1 ,\buff4_reg[68]_i_1_n_2 ,\buff4_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff3_reg__5_n_71,buff3_reg__5_n_72,buff3_reg__5_n_73,buff3_reg__5_n_74}),
        .O(\^buff3_reg__0 [68:65]),
        .S({\buff4[68]_i_2_n_0 ,\buff4[68]_i_3_n_0 ,\buff4[68]_i_4_n_0 ,\buff4[68]_i_5_n_0 }));
  FDRE \buff4_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [69]),
        .Q(Q[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0__0_n_0 ),
        .Q(D[6]));
  FDRE \buff4_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [70]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff4_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [71]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff4_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [72]),
        .Q(Q[11]),
        .R(1'b0));
  CARRY4 \buff4_reg[72]_i_1 
       (.CI(\buff4_reg[68]_i_1_n_0 ),
        .CO({\buff4_reg[72]_i_1_n_0 ,\buff4_reg[72]_i_1_n_1 ,\buff4_reg[72]_i_1_n_2 ,\buff4_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[72]_i_2_n_0 ,\buff4[72]_i_3_n_0 ,\buff4[72]_i_4_n_0 ,\buff4[72]_i_5_n_0 }),
        .O(\^buff3_reg__0 [72:69]),
        .S({\buff4[72]_i_6_n_0 ,\buff4[72]_i_7_n_0 ,\buff4[72]_i_8_n_0 ,\buff4[72]_i_9_n_0 }));
  FDRE \buff4_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [73]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff4_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [74]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff4_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [75]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff4_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [76]),
        .Q(Q[15]),
        .R(1'b0));
  CARRY4 \buff4_reg[76]_i_1 
       (.CI(\buff4_reg[72]_i_1_n_0 ),
        .CO({\buff4_reg[76]_i_1_n_0 ,\buff4_reg[76]_i_1_n_1 ,\buff4_reg[76]_i_1_n_2 ,\buff4_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[76]_i_2_n_0 ,\buff4[76]_i_3_n_0 ,\buff4[76]_i_4_n_0 ,\buff4[76]_i_5_n_0 }),
        .O(\^buff3_reg__0 [76:73]),
        .S({\buff4[76]_i_6_n_0 ,\buff4[76]_i_7_n_0 ,\buff4[76]_i_8_n_0 ,\buff4[76]_i_9_n_0 }));
  FDRE \buff4_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [77]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff4_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [78]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff4_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [79]),
        .Q(Q[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0__0_n_0 ),
        .Q(D[7]));
  FDRE \buff4_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [80]),
        .Q(Q[19]),
        .R(1'b0));
  CARRY4 \buff4_reg[80]_i_1 
       (.CI(\buff4_reg[76]_i_1_n_0 ),
        .CO({\buff4_reg[80]_i_1_n_0 ,\buff4_reg[80]_i_1_n_1 ,\buff4_reg[80]_i_1_n_2 ,\buff4_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[80]_i_2_n_0 ,\buff4[80]_i_3_n_0 ,\buff4[80]_i_4_n_0 ,\buff4[80]_i_5_n_0 }),
        .O(\^buff3_reg__0 [80:77]),
        .S({\buff4[80]_i_6_n_0 ,\buff4[80]_i_7_n_0 ,\buff4[80]_i_8_n_0 ,\buff4[80]_i_9_n_0 }));
  FDRE \buff4_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [81]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff4_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [82]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff4_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [83]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff4_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [84]),
        .Q(Q[23]),
        .R(1'b0));
  CARRY4 \buff4_reg[84]_i_1 
       (.CI(\buff4_reg[80]_i_1_n_0 ),
        .CO({\buff4_reg[84]_i_1_n_0 ,\buff4_reg[84]_i_1_n_1 ,\buff4_reg[84]_i_1_n_2 ,\buff4_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[84]_i_2__1_n_0 ,\buff4[84]_i_3__1_n_0 ,\buff4[84]_i_4_n_0 ,\buff4[84]_i_5_n_0 }),
        .O(\^buff3_reg__0 [84:81]),
        .S({\buff4[84]_i_6_n_0 ,\buff4[84]_i_7_n_0 ,\buff4[84]_i_8_n_0 ,\buff4[84]_i_9__1_n_0 }));
  FDRE \buff4_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [85]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff4_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [86]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff4_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [87]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff4_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [88]),
        .Q(Q[27]),
        .R(1'b0));
  CARRY4 \buff4_reg[88]_i_1 
       (.CI(\buff4_reg[84]_i_1_n_0 ),
        .CO({\buff4_reg[88]_i_1_n_0 ,\buff4_reg[88]_i_1_n_1 ,\buff4_reg[88]_i_1_n_2 ,\buff4_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[88]_i_2__1_n_0 ,\buff4[88]_i_3__1_n_0 ,\buff4[88]_i_4__1_n_0 ,\buff4[88]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [88:85]),
        .S({\buff4[88]_i_6_n_0 ,\buff4[88]_i_7_n_0 ,\buff4[88]_i_8_n_0 ,\buff4[88]_i_9_n_0 }));
  FDRE \buff4_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [89]),
        .Q(Q[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0__0_n_0 ),
        .Q(D[8]));
  FDRE \buff4_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [90]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff4_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [91]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff4_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [92]),
        .Q(Q[31]),
        .R(1'b0));
  CARRY4 \buff4_reg[92]_i_1 
       (.CI(\buff4_reg[88]_i_1_n_0 ),
        .CO({\buff4_reg[92]_i_1_n_0 ,\buff4_reg[92]_i_1_n_1 ,\buff4_reg[92]_i_1_n_2 ,\buff4_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[92]_i_2__1_n_0 ,\buff4[92]_i_3__1_n_0 ,\buff4[92]_i_4__1_n_0 ,\buff4[92]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [92:89]),
        .S({\buff4[92]_i_6_n_0 ,\buff4[92]_i_7_n_0 ,\buff4[92]_i_8_n_0 ,\buff4[92]_i_9_n_0 }));
  FDRE \buff4_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [93]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \buff4_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [94]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \buff4_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [95]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \buff4_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [96]),
        .Q(Q[35]),
        .R(1'b0));
  CARRY4 \buff4_reg[96]_i_1 
       (.CI(\buff4_reg[92]_i_1_n_0 ),
        .CO({\buff4_reg[96]_i_1_n_0 ,\buff4_reg[96]_i_1_n_1 ,\buff4_reg[96]_i_1_n_2 ,\buff4_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff4[96]_i_2__1_n_0 ,\buff4[96]_i_3__1_n_0 ,\buff4[96]_i_4__1_n_0 ,\buff4[96]_i_5__1_n_0 }),
        .O(\^buff3_reg__0 [96:93]),
        .S({\buff4[96]_i_6_n_0 ,\buff4[96]_i_7_n_0 ,\buff4[96]_i_8_n_0 ,\buff4[96]_i_9_n_0 }));
  FDRE \buff4_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [97]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \buff4_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [98]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \buff4_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_240_ce),
        .D(\^buff3_reg__0 [99]),
        .Q(Q[38]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_240_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in0[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_240_ce),
        .CEA2(grp_fu_240_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_240_ce),
        .CEB2(grp_fu_240_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_240_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__2_n_106,buff1_reg__2_n_107,buff1_reg__2_n_108,buff1_reg__2_n_109,buff1_reg__2_n_110,buff1_reg__2_n_111,buff1_reg__2_n_112,buff1_reg__2_n_113,buff1_reg__2_n_114,buff1_reg__2_n_115,buff1_reg__2_n_116,buff1_reg__2_n_117,buff1_reg__2_n_118,buff1_reg__2_n_119,buff1_reg__2_n_120,buff1_reg__2_n_121,buff1_reg__2_n_122,buff1_reg__2_n_123,buff1_reg__2_n_124,buff1_reg__2_n_125,buff1_reg__2_n_126,buff1_reg__2_n_127,buff1_reg__2_n_128,buff1_reg__2_n_129,buff1_reg__2_n_130,buff1_reg__2_n_131,buff1_reg__2_n_132,buff1_reg__2_n_133,buff1_reg__2_n_134,buff1_reg__2_n_135,buff1_reg__2_n_136,buff1_reg__2_n_137,buff1_reg__2_n_138,buff1_reg__2_n_139,buff1_reg__2_n_140,buff1_reg__2_n_141,buff1_reg__2_n_142,buff1_reg__2_n_143,buff1_reg__2_n_144,buff1_reg__2_n_145,buff1_reg__2_n_146,buff1_reg__2_n_147,buff1_reg__2_n_148,buff1_reg__2_n_149,buff1_reg__2_n_150,buff1_reg__2_n_151,buff1_reg__2_n_152,buff1_reg__2_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [56:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [56:0]D;

  wire [56:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [56:0]s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1_15 mixer_sub_118ns_1hbi_AddSubnS_1_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_118ns_1hbi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_11
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [56:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [56:0]D;

  wire [56:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [56:0]s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1 mixer_sub_118ns_1hbi_AddSubnS_1_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [56:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [56:0]D;

  wire [56:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [58:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10__0_n_0;
  wire carry_s1_i_12__0_n_0;
  wire carry_s1_i_13__0_n_0;
  wire carry_s1_i_14__0_n_0;
  wire carry_s1_i_15__0_n_0;
  wire carry_s1_i_17__0_n_0;
  wire carry_s1_i_18__0_n_0;
  wire carry_s1_i_19__0_n_0;
  wire carry_s1_i_20__0_n_0;
  wire carry_s1_i_22__0_n_0;
  wire carry_s1_i_23__0_n_0;
  wire carry_s1_i_24__0_n_0;
  wire carry_s1_i_25__0_n_0;
  wire carry_s1_i_27__0_n_0;
  wire carry_s1_i_28__0_n_0;
  wire carry_s1_i_29__0_n_0;
  wire carry_s1_i_30__0_n_0;
  wire carry_s1_i_32__0_n_0;
  wire carry_s1_i_33__0_n_0;
  wire carry_s1_i_34__0_n_0;
  wire carry_s1_i_35__0_n_0;
  wire carry_s1_i_37__0_n_0;
  wire carry_s1_i_38__0_n_0;
  wire carry_s1_i_39__0_n_0;
  wire carry_s1_i_3__0_n_0;
  wire carry_s1_i_40__0_n_0;
  wire carry_s1_i_42__0_n_0;
  wire carry_s1_i_43__0_n_0;
  wire carry_s1_i_44__0_n_0;
  wire carry_s1_i_45__0_n_0;
  wire carry_s1_i_47__0_n_0;
  wire carry_s1_i_48__0_n_0;
  wire carry_s1_i_49__0_n_0;
  wire carry_s1_i_4__0_n_0;
  wire carry_s1_i_50__0_n_0;
  wire carry_s1_i_52__0_n_0;
  wire carry_s1_i_53__0_n_0;
  wire carry_s1_i_54__0_n_0;
  wire carry_s1_i_55__0_n_0;
  wire carry_s1_i_57__0_n_0;
  wire carry_s1_i_58__0_n_0;
  wire carry_s1_i_59__0_n_0;
  wire carry_s1_i_5__0_n_0;
  wire carry_s1_i_60__0_n_0;
  wire carry_s1_i_62__0_n_0;
  wire carry_s1_i_63__0_n_0;
  wire carry_s1_i_64__0_n_0;
  wire carry_s1_i_65__0_n_0;
  wire carry_s1_i_67__0_n_0;
  wire carry_s1_i_68__0_n_0;
  wire carry_s1_i_69__0_n_0;
  wire carry_s1_i_70__0_n_0;
  wire carry_s1_i_71__0_n_0;
  wire carry_s1_i_72__0_n_0;
  wire carry_s1_i_73__0_n_0;
  wire carry_s1_i_74__0_n_0;
  wire carry_s1_i_7__0_n_0;
  wire carry_s1_i_8__0_n_0;
  wire carry_s1_i_9__0_n_0;
  wire carry_s1_reg_i_11__1_n_0;
  wire carry_s1_reg_i_11__1_n_1;
  wire carry_s1_reg_i_11__1_n_2;
  wire carry_s1_reg_i_11__1_n_3;
  wire carry_s1_reg_i_16__1_n_0;
  wire carry_s1_reg_i_16__1_n_1;
  wire carry_s1_reg_i_16__1_n_2;
  wire carry_s1_reg_i_16__1_n_3;
  wire carry_s1_reg_i_1__1_n_2;
  wire carry_s1_reg_i_1__1_n_3;
  wire carry_s1_reg_i_21__1_n_0;
  wire carry_s1_reg_i_21__1_n_1;
  wire carry_s1_reg_i_21__1_n_2;
  wire carry_s1_reg_i_21__1_n_3;
  wire carry_s1_reg_i_26__1_n_0;
  wire carry_s1_reg_i_26__1_n_1;
  wire carry_s1_reg_i_26__1_n_2;
  wire carry_s1_reg_i_26__1_n_3;
  wire carry_s1_reg_i_2__1_n_0;
  wire carry_s1_reg_i_2__1_n_1;
  wire carry_s1_reg_i_2__1_n_2;
  wire carry_s1_reg_i_2__1_n_3;
  wire carry_s1_reg_i_31__1_n_0;
  wire carry_s1_reg_i_31__1_n_1;
  wire carry_s1_reg_i_31__1_n_2;
  wire carry_s1_reg_i_31__1_n_3;
  wire carry_s1_reg_i_36__1_n_0;
  wire carry_s1_reg_i_36__1_n_1;
  wire carry_s1_reg_i_36__1_n_2;
  wire carry_s1_reg_i_36__1_n_3;
  wire carry_s1_reg_i_41__1_n_0;
  wire carry_s1_reg_i_41__1_n_1;
  wire carry_s1_reg_i_41__1_n_2;
  wire carry_s1_reg_i_41__1_n_3;
  wire carry_s1_reg_i_46__1_n_0;
  wire carry_s1_reg_i_46__1_n_1;
  wire carry_s1_reg_i_46__1_n_2;
  wire carry_s1_reg_i_46__1_n_3;
  wire carry_s1_reg_i_51__1_n_0;
  wire carry_s1_reg_i_51__1_n_1;
  wire carry_s1_reg_i_51__1_n_2;
  wire carry_s1_reg_i_51__1_n_3;
  wire carry_s1_reg_i_56__1_n_0;
  wire carry_s1_reg_i_56__1_n_1;
  wire carry_s1_reg_i_56__1_n_2;
  wire carry_s1_reg_i_56__1_n_3;
  wire carry_s1_reg_i_61__1_n_0;
  wire carry_s1_reg_i_61__1_n_1;
  wire carry_s1_reg_i_61__1_n_2;
  wire carry_s1_reg_i_61__1_n_3;
  wire carry_s1_reg_i_66__1_n_0;
  wire carry_s1_reg_i_66__1_n_1;
  wire carry_s1_reg_i_66__1_n_2;
  wire carry_s1_reg_i_66__1_n_3;
  wire carry_s1_reg_i_6__1_n_0;
  wire carry_s1_reg_i_6__1_n_1;
  wire carry_s1_reg_i_6__1_n_2;
  wire carry_s1_reg_i_6__1_n_3;
  wire facout_s1;
  wire [58:0]p_0_in;
  wire [56:0]s;
  wire [3:0]NLW_carry_s1_reg_i_11__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_16__1_O_UNCONNECTED;
  wire [3:3]NLW_carry_s1_reg_i_1__1_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_21__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_26__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_31__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_36__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_41__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_46__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_51__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_56__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_61__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_66__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_6__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__0 
       (.I0(Q[59]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__0 
       (.I0(D[8]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__0 
       (.I0(D[9]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__0 
       (.I0(D[10]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__0 
       (.I0(D[11]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__0 
       (.I0(D[12]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__0 
       (.I0(D[13]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__0 
       (.I0(D[14]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__0 
       (.I0(D[15]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__0 
       (.I0(D[16]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__0 
       (.I0(D[17]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__0 
       (.I0(Q[60]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__0 
       (.I0(D[18]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__0 
       (.I0(D[19]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__0 
       (.I0(D[20]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__0 
       (.I0(D[21]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__0 
       (.I0(D[22]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__0 
       (.I0(D[23]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__0 
       (.I0(D[24]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__0 
       (.I0(D[25]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__0 
       (.I0(D[26]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__0 
       (.I0(D[27]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__0 
       (.I0(D[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__0 
       (.I0(D[28]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__0 
       (.I0(D[29]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__0 
       (.I0(D[30]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__0 
       (.I0(D[31]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__0 
       (.I0(D[32]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__0 
       (.I0(D[33]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__0 
       (.I0(D[34]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__0 
       (.I0(D[35]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__0 
       (.I0(D[36]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__0 
       (.I0(D[37]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__0 
       (.I0(D[1]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__0 
       (.I0(D[38]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__0 
       (.I0(D[39]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__0 
       (.I0(D[40]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1__0 
       (.I0(D[41]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1__0 
       (.I0(D[42]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1__0 
       (.I0(D[43]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1__0 
       (.I0(D[44]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1__0 
       (.I0(D[45]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1__0 
       (.I0(D[46]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1__0 
       (.I0(D[47]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__0 
       (.I0(D[2]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_1__0 
       (.I0(D[48]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[51]_i_1__0 
       (.I0(D[49]),
        .O(p_0_in[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[52]_i_1__0 
       (.I0(D[50]),
        .O(p_0_in[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[53]_i_1__0 
       (.I0(D[51]),
        .O(p_0_in[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[54]_i_1__0 
       (.I0(D[52]),
        .O(p_0_in[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[55]_i_1__0 
       (.I0(D[53]),
        .O(p_0_in[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[56]_i_1__0 
       (.I0(D[54]),
        .O(p_0_in[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[57]_i_1__0 
       (.I0(D[55]),
        .O(p_0_in[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[58]_i_1 
       (.I0(D[56]),
        .O(p_0_in[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__0 
       (.I0(D[3]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__0 
       (.I0(D[4]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__0 
       (.I0(D[5]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__0 
       (.I0(D[6]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__0 
       (.I0(D[7]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[51]),
        .Q(bin_s1[51]),
        .R(1'b0));
  FDRE \bin_s1_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[52]),
        .Q(bin_s1[52]),
        .R(1'b0));
  FDRE \bin_s1_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[53]),
        .Q(bin_s1[53]),
        .R(1'b0));
  FDRE \bin_s1_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[54]),
        .Q(bin_s1[54]),
        .R(1'b0));
  FDRE \bin_s1_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[55]),
        .Q(bin_s1[55]),
        .R(1'b0));
  FDRE \bin_s1_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[56]),
        .Q(bin_s1[56]),
        .R(1'b0));
  FDRE \bin_s1_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[57]),
        .Q(bin_s1[57]),
        .R(1'b0));
  FDRE \bin_s1_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[58]),
        .Q(bin_s1[58]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10__0
       (.I0(Q[52]),
        .O(carry_s1_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12__0
       (.I0(Q[51]),
        .O(carry_s1_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__0
       (.I0(Q[50]),
        .O(carry_s1_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__0
       (.I0(Q[49]),
        .O(carry_s1_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15__0
       (.I0(Q[48]),
        .O(carry_s1_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17__0
       (.I0(Q[47]),
        .O(carry_s1_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__0
       (.I0(Q[46]),
        .O(carry_s1_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__0
       (.I0(Q[45]),
        .O(carry_s1_i_19__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20__0
       (.I0(Q[44]),
        .O(carry_s1_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22__0
       (.I0(Q[43]),
        .O(carry_s1_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__0
       (.I0(Q[42]),
        .O(carry_s1_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__0
       (.I0(Q[41]),
        .O(carry_s1_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25__0
       (.I0(Q[40]),
        .O(carry_s1_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27__0
       (.I0(Q[39]),
        .O(carry_s1_i_27__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__0
       (.I0(Q[38]),
        .O(carry_s1_i_28__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__0
       (.I0(Q[37]),
        .O(carry_s1_i_29__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30__0
       (.I0(Q[36]),
        .O(carry_s1_i_30__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32__0
       (.I0(Q[35]),
        .O(carry_s1_i_32__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__0
       (.I0(Q[34]),
        .O(carry_s1_i_33__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__0
       (.I0(Q[33]),
        .O(carry_s1_i_34__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35__0
       (.I0(Q[32]),
        .O(carry_s1_i_35__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37__0
       (.I0(Q[31]),
        .O(carry_s1_i_37__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__0
       (.I0(Q[30]),
        .O(carry_s1_i_38__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__0
       (.I0(Q[29]),
        .O(carry_s1_i_39__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__0
       (.I0(Q[58]),
        .O(carry_s1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40__0
       (.I0(Q[28]),
        .O(carry_s1_i_40__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42__0
       (.I0(Q[27]),
        .O(carry_s1_i_42__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__0
       (.I0(Q[26]),
        .O(carry_s1_i_43__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__0
       (.I0(Q[25]),
        .O(carry_s1_i_44__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45__0
       (.I0(Q[24]),
        .O(carry_s1_i_45__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47__0
       (.I0(Q[23]),
        .O(carry_s1_i_47__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__0
       (.I0(Q[22]),
        .O(carry_s1_i_48__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__0
       (.I0(Q[21]),
        .O(carry_s1_i_49__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__0
       (.I0(Q[57]),
        .O(carry_s1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50__0
       (.I0(Q[20]),
        .O(carry_s1_i_50__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__0
       (.I0(Q[19]),
        .O(carry_s1_i_52__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__0
       (.I0(Q[18]),
        .O(carry_s1_i_53__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__0
       (.I0(Q[17]),
        .O(carry_s1_i_54__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55__0
       (.I0(Q[16]),
        .O(carry_s1_i_55__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57__0
       (.I0(Q[15]),
        .O(carry_s1_i_57__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58__0
       (.I0(Q[14]),
        .O(carry_s1_i_58__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59__0
       (.I0(Q[13]),
        .O(carry_s1_i_59__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5__0
       (.I0(Q[56]),
        .O(carry_s1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60__0
       (.I0(Q[12]),
        .O(carry_s1_i_60__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62__0
       (.I0(Q[11]),
        .O(carry_s1_i_62__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63__0
       (.I0(Q[10]),
        .O(carry_s1_i_63__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_64__0
       (.I0(Q[9]),
        .O(carry_s1_i_64__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_65__0
       (.I0(Q[8]),
        .O(carry_s1_i_65__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_67__0
       (.I0(Q[7]),
        .O(carry_s1_i_67__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_68__0
       (.I0(Q[6]),
        .O(carry_s1_i_68__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_69__0
       (.I0(Q[5]),
        .O(carry_s1_i_69__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_70__0
       (.I0(Q[4]),
        .O(carry_s1_i_70__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_71__0
       (.I0(Q[3]),
        .O(carry_s1_i_71__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_72__0
       (.I0(Q[2]),
        .O(carry_s1_i_72__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_73__0
       (.I0(Q[1]),
        .O(carry_s1_i_73__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_74__0
       (.I0(Q[0]),
        .O(carry_s1_i_74__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7__0
       (.I0(Q[55]),
        .O(carry_s1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__0
       (.I0(Q[54]),
        .O(carry_s1_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__0
       (.I0(Q[53]),
        .O(carry_s1_i_9__0_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_11__1
       (.CI(carry_s1_reg_i_16__1_n_0),
        .CO({carry_s1_reg_i_11__1_n_0,carry_s1_reg_i_11__1_n_1,carry_s1_reg_i_11__1_n_2,carry_s1_reg_i_11__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_11__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_17__0_n_0,carry_s1_i_18__0_n_0,carry_s1_i_19__0_n_0,carry_s1_i_20__0_n_0}));
  CARRY4 carry_s1_reg_i_16__1
       (.CI(carry_s1_reg_i_21__1_n_0),
        .CO({carry_s1_reg_i_16__1_n_0,carry_s1_reg_i_16__1_n_1,carry_s1_reg_i_16__1_n_2,carry_s1_reg_i_16__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_16__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_22__0_n_0,carry_s1_i_23__0_n_0,carry_s1_i_24__0_n_0,carry_s1_i_25__0_n_0}));
  CARRY4 carry_s1_reg_i_1__1
       (.CI(carry_s1_reg_i_2__1_n_0),
        .CO({NLW_carry_s1_reg_i_1__1_CO_UNCONNECTED[3],facout_s1,carry_s1_reg_i_1__1_n_2,carry_s1_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__1_O_UNCONNECTED[3:0]),
        .S({1'b0,carry_s1_i_3__0_n_0,carry_s1_i_4__0_n_0,carry_s1_i_5__0_n_0}));
  CARRY4 carry_s1_reg_i_21__1
       (.CI(carry_s1_reg_i_26__1_n_0),
        .CO({carry_s1_reg_i_21__1_n_0,carry_s1_reg_i_21__1_n_1,carry_s1_reg_i_21__1_n_2,carry_s1_reg_i_21__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_21__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_27__0_n_0,carry_s1_i_28__0_n_0,carry_s1_i_29__0_n_0,carry_s1_i_30__0_n_0}));
  CARRY4 carry_s1_reg_i_26__1
       (.CI(carry_s1_reg_i_31__1_n_0),
        .CO({carry_s1_reg_i_26__1_n_0,carry_s1_reg_i_26__1_n_1,carry_s1_reg_i_26__1_n_2,carry_s1_reg_i_26__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_26__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_32__0_n_0,carry_s1_i_33__0_n_0,carry_s1_i_34__0_n_0,carry_s1_i_35__0_n_0}));
  CARRY4 carry_s1_reg_i_2__1
       (.CI(carry_s1_reg_i_6__1_n_0),
        .CO({carry_s1_reg_i_2__1_n_0,carry_s1_reg_i_2__1_n_1,carry_s1_reg_i_2__1_n_2,carry_s1_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_7__0_n_0,carry_s1_i_8__0_n_0,carry_s1_i_9__0_n_0,carry_s1_i_10__0_n_0}));
  CARRY4 carry_s1_reg_i_31__1
       (.CI(carry_s1_reg_i_36__1_n_0),
        .CO({carry_s1_reg_i_31__1_n_0,carry_s1_reg_i_31__1_n_1,carry_s1_reg_i_31__1_n_2,carry_s1_reg_i_31__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_31__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_37__0_n_0,carry_s1_i_38__0_n_0,carry_s1_i_39__0_n_0,carry_s1_i_40__0_n_0}));
  CARRY4 carry_s1_reg_i_36__1
       (.CI(carry_s1_reg_i_41__1_n_0),
        .CO({carry_s1_reg_i_36__1_n_0,carry_s1_reg_i_36__1_n_1,carry_s1_reg_i_36__1_n_2,carry_s1_reg_i_36__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_36__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_42__0_n_0,carry_s1_i_43__0_n_0,carry_s1_i_44__0_n_0,carry_s1_i_45__0_n_0}));
  CARRY4 carry_s1_reg_i_41__1
       (.CI(carry_s1_reg_i_46__1_n_0),
        .CO({carry_s1_reg_i_41__1_n_0,carry_s1_reg_i_41__1_n_1,carry_s1_reg_i_41__1_n_2,carry_s1_reg_i_41__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_41__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_47__0_n_0,carry_s1_i_48__0_n_0,carry_s1_i_49__0_n_0,carry_s1_i_50__0_n_0}));
  CARRY4 carry_s1_reg_i_46__1
       (.CI(carry_s1_reg_i_51__1_n_0),
        .CO({carry_s1_reg_i_46__1_n_0,carry_s1_reg_i_46__1_n_1,carry_s1_reg_i_46__1_n_2,carry_s1_reg_i_46__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_46__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52__0_n_0,carry_s1_i_53__0_n_0,carry_s1_i_54__0_n_0,carry_s1_i_55__0_n_0}));
  CARRY4 carry_s1_reg_i_51__1
       (.CI(carry_s1_reg_i_56__1_n_0),
        .CO({carry_s1_reg_i_51__1_n_0,carry_s1_reg_i_51__1_n_1,carry_s1_reg_i_51__1_n_2,carry_s1_reg_i_51__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_51__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_57__0_n_0,carry_s1_i_58__0_n_0,carry_s1_i_59__0_n_0,carry_s1_i_60__0_n_0}));
  CARRY4 carry_s1_reg_i_56__1
       (.CI(carry_s1_reg_i_61__1_n_0),
        .CO({carry_s1_reg_i_56__1_n_0,carry_s1_reg_i_56__1_n_1,carry_s1_reg_i_56__1_n_2,carry_s1_reg_i_56__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_56__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_62__0_n_0,carry_s1_i_63__0_n_0,carry_s1_i_64__0_n_0,carry_s1_i_65__0_n_0}));
  CARRY4 carry_s1_reg_i_61__1
       (.CI(carry_s1_reg_i_66__1_n_0),
        .CO({carry_s1_reg_i_61__1_n_0,carry_s1_reg_i_61__1_n_1,carry_s1_reg_i_61__1_n_2,carry_s1_reg_i_61__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_61__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_67__0_n_0,carry_s1_i_68__0_n_0,carry_s1_i_69__0_n_0,carry_s1_i_70__0_n_0}));
  CARRY4 carry_s1_reg_i_66__1
       (.CI(1'b0),
        .CO({carry_s1_reg_i_66__1_n_0,carry_s1_reg_i_66__1_n_1,carry_s1_reg_i_66__1_n_2,carry_s1_reg_i_66__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_66__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_71__0_n_0,carry_s1_i_72__0_n_0,carry_s1_i_73__0_n_0,carry_s1_i_74__0_n_0}));
  CARRY4 carry_s1_reg_i_6__1
       (.CI(carry_s1_reg_i_11__1_n_0),
        .CO({carry_s1_reg_i_6__1_n_0,carry_s1_reg_i_6__1_n_1,carry_s1_reg_i_6__1_n_2,carry_s1_reg_i_6__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_6__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_12__0_n_0,carry_s1_i_13__0_n_0,carry_s1_i_14__0_n_0,carry_s1_i_15__0_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1_comb_adder u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_118ns_1hbi_AddSubnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1_15
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [56:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [56:0]D;

  wire [56:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [58:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10_n_0;
  wire carry_s1_i_12_n_0;
  wire carry_s1_i_13_n_0;
  wire carry_s1_i_14_n_0;
  wire carry_s1_i_15_n_0;
  wire carry_s1_i_17_n_0;
  wire carry_s1_i_18_n_0;
  wire carry_s1_i_19_n_0;
  wire carry_s1_i_20_n_0;
  wire carry_s1_i_22_n_0;
  wire carry_s1_i_23_n_0;
  wire carry_s1_i_24_n_0;
  wire carry_s1_i_25_n_0;
  wire carry_s1_i_27_n_0;
  wire carry_s1_i_28_n_0;
  wire carry_s1_i_29_n_0;
  wire carry_s1_i_30_n_0;
  wire carry_s1_i_32_n_0;
  wire carry_s1_i_33_n_0;
  wire carry_s1_i_34_n_0;
  wire carry_s1_i_35_n_0;
  wire carry_s1_i_37_n_0;
  wire carry_s1_i_38_n_0;
  wire carry_s1_i_39_n_0;
  wire carry_s1_i_3_n_0;
  wire carry_s1_i_40_n_0;
  wire carry_s1_i_42_n_0;
  wire carry_s1_i_43_n_0;
  wire carry_s1_i_44_n_0;
  wire carry_s1_i_45_n_0;
  wire carry_s1_i_47_n_0;
  wire carry_s1_i_48_n_0;
  wire carry_s1_i_49_n_0;
  wire carry_s1_i_4_n_0;
  wire carry_s1_i_50_n_0;
  wire carry_s1_i_52_n_0;
  wire carry_s1_i_53_n_0;
  wire carry_s1_i_54_n_0;
  wire carry_s1_i_55_n_0;
  wire carry_s1_i_57_n_0;
  wire carry_s1_i_58_n_0;
  wire carry_s1_i_59_n_0;
  wire carry_s1_i_5_n_0;
  wire carry_s1_i_60_n_0;
  wire carry_s1_i_62_n_0;
  wire carry_s1_i_63_n_0;
  wire carry_s1_i_64_n_0;
  wire carry_s1_i_65_n_0;
  wire carry_s1_i_67_n_0;
  wire carry_s1_i_68_n_0;
  wire carry_s1_i_69_n_0;
  wire carry_s1_i_70_n_0;
  wire carry_s1_i_71_n_0;
  wire carry_s1_i_72_n_0;
  wire carry_s1_i_73_n_0;
  wire carry_s1_i_74_n_0;
  wire carry_s1_i_7_n_0;
  wire carry_s1_i_8_n_0;
  wire carry_s1_i_9_n_0;
  wire carry_s1_reg_i_11__0_n_0;
  wire carry_s1_reg_i_11__0_n_1;
  wire carry_s1_reg_i_11__0_n_2;
  wire carry_s1_reg_i_11__0_n_3;
  wire carry_s1_reg_i_16__0_n_0;
  wire carry_s1_reg_i_16__0_n_1;
  wire carry_s1_reg_i_16__0_n_2;
  wire carry_s1_reg_i_16__0_n_3;
  wire carry_s1_reg_i_1__0_n_2;
  wire carry_s1_reg_i_1__0_n_3;
  wire carry_s1_reg_i_21__0_n_0;
  wire carry_s1_reg_i_21__0_n_1;
  wire carry_s1_reg_i_21__0_n_2;
  wire carry_s1_reg_i_21__0_n_3;
  wire carry_s1_reg_i_26__0_n_0;
  wire carry_s1_reg_i_26__0_n_1;
  wire carry_s1_reg_i_26__0_n_2;
  wire carry_s1_reg_i_26__0_n_3;
  wire carry_s1_reg_i_2__0_n_0;
  wire carry_s1_reg_i_2__0_n_1;
  wire carry_s1_reg_i_2__0_n_2;
  wire carry_s1_reg_i_2__0_n_3;
  wire carry_s1_reg_i_31__0_n_0;
  wire carry_s1_reg_i_31__0_n_1;
  wire carry_s1_reg_i_31__0_n_2;
  wire carry_s1_reg_i_31__0_n_3;
  wire carry_s1_reg_i_36__0_n_0;
  wire carry_s1_reg_i_36__0_n_1;
  wire carry_s1_reg_i_36__0_n_2;
  wire carry_s1_reg_i_36__0_n_3;
  wire carry_s1_reg_i_41__0_n_0;
  wire carry_s1_reg_i_41__0_n_1;
  wire carry_s1_reg_i_41__0_n_2;
  wire carry_s1_reg_i_41__0_n_3;
  wire carry_s1_reg_i_46__0_n_0;
  wire carry_s1_reg_i_46__0_n_1;
  wire carry_s1_reg_i_46__0_n_2;
  wire carry_s1_reg_i_46__0_n_3;
  wire carry_s1_reg_i_51__0_n_0;
  wire carry_s1_reg_i_51__0_n_1;
  wire carry_s1_reg_i_51__0_n_2;
  wire carry_s1_reg_i_51__0_n_3;
  wire carry_s1_reg_i_56__0_n_0;
  wire carry_s1_reg_i_56__0_n_1;
  wire carry_s1_reg_i_56__0_n_2;
  wire carry_s1_reg_i_56__0_n_3;
  wire carry_s1_reg_i_61__0_n_0;
  wire carry_s1_reg_i_61__0_n_1;
  wire carry_s1_reg_i_61__0_n_2;
  wire carry_s1_reg_i_61__0_n_3;
  wire carry_s1_reg_i_66__0_n_0;
  wire carry_s1_reg_i_66__0_n_1;
  wire carry_s1_reg_i_66__0_n_2;
  wire carry_s1_reg_i_66__0_n_3;
  wire carry_s1_reg_i_6__0_n_0;
  wire carry_s1_reg_i_6__0_n_1;
  wire carry_s1_reg_i_6__0_n_2;
  wire carry_s1_reg_i_6__0_n_3;
  wire facout_s1;
  wire [58:0]p_0_in;
  wire [56:0]s;
  wire [3:0]NLW_carry_s1_reg_i_11__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_16__0_O_UNCONNECTED;
  wire [3:3]NLW_carry_s1_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_21__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_26__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_31__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_36__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_41__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_46__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_51__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_56__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_61__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_66__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_6__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1 
       (.I0(Q[59]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1 
       (.I0(D[8]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1 
       (.I0(D[9]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1 
       (.I0(D[10]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1 
       (.I0(D[11]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1 
       (.I0(D[12]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1 
       (.I0(D[13]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1 
       (.I0(D[14]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1 
       (.I0(D[15]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1 
       (.I0(D[16]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1 
       (.I0(D[17]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1 
       (.I0(Q[60]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1 
       (.I0(D[18]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1 
       (.I0(D[19]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1 
       (.I0(D[20]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1 
       (.I0(D[21]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1 
       (.I0(D[22]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1 
       (.I0(D[23]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1 
       (.I0(D[24]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1 
       (.I0(D[25]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1 
       (.I0(D[26]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1 
       (.I0(D[27]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1 
       (.I0(D[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1 
       (.I0(D[28]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1 
       (.I0(D[29]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1 
       (.I0(D[30]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1 
       (.I0(D[31]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1 
       (.I0(D[32]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1 
       (.I0(D[33]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1 
       (.I0(D[34]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1 
       (.I0(D[35]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1 
       (.I0(D[36]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1 
       (.I0(D[37]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1 
       (.I0(D[1]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1 
       (.I0(D[38]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1 
       (.I0(D[39]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1 
       (.I0(D[40]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1 
       (.I0(D[41]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1 
       (.I0(D[42]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1 
       (.I0(D[43]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1 
       (.I0(D[44]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1 
       (.I0(D[45]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1 
       (.I0(D[46]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1 
       (.I0(D[47]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1 
       (.I0(D[2]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_1 
       (.I0(D[48]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[51]_i_1 
       (.I0(D[49]),
        .O(p_0_in[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[52]_i_1 
       (.I0(D[50]),
        .O(p_0_in[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[53]_i_1 
       (.I0(D[51]),
        .O(p_0_in[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[54]_i_1 
       (.I0(D[52]),
        .O(p_0_in[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[55]_i_1 
       (.I0(D[53]),
        .O(p_0_in[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[56]_i_1 
       (.I0(D[54]),
        .O(p_0_in[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[57]_i_1 
       (.I0(D[55]),
        .O(p_0_in[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[58]_i_2 
       (.I0(D[56]),
        .O(p_0_in[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1 
       (.I0(D[3]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1 
       (.I0(D[4]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1 
       (.I0(D[5]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1 
       (.I0(D[6]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1 
       (.I0(D[7]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[51]),
        .Q(bin_s1[51]),
        .R(1'b0));
  FDRE \bin_s1_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[52]),
        .Q(bin_s1[52]),
        .R(1'b0));
  FDRE \bin_s1_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[53]),
        .Q(bin_s1[53]),
        .R(1'b0));
  FDRE \bin_s1_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[54]),
        .Q(bin_s1[54]),
        .R(1'b0));
  FDRE \bin_s1_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[55]),
        .Q(bin_s1[55]),
        .R(1'b0));
  FDRE \bin_s1_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[56]),
        .Q(bin_s1[56]),
        .R(1'b0));
  FDRE \bin_s1_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[57]),
        .Q(bin_s1[57]),
        .R(1'b0));
  FDRE \bin_s1_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[58]),
        .Q(bin_s1[58]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10
       (.I0(Q[52]),
        .O(carry_s1_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12
       (.I0(Q[51]),
        .O(carry_s1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13
       (.I0(Q[50]),
        .O(carry_s1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14
       (.I0(Q[49]),
        .O(carry_s1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15
       (.I0(Q[48]),
        .O(carry_s1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17
       (.I0(Q[47]),
        .O(carry_s1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18
       (.I0(Q[46]),
        .O(carry_s1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19
       (.I0(Q[45]),
        .O(carry_s1_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20
       (.I0(Q[44]),
        .O(carry_s1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22
       (.I0(Q[43]),
        .O(carry_s1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23
       (.I0(Q[42]),
        .O(carry_s1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24
       (.I0(Q[41]),
        .O(carry_s1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25
       (.I0(Q[40]),
        .O(carry_s1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27
       (.I0(Q[39]),
        .O(carry_s1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28
       (.I0(Q[38]),
        .O(carry_s1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29
       (.I0(Q[37]),
        .O(carry_s1_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3
       (.I0(Q[58]),
        .O(carry_s1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30
       (.I0(Q[36]),
        .O(carry_s1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32
       (.I0(Q[35]),
        .O(carry_s1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33
       (.I0(Q[34]),
        .O(carry_s1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34
       (.I0(Q[33]),
        .O(carry_s1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35
       (.I0(Q[32]),
        .O(carry_s1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37
       (.I0(Q[31]),
        .O(carry_s1_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38
       (.I0(Q[30]),
        .O(carry_s1_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39
       (.I0(Q[29]),
        .O(carry_s1_i_39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4
       (.I0(Q[57]),
        .O(carry_s1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40
       (.I0(Q[28]),
        .O(carry_s1_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42
       (.I0(Q[27]),
        .O(carry_s1_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43
       (.I0(Q[26]),
        .O(carry_s1_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44
       (.I0(Q[25]),
        .O(carry_s1_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45
       (.I0(Q[24]),
        .O(carry_s1_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47
       (.I0(Q[23]),
        .O(carry_s1_i_47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48
       (.I0(Q[22]),
        .O(carry_s1_i_48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49
       (.I0(Q[21]),
        .O(carry_s1_i_49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5
       (.I0(Q[56]),
        .O(carry_s1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50
       (.I0(Q[20]),
        .O(carry_s1_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52
       (.I0(Q[19]),
        .O(carry_s1_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53
       (.I0(Q[18]),
        .O(carry_s1_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54
       (.I0(Q[17]),
        .O(carry_s1_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55
       (.I0(Q[16]),
        .O(carry_s1_i_55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57
       (.I0(Q[15]),
        .O(carry_s1_i_57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58
       (.I0(Q[14]),
        .O(carry_s1_i_58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59
       (.I0(Q[13]),
        .O(carry_s1_i_59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60
       (.I0(Q[12]),
        .O(carry_s1_i_60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62
       (.I0(Q[11]),
        .O(carry_s1_i_62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63
       (.I0(Q[10]),
        .O(carry_s1_i_63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_64
       (.I0(Q[9]),
        .O(carry_s1_i_64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_65
       (.I0(Q[8]),
        .O(carry_s1_i_65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_67
       (.I0(Q[7]),
        .O(carry_s1_i_67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_68
       (.I0(Q[6]),
        .O(carry_s1_i_68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_69
       (.I0(Q[5]),
        .O(carry_s1_i_69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7
       (.I0(Q[55]),
        .O(carry_s1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_70
       (.I0(Q[4]),
        .O(carry_s1_i_70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_71
       (.I0(Q[3]),
        .O(carry_s1_i_71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_72
       (.I0(Q[2]),
        .O(carry_s1_i_72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_73
       (.I0(Q[1]),
        .O(carry_s1_i_73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_74
       (.I0(Q[0]),
        .O(carry_s1_i_74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8
       (.I0(Q[54]),
        .O(carry_s1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9
       (.I0(Q[53]),
        .O(carry_s1_i_9_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_11__0
       (.CI(carry_s1_reg_i_16__0_n_0),
        .CO({carry_s1_reg_i_11__0_n_0,carry_s1_reg_i_11__0_n_1,carry_s1_reg_i_11__0_n_2,carry_s1_reg_i_11__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_11__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_17_n_0,carry_s1_i_18_n_0,carry_s1_i_19_n_0,carry_s1_i_20_n_0}));
  CARRY4 carry_s1_reg_i_16__0
       (.CI(carry_s1_reg_i_21__0_n_0),
        .CO({carry_s1_reg_i_16__0_n_0,carry_s1_reg_i_16__0_n_1,carry_s1_reg_i_16__0_n_2,carry_s1_reg_i_16__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_16__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_22_n_0,carry_s1_i_23_n_0,carry_s1_i_24_n_0,carry_s1_i_25_n_0}));
  CARRY4 carry_s1_reg_i_1__0
       (.CI(carry_s1_reg_i_2__0_n_0),
        .CO({NLW_carry_s1_reg_i_1__0_CO_UNCONNECTED[3],facout_s1,carry_s1_reg_i_1__0_n_2,carry_s1_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,carry_s1_i_3_n_0,carry_s1_i_4_n_0,carry_s1_i_5_n_0}));
  CARRY4 carry_s1_reg_i_21__0
       (.CI(carry_s1_reg_i_26__0_n_0),
        .CO({carry_s1_reg_i_21__0_n_0,carry_s1_reg_i_21__0_n_1,carry_s1_reg_i_21__0_n_2,carry_s1_reg_i_21__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_21__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_27_n_0,carry_s1_i_28_n_0,carry_s1_i_29_n_0,carry_s1_i_30_n_0}));
  CARRY4 carry_s1_reg_i_26__0
       (.CI(carry_s1_reg_i_31__0_n_0),
        .CO({carry_s1_reg_i_26__0_n_0,carry_s1_reg_i_26__0_n_1,carry_s1_reg_i_26__0_n_2,carry_s1_reg_i_26__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_26__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_32_n_0,carry_s1_i_33_n_0,carry_s1_i_34_n_0,carry_s1_i_35_n_0}));
  CARRY4 carry_s1_reg_i_2__0
       (.CI(carry_s1_reg_i_6__0_n_0),
        .CO({carry_s1_reg_i_2__0_n_0,carry_s1_reg_i_2__0_n_1,carry_s1_reg_i_2__0_n_2,carry_s1_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_7_n_0,carry_s1_i_8_n_0,carry_s1_i_9_n_0,carry_s1_i_10_n_0}));
  CARRY4 carry_s1_reg_i_31__0
       (.CI(carry_s1_reg_i_36__0_n_0),
        .CO({carry_s1_reg_i_31__0_n_0,carry_s1_reg_i_31__0_n_1,carry_s1_reg_i_31__0_n_2,carry_s1_reg_i_31__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_31__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_37_n_0,carry_s1_i_38_n_0,carry_s1_i_39_n_0,carry_s1_i_40_n_0}));
  CARRY4 carry_s1_reg_i_36__0
       (.CI(carry_s1_reg_i_41__0_n_0),
        .CO({carry_s1_reg_i_36__0_n_0,carry_s1_reg_i_36__0_n_1,carry_s1_reg_i_36__0_n_2,carry_s1_reg_i_36__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_36__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_42_n_0,carry_s1_i_43_n_0,carry_s1_i_44_n_0,carry_s1_i_45_n_0}));
  CARRY4 carry_s1_reg_i_41__0
       (.CI(carry_s1_reg_i_46__0_n_0),
        .CO({carry_s1_reg_i_41__0_n_0,carry_s1_reg_i_41__0_n_1,carry_s1_reg_i_41__0_n_2,carry_s1_reg_i_41__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_41__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_47_n_0,carry_s1_i_48_n_0,carry_s1_i_49_n_0,carry_s1_i_50_n_0}));
  CARRY4 carry_s1_reg_i_46__0
       (.CI(carry_s1_reg_i_51__0_n_0),
        .CO({carry_s1_reg_i_46__0_n_0,carry_s1_reg_i_46__0_n_1,carry_s1_reg_i_46__0_n_2,carry_s1_reg_i_46__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_46__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52_n_0,carry_s1_i_53_n_0,carry_s1_i_54_n_0,carry_s1_i_55_n_0}));
  CARRY4 carry_s1_reg_i_51__0
       (.CI(carry_s1_reg_i_56__0_n_0),
        .CO({carry_s1_reg_i_51__0_n_0,carry_s1_reg_i_51__0_n_1,carry_s1_reg_i_51__0_n_2,carry_s1_reg_i_51__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_51__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_57_n_0,carry_s1_i_58_n_0,carry_s1_i_59_n_0,carry_s1_i_60_n_0}));
  CARRY4 carry_s1_reg_i_56__0
       (.CI(carry_s1_reg_i_61__0_n_0),
        .CO({carry_s1_reg_i_56__0_n_0,carry_s1_reg_i_56__0_n_1,carry_s1_reg_i_56__0_n_2,carry_s1_reg_i_56__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_56__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_62_n_0,carry_s1_i_63_n_0,carry_s1_i_64_n_0,carry_s1_i_65_n_0}));
  CARRY4 carry_s1_reg_i_61__0
       (.CI(carry_s1_reg_i_66__0_n_0),
        .CO({carry_s1_reg_i_61__0_n_0,carry_s1_reg_i_61__0_n_1,carry_s1_reg_i_61__0_n_2,carry_s1_reg_i_61__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_61__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_67_n_0,carry_s1_i_68_n_0,carry_s1_i_69_n_0,carry_s1_i_70_n_0}));
  CARRY4 carry_s1_reg_i_66__0
       (.CI(1'b0),
        .CO({carry_s1_reg_i_66__0_n_0,carry_s1_reg_i_66__0_n_1,carry_s1_reg_i_66__0_n_2,carry_s1_reg_i_66__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_66__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_71_n_0,carry_s1_i_72_n_0,carry_s1_i_73_n_0,carry_s1_i_74_n_0}));
  CARRY4 carry_s1_reg_i_6__0
       (.CI(carry_s1_reg_i_11__0_n_0),
        .CO({carry_s1_reg_i_6__0_n_0,carry_s1_reg_i_6__0_n_1,carry_s1_reg_i_6__0_n_2,carry_s1_reg_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_6__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_12_n_0,carry_s1_i_13_n_0,carry_s1_i_14_n_0,carry_s1_i_15_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1_comb_adder_16 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1_comb_adder
   (s,
    Q,
    carry_s1);
  output [56:0]s;
  input [58:0]Q;
  input carry_s1;

  wire [58:0]Q;
  wire carry_s1;
  wire \neg_mul7_reg_1076_reg[102]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[102]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[102]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[102]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[106]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[106]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[106]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[106]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[110]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[110]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[110]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[110]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[114]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[114]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[114]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[114]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[117]_i_2_n_2 ;
  wire \neg_mul7_reg_1076_reg[117]_i_2_n_3 ;
  wire \neg_mul7_reg_1076_reg[62]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[62]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[62]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[62]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[66]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[66]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[66]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[66]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[70]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[70]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[70]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[70]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[74]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[74]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[74]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[74]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[78]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[78]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[78]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[78]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[82]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[82]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[82]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[82]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[86]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[86]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[86]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[86]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[90]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[90]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[90]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[90]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[94]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[94]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[94]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[94]_i_1_n_3 ;
  wire \neg_mul7_reg_1076_reg[98]_i_1_n_0 ;
  wire \neg_mul7_reg_1076_reg[98]_i_1_n_1 ;
  wire \neg_mul7_reg_1076_reg[98]_i_1_n_2 ;
  wire \neg_mul7_reg_1076_reg[98]_i_1_n_3 ;
  wire [56:0]s;
  wire [3:2]\NLW_neg_mul7_reg_1076_reg[117]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul7_reg_1076_reg[117]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul7_reg_1076_reg[62]_i_1_O_UNCONNECTED ;

  CARRY4 \neg_mul7_reg_1076_reg[102]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[98]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[102]_i_1_n_0 ,\neg_mul7_reg_1076_reg[102]_i_1_n_1 ,\neg_mul7_reg_1076_reg[102]_i_1_n_2 ,\neg_mul7_reg_1076_reg[102]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[41:38]),
        .S(Q[43:40]));
  CARRY4 \neg_mul7_reg_1076_reg[106]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[102]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[106]_i_1_n_0 ,\neg_mul7_reg_1076_reg[106]_i_1_n_1 ,\neg_mul7_reg_1076_reg[106]_i_1_n_2 ,\neg_mul7_reg_1076_reg[106]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[45:42]),
        .S(Q[47:44]));
  CARRY4 \neg_mul7_reg_1076_reg[110]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[106]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[110]_i_1_n_0 ,\neg_mul7_reg_1076_reg[110]_i_1_n_1 ,\neg_mul7_reg_1076_reg[110]_i_1_n_2 ,\neg_mul7_reg_1076_reg[110]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[49:46]),
        .S(Q[51:48]));
  CARRY4 \neg_mul7_reg_1076_reg[114]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[110]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[114]_i_1_n_0 ,\neg_mul7_reg_1076_reg[114]_i_1_n_1 ,\neg_mul7_reg_1076_reg[114]_i_1_n_2 ,\neg_mul7_reg_1076_reg[114]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[53:50]),
        .S(Q[55:52]));
  CARRY4 \neg_mul7_reg_1076_reg[117]_i_2 
       (.CI(\neg_mul7_reg_1076_reg[114]_i_1_n_0 ),
        .CO({\NLW_neg_mul7_reg_1076_reg[117]_i_2_CO_UNCONNECTED [3:2],\neg_mul7_reg_1076_reg[117]_i_2_n_2 ,\neg_mul7_reg_1076_reg[117]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul7_reg_1076_reg[117]_i_2_O_UNCONNECTED [3],s[56:54]}),
        .S({1'b0,Q[58:56]}));
  CARRY4 \neg_mul7_reg_1076_reg[62]_i_1 
       (.CI(1'b0),
        .CO({\neg_mul7_reg_1076_reg[62]_i_1_n_0 ,\neg_mul7_reg_1076_reg[62]_i_1_n_1 ,\neg_mul7_reg_1076_reg[62]_i_1_n_2 ,\neg_mul7_reg_1076_reg[62]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul7_reg_1076_reg[62]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul7_reg_1076_reg[66]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[62]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[66]_i_1_n_0 ,\neg_mul7_reg_1076_reg[66]_i_1_n_1 ,\neg_mul7_reg_1076_reg[66]_i_1_n_2 ,\neg_mul7_reg_1076_reg[66]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[7:4]));
  CARRY4 \neg_mul7_reg_1076_reg[70]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[66]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[70]_i_1_n_0 ,\neg_mul7_reg_1076_reg[70]_i_1_n_1 ,\neg_mul7_reg_1076_reg[70]_i_1_n_2 ,\neg_mul7_reg_1076_reg[70]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[11:8]));
  CARRY4 \neg_mul7_reg_1076_reg[74]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[70]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[74]_i_1_n_0 ,\neg_mul7_reg_1076_reg[74]_i_1_n_1 ,\neg_mul7_reg_1076_reg[74]_i_1_n_2 ,\neg_mul7_reg_1076_reg[74]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[15:12]));
  CARRY4 \neg_mul7_reg_1076_reg[78]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[74]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[78]_i_1_n_0 ,\neg_mul7_reg_1076_reg[78]_i_1_n_1 ,\neg_mul7_reg_1076_reg[78]_i_1_n_2 ,\neg_mul7_reg_1076_reg[78]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[19:16]));
  CARRY4 \neg_mul7_reg_1076_reg[82]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[78]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[82]_i_1_n_0 ,\neg_mul7_reg_1076_reg[82]_i_1_n_1 ,\neg_mul7_reg_1076_reg[82]_i_1_n_2 ,\neg_mul7_reg_1076_reg[82]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[23:20]));
  CARRY4 \neg_mul7_reg_1076_reg[86]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[82]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[86]_i_1_n_0 ,\neg_mul7_reg_1076_reg[86]_i_1_n_1 ,\neg_mul7_reg_1076_reg[86]_i_1_n_2 ,\neg_mul7_reg_1076_reg[86]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[27:24]));
  CARRY4 \neg_mul7_reg_1076_reg[90]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[86]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[90]_i_1_n_0 ,\neg_mul7_reg_1076_reg[90]_i_1_n_1 ,\neg_mul7_reg_1076_reg[90]_i_1_n_2 ,\neg_mul7_reg_1076_reg[90]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[31:28]));
  CARRY4 \neg_mul7_reg_1076_reg[94]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[90]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[94]_i_1_n_0 ,\neg_mul7_reg_1076_reg[94]_i_1_n_1 ,\neg_mul7_reg_1076_reg[94]_i_1_n_2 ,\neg_mul7_reg_1076_reg[94]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[33:30]),
        .S(Q[35:32]));
  CARRY4 \neg_mul7_reg_1076_reg[98]_i_1 
       (.CI(\neg_mul7_reg_1076_reg[94]_i_1_n_0 ),
        .CO({\neg_mul7_reg_1076_reg[98]_i_1_n_0 ,\neg_mul7_reg_1076_reg[98]_i_1_n_1 ,\neg_mul7_reg_1076_reg[98]_i_1_n_2 ,\neg_mul7_reg_1076_reg[98]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[37:34]),
        .S(Q[39:36]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_118ns_1hbi_AddSubnS_1_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_118ns_1hbi_AddSubnS_1_comb_adder_16
   (s,
    Q,
    carry_s1);
  output [56:0]s;
  input [58:0]Q;
  input carry_s1;

  wire [58:0]Q;
  wire carry_s1;
  wire \neg_mul2_reg_1071_reg[102]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[102]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[102]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[102]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[106]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[106]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[106]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[106]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[110]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[110]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[110]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[110]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[114]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[114]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[114]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[114]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[117]_i_2_n_2 ;
  wire \neg_mul2_reg_1071_reg[117]_i_2_n_3 ;
  wire \neg_mul2_reg_1071_reg[62]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[62]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[62]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[62]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[66]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[66]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[66]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[66]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[70]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[70]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[70]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[70]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[74]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[74]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[74]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[74]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[78]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[78]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[78]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[78]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[82]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[82]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[82]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[82]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[86]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[86]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[86]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[86]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[90]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[90]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[90]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[90]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[94]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[94]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[94]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[94]_i_1_n_3 ;
  wire \neg_mul2_reg_1071_reg[98]_i_1_n_0 ;
  wire \neg_mul2_reg_1071_reg[98]_i_1_n_1 ;
  wire \neg_mul2_reg_1071_reg[98]_i_1_n_2 ;
  wire \neg_mul2_reg_1071_reg[98]_i_1_n_3 ;
  wire [56:0]s;
  wire [3:2]\NLW_neg_mul2_reg_1071_reg[117]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul2_reg_1071_reg[117]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul2_reg_1071_reg[62]_i_1_O_UNCONNECTED ;

  CARRY4 \neg_mul2_reg_1071_reg[102]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[98]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[102]_i_1_n_0 ,\neg_mul2_reg_1071_reg[102]_i_1_n_1 ,\neg_mul2_reg_1071_reg[102]_i_1_n_2 ,\neg_mul2_reg_1071_reg[102]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[41:38]),
        .S(Q[43:40]));
  CARRY4 \neg_mul2_reg_1071_reg[106]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[102]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[106]_i_1_n_0 ,\neg_mul2_reg_1071_reg[106]_i_1_n_1 ,\neg_mul2_reg_1071_reg[106]_i_1_n_2 ,\neg_mul2_reg_1071_reg[106]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[45:42]),
        .S(Q[47:44]));
  CARRY4 \neg_mul2_reg_1071_reg[110]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[106]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[110]_i_1_n_0 ,\neg_mul2_reg_1071_reg[110]_i_1_n_1 ,\neg_mul2_reg_1071_reg[110]_i_1_n_2 ,\neg_mul2_reg_1071_reg[110]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[49:46]),
        .S(Q[51:48]));
  CARRY4 \neg_mul2_reg_1071_reg[114]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[110]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[114]_i_1_n_0 ,\neg_mul2_reg_1071_reg[114]_i_1_n_1 ,\neg_mul2_reg_1071_reg[114]_i_1_n_2 ,\neg_mul2_reg_1071_reg[114]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[53:50]),
        .S(Q[55:52]));
  CARRY4 \neg_mul2_reg_1071_reg[117]_i_2 
       (.CI(\neg_mul2_reg_1071_reg[114]_i_1_n_0 ),
        .CO({\NLW_neg_mul2_reg_1071_reg[117]_i_2_CO_UNCONNECTED [3:2],\neg_mul2_reg_1071_reg[117]_i_2_n_2 ,\neg_mul2_reg_1071_reg[117]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul2_reg_1071_reg[117]_i_2_O_UNCONNECTED [3],s[56:54]}),
        .S({1'b0,Q[58:56]}));
  CARRY4 \neg_mul2_reg_1071_reg[62]_i_1 
       (.CI(1'b0),
        .CO({\neg_mul2_reg_1071_reg[62]_i_1_n_0 ,\neg_mul2_reg_1071_reg[62]_i_1_n_1 ,\neg_mul2_reg_1071_reg[62]_i_1_n_2 ,\neg_mul2_reg_1071_reg[62]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul2_reg_1071_reg[62]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul2_reg_1071_reg[66]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[62]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[66]_i_1_n_0 ,\neg_mul2_reg_1071_reg[66]_i_1_n_1 ,\neg_mul2_reg_1071_reg[66]_i_1_n_2 ,\neg_mul2_reg_1071_reg[66]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[7:4]));
  CARRY4 \neg_mul2_reg_1071_reg[70]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[66]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[70]_i_1_n_0 ,\neg_mul2_reg_1071_reg[70]_i_1_n_1 ,\neg_mul2_reg_1071_reg[70]_i_1_n_2 ,\neg_mul2_reg_1071_reg[70]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[11:8]));
  CARRY4 \neg_mul2_reg_1071_reg[74]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[70]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[74]_i_1_n_0 ,\neg_mul2_reg_1071_reg[74]_i_1_n_1 ,\neg_mul2_reg_1071_reg[74]_i_1_n_2 ,\neg_mul2_reg_1071_reg[74]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[15:12]));
  CARRY4 \neg_mul2_reg_1071_reg[78]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[74]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[78]_i_1_n_0 ,\neg_mul2_reg_1071_reg[78]_i_1_n_1 ,\neg_mul2_reg_1071_reg[78]_i_1_n_2 ,\neg_mul2_reg_1071_reg[78]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[19:16]));
  CARRY4 \neg_mul2_reg_1071_reg[82]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[78]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[82]_i_1_n_0 ,\neg_mul2_reg_1071_reg[82]_i_1_n_1 ,\neg_mul2_reg_1071_reg[82]_i_1_n_2 ,\neg_mul2_reg_1071_reg[82]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[23:20]));
  CARRY4 \neg_mul2_reg_1071_reg[86]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[82]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[86]_i_1_n_0 ,\neg_mul2_reg_1071_reg[86]_i_1_n_1 ,\neg_mul2_reg_1071_reg[86]_i_1_n_2 ,\neg_mul2_reg_1071_reg[86]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[27:24]));
  CARRY4 \neg_mul2_reg_1071_reg[90]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[86]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[90]_i_1_n_0 ,\neg_mul2_reg_1071_reg[90]_i_1_n_1 ,\neg_mul2_reg_1071_reg[90]_i_1_n_2 ,\neg_mul2_reg_1071_reg[90]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[31:28]));
  CARRY4 \neg_mul2_reg_1071_reg[94]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[90]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[94]_i_1_n_0 ,\neg_mul2_reg_1071_reg[94]_i_1_n_1 ,\neg_mul2_reg_1071_reg[94]_i_1_n_2 ,\neg_mul2_reg_1071_reg[94]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[33:30]),
        .S(Q[35:32]));
  CARRY4 \neg_mul2_reg_1071_reg[98]_i_1 
       (.CI(\neg_mul2_reg_1071_reg[94]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1071_reg[98]_i_1_n_0 ,\neg_mul2_reg_1071_reg[98]_i_1_n_1 ,\neg_mul2_reg_1071_reg[98]_i_1_n_2 ,\neg_mul2_reg_1071_reg[98]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[37:34]),
        .S(Q[39:36]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [57:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [57:0]D;

  wire [57:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [57:0]s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0_13 mixer_sub_119ns_1g8j_AddSubnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_119ns_1g8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_12
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [57:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [57:0]D;

  wire [57:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [57:0]s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0 mixer_sub_119ns_1g8j_AddSubnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [57:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [57:0]D;

  wire [57:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [59:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10_n_0;
  wire carry_s1_i_12_n_0;
  wire carry_s1_i_13_n_0;
  wire carry_s1_i_14_n_0;
  wire carry_s1_i_15_n_0;
  wire carry_s1_i_17_n_0;
  wire carry_s1_i_18_n_0;
  wire carry_s1_i_19_n_0;
  wire carry_s1_i_20_n_0;
  wire carry_s1_i_22_n_0;
  wire carry_s1_i_23_n_0;
  wire carry_s1_i_24_n_0;
  wire carry_s1_i_25_n_0;
  wire carry_s1_i_27_n_0;
  wire carry_s1_i_28_n_0;
  wire carry_s1_i_29_n_0;
  wire carry_s1_i_30_n_0;
  wire carry_s1_i_32_n_0;
  wire carry_s1_i_33_n_0;
  wire carry_s1_i_34_n_0;
  wire carry_s1_i_35_n_0;
  wire carry_s1_i_37_n_0;
  wire carry_s1_i_38_n_0;
  wire carry_s1_i_39_n_0;
  wire carry_s1_i_3_n_0;
  wire carry_s1_i_40_n_0;
  wire carry_s1_i_42_n_0;
  wire carry_s1_i_43_n_0;
  wire carry_s1_i_44_n_0;
  wire carry_s1_i_45_n_0;
  wire carry_s1_i_47_n_0;
  wire carry_s1_i_48_n_0;
  wire carry_s1_i_49_n_0;
  wire carry_s1_i_4_n_0;
  wire carry_s1_i_50_n_0;
  wire carry_s1_i_52_n_0;
  wire carry_s1_i_53_n_0;
  wire carry_s1_i_54_n_0;
  wire carry_s1_i_55_n_0;
  wire carry_s1_i_57_n_0;
  wire carry_s1_i_58_n_0;
  wire carry_s1_i_59_n_0;
  wire carry_s1_i_5_n_0;
  wire carry_s1_i_60_n_0;
  wire carry_s1_i_62_n_0;
  wire carry_s1_i_63_n_0;
  wire carry_s1_i_64_n_0;
  wire carry_s1_i_65_n_0;
  wire carry_s1_i_67_n_0;
  wire carry_s1_i_68_n_0;
  wire carry_s1_i_69_n_0;
  wire carry_s1_i_70_n_0;
  wire carry_s1_i_71_n_0;
  wire carry_s1_i_72_n_0;
  wire carry_s1_i_73_n_0;
  wire carry_s1_i_74_n_0;
  wire carry_s1_i_7_n_0;
  wire carry_s1_i_8_n_0;
  wire carry_s1_i_9_n_0;
  wire carry_s1_reg_i_11_n_0;
  wire carry_s1_reg_i_11_n_1;
  wire carry_s1_reg_i_11_n_2;
  wire carry_s1_reg_i_11_n_3;
  wire carry_s1_reg_i_16_n_0;
  wire carry_s1_reg_i_16_n_1;
  wire carry_s1_reg_i_16_n_2;
  wire carry_s1_reg_i_16_n_3;
  wire carry_s1_reg_i_1_n_2;
  wire carry_s1_reg_i_1_n_3;
  wire carry_s1_reg_i_21_n_0;
  wire carry_s1_reg_i_21_n_1;
  wire carry_s1_reg_i_21_n_2;
  wire carry_s1_reg_i_21_n_3;
  wire carry_s1_reg_i_26_n_0;
  wire carry_s1_reg_i_26_n_1;
  wire carry_s1_reg_i_26_n_2;
  wire carry_s1_reg_i_26_n_3;
  wire carry_s1_reg_i_2_n_0;
  wire carry_s1_reg_i_2_n_1;
  wire carry_s1_reg_i_2_n_2;
  wire carry_s1_reg_i_2_n_3;
  wire carry_s1_reg_i_31_n_0;
  wire carry_s1_reg_i_31_n_1;
  wire carry_s1_reg_i_31_n_2;
  wire carry_s1_reg_i_31_n_3;
  wire carry_s1_reg_i_36_n_0;
  wire carry_s1_reg_i_36_n_1;
  wire carry_s1_reg_i_36_n_2;
  wire carry_s1_reg_i_36_n_3;
  wire carry_s1_reg_i_41_n_0;
  wire carry_s1_reg_i_41_n_1;
  wire carry_s1_reg_i_41_n_2;
  wire carry_s1_reg_i_41_n_3;
  wire carry_s1_reg_i_46_n_0;
  wire carry_s1_reg_i_46_n_1;
  wire carry_s1_reg_i_46_n_2;
  wire carry_s1_reg_i_46_n_3;
  wire carry_s1_reg_i_51_n_0;
  wire carry_s1_reg_i_51_n_1;
  wire carry_s1_reg_i_51_n_2;
  wire carry_s1_reg_i_51_n_3;
  wire carry_s1_reg_i_56_n_0;
  wire carry_s1_reg_i_56_n_1;
  wire carry_s1_reg_i_56_n_2;
  wire carry_s1_reg_i_56_n_3;
  wire carry_s1_reg_i_61_n_0;
  wire carry_s1_reg_i_61_n_1;
  wire carry_s1_reg_i_61_n_2;
  wire carry_s1_reg_i_61_n_3;
  wire carry_s1_reg_i_66_n_0;
  wire carry_s1_reg_i_66_n_1;
  wire carry_s1_reg_i_66_n_2;
  wire carry_s1_reg_i_66_n_3;
  wire carry_s1_reg_i_6_n_0;
  wire carry_s1_reg_i_6_n_1;
  wire carry_s1_reg_i_6_n_2;
  wire carry_s1_reg_i_6_n_3;
  wire facout_s1;
  wire [59:0]p_0_in;
  wire [57:0]s;
  wire [3:3]NLW_carry_s1_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_16_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_26_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_31_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_36_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_41_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_46_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_51_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_56_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_61_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_66_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1 
       (.I0(Q[59]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1 
       (.I0(D[8]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1 
       (.I0(D[9]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1 
       (.I0(D[10]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1 
       (.I0(D[11]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1 
       (.I0(D[12]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1 
       (.I0(D[13]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1 
       (.I0(D[14]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1 
       (.I0(D[15]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1 
       (.I0(D[16]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1 
       (.I0(D[17]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1 
       (.I0(Q[60]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1 
       (.I0(D[18]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1 
       (.I0(D[19]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1 
       (.I0(D[20]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1 
       (.I0(D[21]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1 
       (.I0(D[22]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1 
       (.I0(D[23]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1 
       (.I0(D[24]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1 
       (.I0(D[25]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1 
       (.I0(D[26]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1 
       (.I0(D[27]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1 
       (.I0(D[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1 
       (.I0(D[28]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1 
       (.I0(D[29]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1 
       (.I0(D[30]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1 
       (.I0(D[31]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1 
       (.I0(D[32]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1 
       (.I0(D[33]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1 
       (.I0(D[34]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1 
       (.I0(D[35]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1 
       (.I0(D[36]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1 
       (.I0(D[37]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1 
       (.I0(D[1]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1 
       (.I0(D[38]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1 
       (.I0(D[39]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1 
       (.I0(D[40]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1 
       (.I0(D[41]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1 
       (.I0(D[42]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1 
       (.I0(D[43]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1 
       (.I0(D[44]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1 
       (.I0(D[45]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1 
       (.I0(D[46]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1 
       (.I0(D[47]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1 
       (.I0(D[2]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_1 
       (.I0(D[48]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[51]_i_1 
       (.I0(D[49]),
        .O(p_0_in[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[52]_i_1 
       (.I0(D[50]),
        .O(p_0_in[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[53]_i_1 
       (.I0(D[51]),
        .O(p_0_in[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[54]_i_1 
       (.I0(D[52]),
        .O(p_0_in[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[55]_i_1 
       (.I0(D[53]),
        .O(p_0_in[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[56]_i_1 
       (.I0(D[54]),
        .O(p_0_in[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[57]_i_1 
       (.I0(D[55]),
        .O(p_0_in[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[58]_i_1 
       (.I0(D[56]),
        .O(p_0_in[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[59]_i_2 
       (.I0(D[57]),
        .O(p_0_in[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1 
       (.I0(D[3]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1 
       (.I0(D[4]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1 
       (.I0(D[5]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1 
       (.I0(D[6]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1 
       (.I0(D[7]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[51]),
        .Q(bin_s1[51]),
        .R(1'b0));
  FDRE \bin_s1_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[52]),
        .Q(bin_s1[52]),
        .R(1'b0));
  FDRE \bin_s1_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[53]),
        .Q(bin_s1[53]),
        .R(1'b0));
  FDRE \bin_s1_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[54]),
        .Q(bin_s1[54]),
        .R(1'b0));
  FDRE \bin_s1_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[55]),
        .Q(bin_s1[55]),
        .R(1'b0));
  FDRE \bin_s1_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[56]),
        .Q(bin_s1[56]),
        .R(1'b0));
  FDRE \bin_s1_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[57]),
        .Q(bin_s1[57]),
        .R(1'b0));
  FDRE \bin_s1_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[58]),
        .Q(bin_s1[58]),
        .R(1'b0));
  FDRE \bin_s1_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[59]),
        .Q(bin_s1[59]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10
       (.I0(Q[52]),
        .O(carry_s1_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12
       (.I0(Q[51]),
        .O(carry_s1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13
       (.I0(Q[50]),
        .O(carry_s1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14
       (.I0(Q[49]),
        .O(carry_s1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15
       (.I0(Q[48]),
        .O(carry_s1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17
       (.I0(Q[47]),
        .O(carry_s1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18
       (.I0(Q[46]),
        .O(carry_s1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19
       (.I0(Q[45]),
        .O(carry_s1_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20
       (.I0(Q[44]),
        .O(carry_s1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22
       (.I0(Q[43]),
        .O(carry_s1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23
       (.I0(Q[42]),
        .O(carry_s1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24
       (.I0(Q[41]),
        .O(carry_s1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25
       (.I0(Q[40]),
        .O(carry_s1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27
       (.I0(Q[39]),
        .O(carry_s1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28
       (.I0(Q[38]),
        .O(carry_s1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29
       (.I0(Q[37]),
        .O(carry_s1_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3
       (.I0(Q[58]),
        .O(carry_s1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30
       (.I0(Q[36]),
        .O(carry_s1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32
       (.I0(Q[35]),
        .O(carry_s1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33
       (.I0(Q[34]),
        .O(carry_s1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34
       (.I0(Q[33]),
        .O(carry_s1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35
       (.I0(Q[32]),
        .O(carry_s1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37
       (.I0(Q[31]),
        .O(carry_s1_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38
       (.I0(Q[30]),
        .O(carry_s1_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39
       (.I0(Q[29]),
        .O(carry_s1_i_39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4
       (.I0(Q[57]),
        .O(carry_s1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40
       (.I0(Q[28]),
        .O(carry_s1_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42
       (.I0(Q[27]),
        .O(carry_s1_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43
       (.I0(Q[26]),
        .O(carry_s1_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44
       (.I0(Q[25]),
        .O(carry_s1_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45
       (.I0(Q[24]),
        .O(carry_s1_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47
       (.I0(Q[23]),
        .O(carry_s1_i_47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48
       (.I0(Q[22]),
        .O(carry_s1_i_48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49
       (.I0(Q[21]),
        .O(carry_s1_i_49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5
       (.I0(Q[56]),
        .O(carry_s1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50
       (.I0(Q[20]),
        .O(carry_s1_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52
       (.I0(Q[19]),
        .O(carry_s1_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53
       (.I0(Q[18]),
        .O(carry_s1_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54
       (.I0(Q[17]),
        .O(carry_s1_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55
       (.I0(Q[16]),
        .O(carry_s1_i_55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57
       (.I0(Q[15]),
        .O(carry_s1_i_57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58
       (.I0(Q[14]),
        .O(carry_s1_i_58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59
       (.I0(Q[13]),
        .O(carry_s1_i_59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60
       (.I0(Q[12]),
        .O(carry_s1_i_60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62
       (.I0(Q[11]),
        .O(carry_s1_i_62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63
       (.I0(Q[10]),
        .O(carry_s1_i_63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_64
       (.I0(Q[9]),
        .O(carry_s1_i_64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_65
       (.I0(Q[8]),
        .O(carry_s1_i_65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_67
       (.I0(Q[7]),
        .O(carry_s1_i_67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_68
       (.I0(Q[6]),
        .O(carry_s1_i_68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_69
       (.I0(Q[5]),
        .O(carry_s1_i_69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7
       (.I0(Q[55]),
        .O(carry_s1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_70
       (.I0(Q[4]),
        .O(carry_s1_i_70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_71
       (.I0(Q[3]),
        .O(carry_s1_i_71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_72
       (.I0(Q[2]),
        .O(carry_s1_i_72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_73
       (.I0(Q[1]),
        .O(carry_s1_i_73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_74
       (.I0(Q[0]),
        .O(carry_s1_i_74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8
       (.I0(Q[54]),
        .O(carry_s1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9
       (.I0(Q[53]),
        .O(carry_s1_i_9_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_1
       (.CI(carry_s1_reg_i_2_n_0),
        .CO({NLW_carry_s1_reg_i_1_CO_UNCONNECTED[3],facout_s1,carry_s1_reg_i_1_n_2,carry_s1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,carry_s1_i_3_n_0,carry_s1_i_4_n_0,carry_s1_i_5_n_0}));
  CARRY4 carry_s1_reg_i_11
       (.CI(carry_s1_reg_i_16_n_0),
        .CO({carry_s1_reg_i_11_n_0,carry_s1_reg_i_11_n_1,carry_s1_reg_i_11_n_2,carry_s1_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_11_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_17_n_0,carry_s1_i_18_n_0,carry_s1_i_19_n_0,carry_s1_i_20_n_0}));
  CARRY4 carry_s1_reg_i_16
       (.CI(carry_s1_reg_i_21_n_0),
        .CO({carry_s1_reg_i_16_n_0,carry_s1_reg_i_16_n_1,carry_s1_reg_i_16_n_2,carry_s1_reg_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_16_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_22_n_0,carry_s1_i_23_n_0,carry_s1_i_24_n_0,carry_s1_i_25_n_0}));
  CARRY4 carry_s1_reg_i_2
       (.CI(carry_s1_reg_i_6_n_0),
        .CO({carry_s1_reg_i_2_n_0,carry_s1_reg_i_2_n_1,carry_s1_reg_i_2_n_2,carry_s1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_7_n_0,carry_s1_i_8_n_0,carry_s1_i_9_n_0,carry_s1_i_10_n_0}));
  CARRY4 carry_s1_reg_i_21
       (.CI(carry_s1_reg_i_26_n_0),
        .CO({carry_s1_reg_i_21_n_0,carry_s1_reg_i_21_n_1,carry_s1_reg_i_21_n_2,carry_s1_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_21_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_27_n_0,carry_s1_i_28_n_0,carry_s1_i_29_n_0,carry_s1_i_30_n_0}));
  CARRY4 carry_s1_reg_i_26
       (.CI(carry_s1_reg_i_31_n_0),
        .CO({carry_s1_reg_i_26_n_0,carry_s1_reg_i_26_n_1,carry_s1_reg_i_26_n_2,carry_s1_reg_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_26_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_32_n_0,carry_s1_i_33_n_0,carry_s1_i_34_n_0,carry_s1_i_35_n_0}));
  CARRY4 carry_s1_reg_i_31
       (.CI(carry_s1_reg_i_36_n_0),
        .CO({carry_s1_reg_i_31_n_0,carry_s1_reg_i_31_n_1,carry_s1_reg_i_31_n_2,carry_s1_reg_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_31_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_37_n_0,carry_s1_i_38_n_0,carry_s1_i_39_n_0,carry_s1_i_40_n_0}));
  CARRY4 carry_s1_reg_i_36
       (.CI(carry_s1_reg_i_41_n_0),
        .CO({carry_s1_reg_i_36_n_0,carry_s1_reg_i_36_n_1,carry_s1_reg_i_36_n_2,carry_s1_reg_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_36_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_42_n_0,carry_s1_i_43_n_0,carry_s1_i_44_n_0,carry_s1_i_45_n_0}));
  CARRY4 carry_s1_reg_i_41
       (.CI(carry_s1_reg_i_46_n_0),
        .CO({carry_s1_reg_i_41_n_0,carry_s1_reg_i_41_n_1,carry_s1_reg_i_41_n_2,carry_s1_reg_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_41_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_47_n_0,carry_s1_i_48_n_0,carry_s1_i_49_n_0,carry_s1_i_50_n_0}));
  CARRY4 carry_s1_reg_i_46
       (.CI(carry_s1_reg_i_51_n_0),
        .CO({carry_s1_reg_i_46_n_0,carry_s1_reg_i_46_n_1,carry_s1_reg_i_46_n_2,carry_s1_reg_i_46_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_46_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52_n_0,carry_s1_i_53_n_0,carry_s1_i_54_n_0,carry_s1_i_55_n_0}));
  CARRY4 carry_s1_reg_i_51
       (.CI(carry_s1_reg_i_56_n_0),
        .CO({carry_s1_reg_i_51_n_0,carry_s1_reg_i_51_n_1,carry_s1_reg_i_51_n_2,carry_s1_reg_i_51_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_51_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_57_n_0,carry_s1_i_58_n_0,carry_s1_i_59_n_0,carry_s1_i_60_n_0}));
  CARRY4 carry_s1_reg_i_56
       (.CI(carry_s1_reg_i_61_n_0),
        .CO({carry_s1_reg_i_56_n_0,carry_s1_reg_i_56_n_1,carry_s1_reg_i_56_n_2,carry_s1_reg_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_56_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_62_n_0,carry_s1_i_63_n_0,carry_s1_i_64_n_0,carry_s1_i_65_n_0}));
  CARRY4 carry_s1_reg_i_6
       (.CI(carry_s1_reg_i_11_n_0),
        .CO({carry_s1_reg_i_6_n_0,carry_s1_reg_i_6_n_1,carry_s1_reg_i_6_n_2,carry_s1_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_6_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_12_n_0,carry_s1_i_13_n_0,carry_s1_i_14_n_0,carry_s1_i_15_n_0}));
  CARRY4 carry_s1_reg_i_61
       (.CI(carry_s1_reg_i_66_n_0),
        .CO({carry_s1_reg_i_61_n_0,carry_s1_reg_i_61_n_1,carry_s1_reg_i_61_n_2,carry_s1_reg_i_61_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_61_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_67_n_0,carry_s1_i_68_n_0,carry_s1_i_69_n_0,carry_s1_i_70_n_0}));
  CARRY4 carry_s1_reg_i_66
       (.CI(1'b0),
        .CO({carry_s1_reg_i_66_n_0,carry_s1_reg_i_66_n_1,carry_s1_reg_i_66_n_2,carry_s1_reg_i_66_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_66_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_71_n_0,carry_s1_i_72_n_0,carry_s1_i_73_n_0,carry_s1_i_74_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0_comb_adder__parameterized0 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_119ns_1g8j_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0_13
   (s,
    E,
    ap_clk,
    Q,
    D);
  output [57:0]s;
  input [0:0]E;
  input ap_clk;
  input [60:0]Q;
  input [57:0]D;

  wire [57:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire ap_clk;
  wire [59:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10__0_n_0;
  wire carry_s1_i_12__0_n_0;
  wire carry_s1_i_13__0_n_0;
  wire carry_s1_i_14__0_n_0;
  wire carry_s1_i_15__0_n_0;
  wire carry_s1_i_17__0_n_0;
  wire carry_s1_i_18__0_n_0;
  wire carry_s1_i_19__0_n_0;
  wire carry_s1_i_20__0_n_0;
  wire carry_s1_i_22__0_n_0;
  wire carry_s1_i_23__0_n_0;
  wire carry_s1_i_24__0_n_0;
  wire carry_s1_i_25__0_n_0;
  wire carry_s1_i_27__0_n_0;
  wire carry_s1_i_28__0_n_0;
  wire carry_s1_i_29__0_n_0;
  wire carry_s1_i_30__0_n_0;
  wire carry_s1_i_32__0_n_0;
  wire carry_s1_i_33__0_n_0;
  wire carry_s1_i_34__0_n_0;
  wire carry_s1_i_35__0_n_0;
  wire carry_s1_i_37__0_n_0;
  wire carry_s1_i_38__0_n_0;
  wire carry_s1_i_39__0_n_0;
  wire carry_s1_i_3__0_n_0;
  wire carry_s1_i_40__0_n_0;
  wire carry_s1_i_42__0_n_0;
  wire carry_s1_i_43__0_n_0;
  wire carry_s1_i_44__0_n_0;
  wire carry_s1_i_45__0_n_0;
  wire carry_s1_i_47__0_n_0;
  wire carry_s1_i_48__0_n_0;
  wire carry_s1_i_49__0_n_0;
  wire carry_s1_i_4__0_n_0;
  wire carry_s1_i_50__0_n_0;
  wire carry_s1_i_52__0_n_0;
  wire carry_s1_i_53__0_n_0;
  wire carry_s1_i_54__0_n_0;
  wire carry_s1_i_55__0_n_0;
  wire carry_s1_i_57__0_n_0;
  wire carry_s1_i_58__0_n_0;
  wire carry_s1_i_59__0_n_0;
  wire carry_s1_i_5__0_n_0;
  wire carry_s1_i_60__0_n_0;
  wire carry_s1_i_62__0_n_0;
  wire carry_s1_i_63__0_n_0;
  wire carry_s1_i_64__0_n_0;
  wire carry_s1_i_65__0_n_0;
  wire carry_s1_i_67__0_n_0;
  wire carry_s1_i_68__0_n_0;
  wire carry_s1_i_69__0_n_0;
  wire carry_s1_i_70__0_n_0;
  wire carry_s1_i_71__0_n_0;
  wire carry_s1_i_72__0_n_0;
  wire carry_s1_i_73__0_n_0;
  wire carry_s1_i_74__0_n_0;
  wire carry_s1_i_7__0_n_0;
  wire carry_s1_i_8__0_n_0;
  wire carry_s1_i_9__0_n_0;
  wire carry_s1_reg_i_11__2_n_0;
  wire carry_s1_reg_i_11__2_n_1;
  wire carry_s1_reg_i_11__2_n_2;
  wire carry_s1_reg_i_11__2_n_3;
  wire carry_s1_reg_i_16__2_n_0;
  wire carry_s1_reg_i_16__2_n_1;
  wire carry_s1_reg_i_16__2_n_2;
  wire carry_s1_reg_i_16__2_n_3;
  wire carry_s1_reg_i_1__2_n_2;
  wire carry_s1_reg_i_1__2_n_3;
  wire carry_s1_reg_i_21__2_n_0;
  wire carry_s1_reg_i_21__2_n_1;
  wire carry_s1_reg_i_21__2_n_2;
  wire carry_s1_reg_i_21__2_n_3;
  wire carry_s1_reg_i_26__2_n_0;
  wire carry_s1_reg_i_26__2_n_1;
  wire carry_s1_reg_i_26__2_n_2;
  wire carry_s1_reg_i_26__2_n_3;
  wire carry_s1_reg_i_2__2_n_0;
  wire carry_s1_reg_i_2__2_n_1;
  wire carry_s1_reg_i_2__2_n_2;
  wire carry_s1_reg_i_2__2_n_3;
  wire carry_s1_reg_i_31__2_n_0;
  wire carry_s1_reg_i_31__2_n_1;
  wire carry_s1_reg_i_31__2_n_2;
  wire carry_s1_reg_i_31__2_n_3;
  wire carry_s1_reg_i_36__2_n_0;
  wire carry_s1_reg_i_36__2_n_1;
  wire carry_s1_reg_i_36__2_n_2;
  wire carry_s1_reg_i_36__2_n_3;
  wire carry_s1_reg_i_41__2_n_0;
  wire carry_s1_reg_i_41__2_n_1;
  wire carry_s1_reg_i_41__2_n_2;
  wire carry_s1_reg_i_41__2_n_3;
  wire carry_s1_reg_i_46__2_n_0;
  wire carry_s1_reg_i_46__2_n_1;
  wire carry_s1_reg_i_46__2_n_2;
  wire carry_s1_reg_i_46__2_n_3;
  wire carry_s1_reg_i_51__2_n_0;
  wire carry_s1_reg_i_51__2_n_1;
  wire carry_s1_reg_i_51__2_n_2;
  wire carry_s1_reg_i_51__2_n_3;
  wire carry_s1_reg_i_56__2_n_0;
  wire carry_s1_reg_i_56__2_n_1;
  wire carry_s1_reg_i_56__2_n_2;
  wire carry_s1_reg_i_56__2_n_3;
  wire carry_s1_reg_i_61__2_n_0;
  wire carry_s1_reg_i_61__2_n_1;
  wire carry_s1_reg_i_61__2_n_2;
  wire carry_s1_reg_i_61__2_n_3;
  wire carry_s1_reg_i_66__2_n_0;
  wire carry_s1_reg_i_66__2_n_1;
  wire carry_s1_reg_i_66__2_n_2;
  wire carry_s1_reg_i_66__2_n_3;
  wire carry_s1_reg_i_6__2_n_0;
  wire carry_s1_reg_i_6__2_n_1;
  wire carry_s1_reg_i_6__2_n_2;
  wire carry_s1_reg_i_6__2_n_3;
  wire facout_s1;
  wire [59:0]p_0_in;
  wire [57:0]s;
  wire [3:0]NLW_carry_s1_reg_i_11__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_16__2_O_UNCONNECTED;
  wire [3:3]NLW_carry_s1_reg_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_21__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_26__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_31__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_36__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_41__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_46__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_51__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_56__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_61__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_66__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_6__2_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__0 
       (.I0(Q[59]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__0 
       (.I0(D[8]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__0 
       (.I0(D[9]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__0 
       (.I0(D[10]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__0 
       (.I0(D[11]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__0 
       (.I0(D[12]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__0 
       (.I0(D[13]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__0 
       (.I0(D[14]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__0 
       (.I0(D[15]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__0 
       (.I0(D[16]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__0 
       (.I0(D[17]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__0 
       (.I0(Q[60]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__0 
       (.I0(D[18]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__0 
       (.I0(D[19]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__0 
       (.I0(D[20]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__0 
       (.I0(D[21]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__0 
       (.I0(D[22]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__0 
       (.I0(D[23]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__0 
       (.I0(D[24]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__0 
       (.I0(D[25]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__0 
       (.I0(D[26]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__0 
       (.I0(D[27]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__0 
       (.I0(D[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__0 
       (.I0(D[28]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__0 
       (.I0(D[29]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__0 
       (.I0(D[30]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__0 
       (.I0(D[31]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__0 
       (.I0(D[32]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__0 
       (.I0(D[33]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__0 
       (.I0(D[34]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__0 
       (.I0(D[35]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__0 
       (.I0(D[36]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__0 
       (.I0(D[37]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__0 
       (.I0(D[1]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__0 
       (.I0(D[38]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__0 
       (.I0(D[39]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__0 
       (.I0(D[40]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1__0 
       (.I0(D[41]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1__0 
       (.I0(D[42]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1__0 
       (.I0(D[43]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1__0 
       (.I0(D[44]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1__0 
       (.I0(D[45]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1__0 
       (.I0(D[46]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1__0 
       (.I0(D[47]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__0 
       (.I0(D[2]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_1__0 
       (.I0(D[48]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[51]_i_1__0 
       (.I0(D[49]),
        .O(p_0_in[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[52]_i_1__0 
       (.I0(D[50]),
        .O(p_0_in[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[53]_i_1__0 
       (.I0(D[51]),
        .O(p_0_in[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[54]_i_1__0 
       (.I0(D[52]),
        .O(p_0_in[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[55]_i_1__0 
       (.I0(D[53]),
        .O(p_0_in[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[56]_i_1__0 
       (.I0(D[54]),
        .O(p_0_in[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[57]_i_1__0 
       (.I0(D[55]),
        .O(p_0_in[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[58]_i_1__0 
       (.I0(D[56]),
        .O(p_0_in[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[59]_i_1 
       (.I0(D[57]),
        .O(p_0_in[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__0 
       (.I0(D[3]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__0 
       (.I0(D[4]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__0 
       (.I0(D[5]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__0 
       (.I0(D[6]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__0 
       (.I0(D[7]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[51]),
        .Q(bin_s1[51]),
        .R(1'b0));
  FDRE \bin_s1_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[52]),
        .Q(bin_s1[52]),
        .R(1'b0));
  FDRE \bin_s1_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[53]),
        .Q(bin_s1[53]),
        .R(1'b0));
  FDRE \bin_s1_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[54]),
        .Q(bin_s1[54]),
        .R(1'b0));
  FDRE \bin_s1_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[55]),
        .Q(bin_s1[55]),
        .R(1'b0));
  FDRE \bin_s1_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[56]),
        .Q(bin_s1[56]),
        .R(1'b0));
  FDRE \bin_s1_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[57]),
        .Q(bin_s1[57]),
        .R(1'b0));
  FDRE \bin_s1_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[58]),
        .Q(bin_s1[58]),
        .R(1'b0));
  FDRE \bin_s1_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[59]),
        .Q(bin_s1[59]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10__0
       (.I0(Q[52]),
        .O(carry_s1_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12__0
       (.I0(Q[51]),
        .O(carry_s1_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__0
       (.I0(Q[50]),
        .O(carry_s1_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__0
       (.I0(Q[49]),
        .O(carry_s1_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15__0
       (.I0(Q[48]),
        .O(carry_s1_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17__0
       (.I0(Q[47]),
        .O(carry_s1_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__0
       (.I0(Q[46]),
        .O(carry_s1_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__0
       (.I0(Q[45]),
        .O(carry_s1_i_19__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20__0
       (.I0(Q[44]),
        .O(carry_s1_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22__0
       (.I0(Q[43]),
        .O(carry_s1_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__0
       (.I0(Q[42]),
        .O(carry_s1_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__0
       (.I0(Q[41]),
        .O(carry_s1_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25__0
       (.I0(Q[40]),
        .O(carry_s1_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27__0
       (.I0(Q[39]),
        .O(carry_s1_i_27__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__0
       (.I0(Q[38]),
        .O(carry_s1_i_28__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__0
       (.I0(Q[37]),
        .O(carry_s1_i_29__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30__0
       (.I0(Q[36]),
        .O(carry_s1_i_30__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32__0
       (.I0(Q[35]),
        .O(carry_s1_i_32__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__0
       (.I0(Q[34]),
        .O(carry_s1_i_33__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__0
       (.I0(Q[33]),
        .O(carry_s1_i_34__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35__0
       (.I0(Q[32]),
        .O(carry_s1_i_35__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37__0
       (.I0(Q[31]),
        .O(carry_s1_i_37__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__0
       (.I0(Q[30]),
        .O(carry_s1_i_38__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__0
       (.I0(Q[29]),
        .O(carry_s1_i_39__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__0
       (.I0(Q[58]),
        .O(carry_s1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40__0
       (.I0(Q[28]),
        .O(carry_s1_i_40__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42__0
       (.I0(Q[27]),
        .O(carry_s1_i_42__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__0
       (.I0(Q[26]),
        .O(carry_s1_i_43__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__0
       (.I0(Q[25]),
        .O(carry_s1_i_44__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45__0
       (.I0(Q[24]),
        .O(carry_s1_i_45__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47__0
       (.I0(Q[23]),
        .O(carry_s1_i_47__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__0
       (.I0(Q[22]),
        .O(carry_s1_i_48__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__0
       (.I0(Q[21]),
        .O(carry_s1_i_49__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__0
       (.I0(Q[57]),
        .O(carry_s1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50__0
       (.I0(Q[20]),
        .O(carry_s1_i_50__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__0
       (.I0(Q[19]),
        .O(carry_s1_i_52__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__0
       (.I0(Q[18]),
        .O(carry_s1_i_53__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__0
       (.I0(Q[17]),
        .O(carry_s1_i_54__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55__0
       (.I0(Q[16]),
        .O(carry_s1_i_55__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57__0
       (.I0(Q[15]),
        .O(carry_s1_i_57__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58__0
       (.I0(Q[14]),
        .O(carry_s1_i_58__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59__0
       (.I0(Q[13]),
        .O(carry_s1_i_59__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5__0
       (.I0(Q[56]),
        .O(carry_s1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60__0
       (.I0(Q[12]),
        .O(carry_s1_i_60__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62__0
       (.I0(Q[11]),
        .O(carry_s1_i_62__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63__0
       (.I0(Q[10]),
        .O(carry_s1_i_63__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_64__0
       (.I0(Q[9]),
        .O(carry_s1_i_64__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_65__0
       (.I0(Q[8]),
        .O(carry_s1_i_65__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_67__0
       (.I0(Q[7]),
        .O(carry_s1_i_67__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_68__0
       (.I0(Q[6]),
        .O(carry_s1_i_68__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_69__0
       (.I0(Q[5]),
        .O(carry_s1_i_69__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_70__0
       (.I0(Q[4]),
        .O(carry_s1_i_70__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_71__0
       (.I0(Q[3]),
        .O(carry_s1_i_71__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_72__0
       (.I0(Q[2]),
        .O(carry_s1_i_72__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_73__0
       (.I0(Q[1]),
        .O(carry_s1_i_73__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_74__0
       (.I0(Q[0]),
        .O(carry_s1_i_74__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7__0
       (.I0(Q[55]),
        .O(carry_s1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__0
       (.I0(Q[54]),
        .O(carry_s1_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__0
       (.I0(Q[53]),
        .O(carry_s1_i_9__0_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_11__2
       (.CI(carry_s1_reg_i_16__2_n_0),
        .CO({carry_s1_reg_i_11__2_n_0,carry_s1_reg_i_11__2_n_1,carry_s1_reg_i_11__2_n_2,carry_s1_reg_i_11__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_11__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_17__0_n_0,carry_s1_i_18__0_n_0,carry_s1_i_19__0_n_0,carry_s1_i_20__0_n_0}));
  CARRY4 carry_s1_reg_i_16__2
       (.CI(carry_s1_reg_i_21__2_n_0),
        .CO({carry_s1_reg_i_16__2_n_0,carry_s1_reg_i_16__2_n_1,carry_s1_reg_i_16__2_n_2,carry_s1_reg_i_16__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_16__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_22__0_n_0,carry_s1_i_23__0_n_0,carry_s1_i_24__0_n_0,carry_s1_i_25__0_n_0}));
  CARRY4 carry_s1_reg_i_1__2
       (.CI(carry_s1_reg_i_2__2_n_0),
        .CO({NLW_carry_s1_reg_i_1__2_CO_UNCONNECTED[3],facout_s1,carry_s1_reg_i_1__2_n_2,carry_s1_reg_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__2_O_UNCONNECTED[3:0]),
        .S({1'b0,carry_s1_i_3__0_n_0,carry_s1_i_4__0_n_0,carry_s1_i_5__0_n_0}));
  CARRY4 carry_s1_reg_i_21__2
       (.CI(carry_s1_reg_i_26__2_n_0),
        .CO({carry_s1_reg_i_21__2_n_0,carry_s1_reg_i_21__2_n_1,carry_s1_reg_i_21__2_n_2,carry_s1_reg_i_21__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_21__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_27__0_n_0,carry_s1_i_28__0_n_0,carry_s1_i_29__0_n_0,carry_s1_i_30__0_n_0}));
  CARRY4 carry_s1_reg_i_26__2
       (.CI(carry_s1_reg_i_31__2_n_0),
        .CO({carry_s1_reg_i_26__2_n_0,carry_s1_reg_i_26__2_n_1,carry_s1_reg_i_26__2_n_2,carry_s1_reg_i_26__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_26__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_32__0_n_0,carry_s1_i_33__0_n_0,carry_s1_i_34__0_n_0,carry_s1_i_35__0_n_0}));
  CARRY4 carry_s1_reg_i_2__2
       (.CI(carry_s1_reg_i_6__2_n_0),
        .CO({carry_s1_reg_i_2__2_n_0,carry_s1_reg_i_2__2_n_1,carry_s1_reg_i_2__2_n_2,carry_s1_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_7__0_n_0,carry_s1_i_8__0_n_0,carry_s1_i_9__0_n_0,carry_s1_i_10__0_n_0}));
  CARRY4 carry_s1_reg_i_31__2
       (.CI(carry_s1_reg_i_36__2_n_0),
        .CO({carry_s1_reg_i_31__2_n_0,carry_s1_reg_i_31__2_n_1,carry_s1_reg_i_31__2_n_2,carry_s1_reg_i_31__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_31__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_37__0_n_0,carry_s1_i_38__0_n_0,carry_s1_i_39__0_n_0,carry_s1_i_40__0_n_0}));
  CARRY4 carry_s1_reg_i_36__2
       (.CI(carry_s1_reg_i_41__2_n_0),
        .CO({carry_s1_reg_i_36__2_n_0,carry_s1_reg_i_36__2_n_1,carry_s1_reg_i_36__2_n_2,carry_s1_reg_i_36__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_36__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_42__0_n_0,carry_s1_i_43__0_n_0,carry_s1_i_44__0_n_0,carry_s1_i_45__0_n_0}));
  CARRY4 carry_s1_reg_i_41__2
       (.CI(carry_s1_reg_i_46__2_n_0),
        .CO({carry_s1_reg_i_41__2_n_0,carry_s1_reg_i_41__2_n_1,carry_s1_reg_i_41__2_n_2,carry_s1_reg_i_41__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_41__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_47__0_n_0,carry_s1_i_48__0_n_0,carry_s1_i_49__0_n_0,carry_s1_i_50__0_n_0}));
  CARRY4 carry_s1_reg_i_46__2
       (.CI(carry_s1_reg_i_51__2_n_0),
        .CO({carry_s1_reg_i_46__2_n_0,carry_s1_reg_i_46__2_n_1,carry_s1_reg_i_46__2_n_2,carry_s1_reg_i_46__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_46__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52__0_n_0,carry_s1_i_53__0_n_0,carry_s1_i_54__0_n_0,carry_s1_i_55__0_n_0}));
  CARRY4 carry_s1_reg_i_51__2
       (.CI(carry_s1_reg_i_56__2_n_0),
        .CO({carry_s1_reg_i_51__2_n_0,carry_s1_reg_i_51__2_n_1,carry_s1_reg_i_51__2_n_2,carry_s1_reg_i_51__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_51__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_57__0_n_0,carry_s1_i_58__0_n_0,carry_s1_i_59__0_n_0,carry_s1_i_60__0_n_0}));
  CARRY4 carry_s1_reg_i_56__2
       (.CI(carry_s1_reg_i_61__2_n_0),
        .CO({carry_s1_reg_i_56__2_n_0,carry_s1_reg_i_56__2_n_1,carry_s1_reg_i_56__2_n_2,carry_s1_reg_i_56__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_56__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_62__0_n_0,carry_s1_i_63__0_n_0,carry_s1_i_64__0_n_0,carry_s1_i_65__0_n_0}));
  CARRY4 carry_s1_reg_i_61__2
       (.CI(carry_s1_reg_i_66__2_n_0),
        .CO({carry_s1_reg_i_61__2_n_0,carry_s1_reg_i_61__2_n_1,carry_s1_reg_i_61__2_n_2,carry_s1_reg_i_61__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_61__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_67__0_n_0,carry_s1_i_68__0_n_0,carry_s1_i_69__0_n_0,carry_s1_i_70__0_n_0}));
  CARRY4 carry_s1_reg_i_66__2
       (.CI(1'b0),
        .CO({carry_s1_reg_i_66__2_n_0,carry_s1_reg_i_66__2_n_1,carry_s1_reg_i_66__2_n_2,carry_s1_reg_i_66__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_66__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_71__0_n_0,carry_s1_i_72__0_n_0,carry_s1_i_73__0_n_0,carry_s1_i_74__0_n_0}));
  CARRY4 carry_s1_reg_i_6__2
       (.CI(carry_s1_reg_i_11__2_n_0),
        .CO({carry_s1_reg_i_6__2_n_0,carry_s1_reg_i_6__2_n_1,carry_s1_reg_i_6__2_n_2,carry_s1_reg_i_6__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_6__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_12__0_n_0,carry_s1_i_13__0_n_0,carry_s1_i_14__0_n_0,carry_s1_i_15__0_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0_comb_adder__parameterized0_14 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_119ns_1g8j_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0_comb_adder__parameterized0
   (s,
    Q,
    carry_s1);
  output [57:0]s;
  input [59:0]Q;
  input carry_s1;

  wire [59:0]Q;
  wire carry_s1;
  wire \neg_mul1_reg_1056_reg[102]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[102]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[102]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[102]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[106]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[106]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[106]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[106]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[110]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[110]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[110]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[110]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[114]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[114]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[114]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[114]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[118]_i_2_n_1 ;
  wire \neg_mul1_reg_1056_reg[118]_i_2_n_2 ;
  wire \neg_mul1_reg_1056_reg[118]_i_2_n_3 ;
  wire \neg_mul1_reg_1056_reg[62]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[62]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[62]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[62]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[66]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[66]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[66]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[66]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[70]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[70]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[70]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[70]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[74]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[74]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[74]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[74]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[78]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[78]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[78]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[78]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[82]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[82]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[82]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[82]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[86]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[86]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[86]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[86]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[90]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[90]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[90]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[90]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[94]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[94]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[94]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[94]_i_1_n_3 ;
  wire \neg_mul1_reg_1056_reg[98]_i_1_n_0 ;
  wire \neg_mul1_reg_1056_reg[98]_i_1_n_1 ;
  wire \neg_mul1_reg_1056_reg[98]_i_1_n_2 ;
  wire \neg_mul1_reg_1056_reg[98]_i_1_n_3 ;
  wire [57:0]s;
  wire [3:3]\NLW_neg_mul1_reg_1056_reg[118]_i_2_CO_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul1_reg_1056_reg[62]_i_1_O_UNCONNECTED ;

  CARRY4 \neg_mul1_reg_1056_reg[102]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[98]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[102]_i_1_n_0 ,\neg_mul1_reg_1056_reg[102]_i_1_n_1 ,\neg_mul1_reg_1056_reg[102]_i_1_n_2 ,\neg_mul1_reg_1056_reg[102]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[41:38]),
        .S(Q[43:40]));
  CARRY4 \neg_mul1_reg_1056_reg[106]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[102]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[106]_i_1_n_0 ,\neg_mul1_reg_1056_reg[106]_i_1_n_1 ,\neg_mul1_reg_1056_reg[106]_i_1_n_2 ,\neg_mul1_reg_1056_reg[106]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[45:42]),
        .S(Q[47:44]));
  CARRY4 \neg_mul1_reg_1056_reg[110]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[106]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[110]_i_1_n_0 ,\neg_mul1_reg_1056_reg[110]_i_1_n_1 ,\neg_mul1_reg_1056_reg[110]_i_1_n_2 ,\neg_mul1_reg_1056_reg[110]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[49:46]),
        .S(Q[51:48]));
  CARRY4 \neg_mul1_reg_1056_reg[114]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[110]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[114]_i_1_n_0 ,\neg_mul1_reg_1056_reg[114]_i_1_n_1 ,\neg_mul1_reg_1056_reg[114]_i_1_n_2 ,\neg_mul1_reg_1056_reg[114]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[53:50]),
        .S(Q[55:52]));
  CARRY4 \neg_mul1_reg_1056_reg[118]_i_2 
       (.CI(\neg_mul1_reg_1056_reg[114]_i_1_n_0 ),
        .CO({\NLW_neg_mul1_reg_1056_reg[118]_i_2_CO_UNCONNECTED [3],\neg_mul1_reg_1056_reg[118]_i_2_n_1 ,\neg_mul1_reg_1056_reg[118]_i_2_n_2 ,\neg_mul1_reg_1056_reg[118]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[57:54]),
        .S(Q[59:56]));
  CARRY4 \neg_mul1_reg_1056_reg[62]_i_1 
       (.CI(1'b0),
        .CO({\neg_mul1_reg_1056_reg[62]_i_1_n_0 ,\neg_mul1_reg_1056_reg[62]_i_1_n_1 ,\neg_mul1_reg_1056_reg[62]_i_1_n_2 ,\neg_mul1_reg_1056_reg[62]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul1_reg_1056_reg[62]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul1_reg_1056_reg[66]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[62]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[66]_i_1_n_0 ,\neg_mul1_reg_1056_reg[66]_i_1_n_1 ,\neg_mul1_reg_1056_reg[66]_i_1_n_2 ,\neg_mul1_reg_1056_reg[66]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[7:4]));
  CARRY4 \neg_mul1_reg_1056_reg[70]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[66]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[70]_i_1_n_0 ,\neg_mul1_reg_1056_reg[70]_i_1_n_1 ,\neg_mul1_reg_1056_reg[70]_i_1_n_2 ,\neg_mul1_reg_1056_reg[70]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[11:8]));
  CARRY4 \neg_mul1_reg_1056_reg[74]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[70]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[74]_i_1_n_0 ,\neg_mul1_reg_1056_reg[74]_i_1_n_1 ,\neg_mul1_reg_1056_reg[74]_i_1_n_2 ,\neg_mul1_reg_1056_reg[74]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[15:12]));
  CARRY4 \neg_mul1_reg_1056_reg[78]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[74]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[78]_i_1_n_0 ,\neg_mul1_reg_1056_reg[78]_i_1_n_1 ,\neg_mul1_reg_1056_reg[78]_i_1_n_2 ,\neg_mul1_reg_1056_reg[78]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[19:16]));
  CARRY4 \neg_mul1_reg_1056_reg[82]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[78]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[82]_i_1_n_0 ,\neg_mul1_reg_1056_reg[82]_i_1_n_1 ,\neg_mul1_reg_1056_reg[82]_i_1_n_2 ,\neg_mul1_reg_1056_reg[82]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[23:20]));
  CARRY4 \neg_mul1_reg_1056_reg[86]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[82]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[86]_i_1_n_0 ,\neg_mul1_reg_1056_reg[86]_i_1_n_1 ,\neg_mul1_reg_1056_reg[86]_i_1_n_2 ,\neg_mul1_reg_1056_reg[86]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[27:24]));
  CARRY4 \neg_mul1_reg_1056_reg[90]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[86]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[90]_i_1_n_0 ,\neg_mul1_reg_1056_reg[90]_i_1_n_1 ,\neg_mul1_reg_1056_reg[90]_i_1_n_2 ,\neg_mul1_reg_1056_reg[90]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[31:28]));
  CARRY4 \neg_mul1_reg_1056_reg[94]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[90]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[94]_i_1_n_0 ,\neg_mul1_reg_1056_reg[94]_i_1_n_1 ,\neg_mul1_reg_1056_reg[94]_i_1_n_2 ,\neg_mul1_reg_1056_reg[94]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[33:30]),
        .S(Q[35:32]));
  CARRY4 \neg_mul1_reg_1056_reg[98]_i_1 
       (.CI(\neg_mul1_reg_1056_reg[94]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1056_reg[98]_i_1_n_0 ,\neg_mul1_reg_1056_reg[98]_i_1_n_1 ,\neg_mul1_reg_1056_reg[98]_i_1_n_2 ,\neg_mul1_reg_1056_reg[98]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[37:34]),
        .S(Q[39:36]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_119ns_1g8j_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_119ns_1g8j_AddSubnS_0_comb_adder__parameterized0_14
   (s,
    Q,
    carry_s1);
  output [57:0]s;
  input [59:0]Q;
  input carry_s1;

  wire [59:0]Q;
  wire carry_s1;
  wire \neg_mul_reg_1081_reg[102]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[102]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[102]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[102]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[106]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[106]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[106]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[106]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[110]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[110]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[110]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[110]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[114]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[114]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[114]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[114]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[118]_i_2_n_1 ;
  wire \neg_mul_reg_1081_reg[118]_i_2_n_2 ;
  wire \neg_mul_reg_1081_reg[118]_i_2_n_3 ;
  wire \neg_mul_reg_1081_reg[62]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[62]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[62]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[62]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[66]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[66]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[66]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[66]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[70]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[70]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[70]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[70]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[74]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[74]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[74]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[74]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[78]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[78]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[78]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[78]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[82]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[82]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[82]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[82]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[86]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[86]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[86]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[86]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[90]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[90]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[90]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[90]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[94]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[94]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[94]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[94]_i_1_n_3 ;
  wire \neg_mul_reg_1081_reg[98]_i_1_n_0 ;
  wire \neg_mul_reg_1081_reg[98]_i_1_n_1 ;
  wire \neg_mul_reg_1081_reg[98]_i_1_n_2 ;
  wire \neg_mul_reg_1081_reg[98]_i_1_n_3 ;
  wire [57:0]s;
  wire [3:3]\NLW_neg_mul_reg_1081_reg[118]_i_2_CO_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul_reg_1081_reg[62]_i_1_O_UNCONNECTED ;

  CARRY4 \neg_mul_reg_1081_reg[102]_i_1 
       (.CI(\neg_mul_reg_1081_reg[98]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[102]_i_1_n_0 ,\neg_mul_reg_1081_reg[102]_i_1_n_1 ,\neg_mul_reg_1081_reg[102]_i_1_n_2 ,\neg_mul_reg_1081_reg[102]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[41:38]),
        .S(Q[43:40]));
  CARRY4 \neg_mul_reg_1081_reg[106]_i_1 
       (.CI(\neg_mul_reg_1081_reg[102]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[106]_i_1_n_0 ,\neg_mul_reg_1081_reg[106]_i_1_n_1 ,\neg_mul_reg_1081_reg[106]_i_1_n_2 ,\neg_mul_reg_1081_reg[106]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[45:42]),
        .S(Q[47:44]));
  CARRY4 \neg_mul_reg_1081_reg[110]_i_1 
       (.CI(\neg_mul_reg_1081_reg[106]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[110]_i_1_n_0 ,\neg_mul_reg_1081_reg[110]_i_1_n_1 ,\neg_mul_reg_1081_reg[110]_i_1_n_2 ,\neg_mul_reg_1081_reg[110]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[49:46]),
        .S(Q[51:48]));
  CARRY4 \neg_mul_reg_1081_reg[114]_i_1 
       (.CI(\neg_mul_reg_1081_reg[110]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[114]_i_1_n_0 ,\neg_mul_reg_1081_reg[114]_i_1_n_1 ,\neg_mul_reg_1081_reg[114]_i_1_n_2 ,\neg_mul_reg_1081_reg[114]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[53:50]),
        .S(Q[55:52]));
  CARRY4 \neg_mul_reg_1081_reg[118]_i_2 
       (.CI(\neg_mul_reg_1081_reg[114]_i_1_n_0 ),
        .CO({\NLW_neg_mul_reg_1081_reg[118]_i_2_CO_UNCONNECTED [3],\neg_mul_reg_1081_reg[118]_i_2_n_1 ,\neg_mul_reg_1081_reg[118]_i_2_n_2 ,\neg_mul_reg_1081_reg[118]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[57:54]),
        .S(Q[59:56]));
  CARRY4 \neg_mul_reg_1081_reg[62]_i_1 
       (.CI(1'b0),
        .CO({\neg_mul_reg_1081_reg[62]_i_1_n_0 ,\neg_mul_reg_1081_reg[62]_i_1_n_1 ,\neg_mul_reg_1081_reg[62]_i_1_n_2 ,\neg_mul_reg_1081_reg[62]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul_reg_1081_reg[62]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul_reg_1081_reg[66]_i_1 
       (.CI(\neg_mul_reg_1081_reg[62]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[66]_i_1_n_0 ,\neg_mul_reg_1081_reg[66]_i_1_n_1 ,\neg_mul_reg_1081_reg[66]_i_1_n_2 ,\neg_mul_reg_1081_reg[66]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[7:4]));
  CARRY4 \neg_mul_reg_1081_reg[70]_i_1 
       (.CI(\neg_mul_reg_1081_reg[66]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[70]_i_1_n_0 ,\neg_mul_reg_1081_reg[70]_i_1_n_1 ,\neg_mul_reg_1081_reg[70]_i_1_n_2 ,\neg_mul_reg_1081_reg[70]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[11:8]));
  CARRY4 \neg_mul_reg_1081_reg[74]_i_1 
       (.CI(\neg_mul_reg_1081_reg[70]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[74]_i_1_n_0 ,\neg_mul_reg_1081_reg[74]_i_1_n_1 ,\neg_mul_reg_1081_reg[74]_i_1_n_2 ,\neg_mul_reg_1081_reg[74]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[15:12]));
  CARRY4 \neg_mul_reg_1081_reg[78]_i_1 
       (.CI(\neg_mul_reg_1081_reg[74]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[78]_i_1_n_0 ,\neg_mul_reg_1081_reg[78]_i_1_n_1 ,\neg_mul_reg_1081_reg[78]_i_1_n_2 ,\neg_mul_reg_1081_reg[78]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[19:16]));
  CARRY4 \neg_mul_reg_1081_reg[82]_i_1 
       (.CI(\neg_mul_reg_1081_reg[78]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[82]_i_1_n_0 ,\neg_mul_reg_1081_reg[82]_i_1_n_1 ,\neg_mul_reg_1081_reg[82]_i_1_n_2 ,\neg_mul_reg_1081_reg[82]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[23:20]));
  CARRY4 \neg_mul_reg_1081_reg[86]_i_1 
       (.CI(\neg_mul_reg_1081_reg[82]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[86]_i_1_n_0 ,\neg_mul_reg_1081_reg[86]_i_1_n_1 ,\neg_mul_reg_1081_reg[86]_i_1_n_2 ,\neg_mul_reg_1081_reg[86]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[27:24]));
  CARRY4 \neg_mul_reg_1081_reg[90]_i_1 
       (.CI(\neg_mul_reg_1081_reg[86]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[90]_i_1_n_0 ,\neg_mul_reg_1081_reg[90]_i_1_n_1 ,\neg_mul_reg_1081_reg[90]_i_1_n_2 ,\neg_mul_reg_1081_reg[90]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[31:28]));
  CARRY4 \neg_mul_reg_1081_reg[94]_i_1 
       (.CI(\neg_mul_reg_1081_reg[90]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[94]_i_1_n_0 ,\neg_mul_reg_1081_reg[94]_i_1_n_1 ,\neg_mul_reg_1081_reg[94]_i_1_n_2 ,\neg_mul_reg_1081_reg[94]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[33:30]),
        .S(Q[35:32]));
  CARRY4 \neg_mul_reg_1081_reg[98]_i_1 
       (.CI(\neg_mul_reg_1081_reg[94]_i_1_n_0 ),
        .CO({\neg_mul_reg_1081_reg[98]_i_1_n_0 ,\neg_mul_reg_1081_reg[98]_i_1_n_1 ,\neg_mul_reg_1081_reg[98]_i_1_n_2 ,\neg_mul_reg_1081_reg[98]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[37:34]),
        .S(Q[39:36]));
endmodule

(* CHECK_LICENSE_TYPE = "pwm_mixer_0_1,mixer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mixer,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RRESP,
    m_axi_m_V_RLAST,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_m_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWADDR" *) output [31:0]m_axi_m_V_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLEN" *) output [7:0]m_axi_m_V_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWSIZE" *) output [2:0]m_axi_m_V_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWBURST" *) output [1:0]m_axi_m_V_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLOCK" *) output [1:0]m_axi_m_V_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREGION" *) output [3:0]m_axi_m_V_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWCACHE" *) output [3:0]m_axi_m_V_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWPROT" *) output [2:0]m_axi_m_V_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWQOS" *) output [3:0]m_axi_m_V_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWVALID" *) output m_axi_m_V_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREADY" *) input m_axi_m_V_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WDATA" *) output [31:0]m_axi_m_V_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WSTRB" *) output [3:0]m_axi_m_V_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WLAST" *) output m_axi_m_V_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WVALID" *) output m_axi_m_V_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WREADY" *) input m_axi_m_V_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BRESP" *) input [1:0]m_axi_m_V_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BVALID" *) input m_axi_m_V_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BREADY" *) output m_axi_m_V_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARADDR" *) output [31:0]m_axi_m_V_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLEN" *) output [7:0]m_axi_m_V_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARSIZE" *) output [2:0]m_axi_m_V_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARBURST" *) output [1:0]m_axi_m_V_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLOCK" *) output [1:0]m_axi_m_V_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREGION" *) output [3:0]m_axi_m_V_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARCACHE" *) output [3:0]m_axi_m_V_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARPROT" *) output [2:0]m_axi_m_V_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARQOS" *) output [3:0]m_axi_m_V_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARVALID" *) output m_axi_m_V_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREADY" *) input m_axi_m_V_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RDATA" *) input [31:0]m_axi_m_V_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RRESP" *) input [1:0]m_axi_m_V_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RLAST" *) input m_axi_m_V_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RVALID" *) input m_axi_m_V_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_m_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_m_V_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_m_V_ARADDR;
  wire [1:0]m_axi_m_V_ARBURST;
  wire [3:0]m_axi_m_V_ARCACHE;
  wire [7:0]m_axi_m_V_ARLEN;
  wire [1:0]m_axi_m_V_ARLOCK;
  wire [2:0]m_axi_m_V_ARPROT;
  wire [3:0]m_axi_m_V_ARQOS;
  wire m_axi_m_V_ARREADY;
  wire [3:0]m_axi_m_V_ARREGION;
  wire [2:0]m_axi_m_V_ARSIZE;
  wire m_axi_m_V_ARVALID;
  wire [31:0]m_axi_m_V_AWADDR;
  wire [1:0]m_axi_m_V_AWBURST;
  wire [3:0]m_axi_m_V_AWCACHE;
  wire [7:0]m_axi_m_V_AWLEN;
  wire [1:0]m_axi_m_V_AWLOCK;
  wire [2:0]m_axi_m_V_AWPROT;
  wire [3:0]m_axi_m_V_AWQOS;
  wire m_axi_m_V_AWREADY;
  wire [3:0]m_axi_m_V_AWREGION;
  wire [2:0]m_axi_m_V_AWSIZE;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire [1:0]m_axi_m_V_BRESP;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_RDATA;
  wire m_axi_m_V_RLAST;
  wire m_axi_m_V_RREADY;
  wire [1:0]m_axi_m_V_RRESP;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_m_V_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_M_V_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ID_WIDTH = "1" *) 
  (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_M_V_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_TARGET_ADDR = "0" *) 
  (* C_M_AXI_M_V_USER_VALUE = "0" *) 
  (* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "6'b000010" *) 
  (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "6'b010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_m_V_ARADDR(m_axi_m_V_ARADDR),
        .m_axi_m_V_ARBURST(m_axi_m_V_ARBURST),
        .m_axi_m_V_ARCACHE(m_axi_m_V_ARCACHE),
        .m_axi_m_V_ARID(NLW_inst_m_axi_m_V_ARID_UNCONNECTED[0]),
        .m_axi_m_V_ARLEN(m_axi_m_V_ARLEN),
        .m_axi_m_V_ARLOCK(m_axi_m_V_ARLOCK),
        .m_axi_m_V_ARPROT(m_axi_m_V_ARPROT),
        .m_axi_m_V_ARQOS(m_axi_m_V_ARQOS),
        .m_axi_m_V_ARREADY(m_axi_m_V_ARREADY),
        .m_axi_m_V_ARREGION(m_axi_m_V_ARREGION),
        .m_axi_m_V_ARSIZE(m_axi_m_V_ARSIZE),
        .m_axi_m_V_ARUSER(NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED[0]),
        .m_axi_m_V_ARVALID(m_axi_m_V_ARVALID),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .m_axi_m_V_AWBURST(m_axi_m_V_AWBURST),
        .m_axi_m_V_AWCACHE(m_axi_m_V_AWCACHE),
        .m_axi_m_V_AWID(NLW_inst_m_axi_m_V_AWID_UNCONNECTED[0]),
        .m_axi_m_V_AWLEN(m_axi_m_V_AWLEN),
        .m_axi_m_V_AWLOCK(m_axi_m_V_AWLOCK),
        .m_axi_m_V_AWPROT(m_axi_m_V_AWPROT),
        .m_axi_m_V_AWQOS(m_axi_m_V_AWQOS),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWREGION(m_axi_m_V_AWREGION),
        .m_axi_m_V_AWSIZE(m_axi_m_V_AWSIZE),
        .m_axi_m_V_AWUSER(NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED[0]),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BID(1'b0),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BRESP(m_axi_m_V_BRESP),
        .m_axi_m_V_BUSER(1'b0),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RDATA(m_axi_m_V_RDATA),
        .m_axi_m_V_RID(1'b0),
        .m_axi_m_V_RLAST(m_axi_m_V_RLAST),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RRESP(m_axi_m_V_RRESP),
        .m_axi_m_V_RUSER(1'b0),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WID(NLW_inst_m_axi_m_V_WID_UNCONNECTED[0]),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WUSER(NLW_inst_m_axi_m_V_WUSER_UNCONNECTED[0]),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
