(S (ADVP (RB However)) (, ,) (NP (NP (PRP$ their) (NML (NN error) (HYPH -) (NN correction)) (NN performance)) (PP (IN at) (NP (JJ finite) (NNS lengths)))) (VP (VBZ tends) (S (VP (TO to) (VP (VB be) (ADJP (ADJP (JJR lower)) (PP (IN than) (S (VP (VBG existing) (NP (ADJP (NP (NN capacity)) (HYPH -) (VBG approaching)) (NNS schemes)))))))))) (. .))
(S (S (VP (VBG Using) (NP (DT the) (JJ successive) (HYPH -) (NN cancellation) (NN algorithm)))) (, ,) (NP (JJ polar) (NNS decoders)) (VP (MD can) (VP (VB be) (VP (VBN designed) (PP (IN for) (NP (ADJP (RB very) (JJ long)) (NNS codes))) (, ,) (PP (IN with) (NP (NML (JJ low) (NN hardware)) (NN complexity))) (, ,) (S (VP (VBG leveraging) (NP (NP (DT the) (JJ regular) (NN structure)) (PP (IN of) (NP (JJ such) (NNS codes))))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (NP (NP (DT an) (NN architecture)) (CC and) (NP (NP (DT an) (NN implementation)) (PP (IN of) (NP (DT a) (ADJP (JJ scalable)) (NN hardware) (NN decoder))))) (PP (VBN based) (PP (IN on) (NP (DT this) (NN algorithm))))) (. .))
(S (NP (DT This) (NN design)) (VP (VP (VBZ is) (VP (VBN shown) (S (VP (TO to) (VP (VB scale) (PP (IN to) (NP (NP (NN code) (NNS lengths)) (PP (IN of) (ADVP (RB up))))) (PP (IN to) (S (NP (NN N)) (VP (SYM =) (NP (CD 2) (SYM ^) (CD 20))))) (PP (IN on) (NP (DT an) (NNP Altera) (NNP Stratix) (NNP IV) (NNP FPGA)))))))) (, ,) (VP (VBD limited) (ADVP (RB almost) (RB exclusively)) (PP (IN by) (NP (NP (DT the) (NN amount)) (PP (IN of) (NP (JJ available) (NN SRAM))))))) (. .))
