VCD info: dumpfile SoC.vcd opened for output.

000c: read 1st byte 31
000d: read 2nd byte 20
  31 20
    srp 20
    reg[fd] = 20

000e: read 1st byte 0c
exact  6 cycles
000f: read 2nd byte 12
  0c 12
    ld r0, #12
    reg[20] = 12

0010: read 1st byte 1c
exact  6 cycles
0011: read 2nd byte 34
  1c 34
    ld r1, #34
    reg[21] = 34

0012: read 1st byte e6
exact  6 cycles
0013: read 2nd byte ff
0014: read 3rd byte 80
  e6 ff 80
    ld ff, #80
    reg[ff] = 80

0015: read 1st byte 70
exact 10 cycles
0016: read 2nd byte e0
  70 e0
    push e0
    reg[7f] = 12

0017: read 1st byte 70
exact 10 cycles
0018: read 2nd byte e1
  70 e1
    push e1
    reg[7e] = 34

0019: read 1st byte 50
exact 10 cycles
001a: read 2nd byte e0
  50 e0
    pop e0
    reg[20] = 34

001b: read 1st byte 50
exact 10 cycles
001c: read 2nd byte e1
  50 e1
    pop e1
    reg[21] = 12

001d: read 1st byte 2c
exact 10 cycles
001e: read 2nd byte 20
  2c 20
    ld r2, #20
    reg[22] = 20

001f: read 1st byte 71
exact  6 cycles
0020: read 2nd byte 22
  71 22
    push @22
    reg[7f] = 34

0021: read 1st byte 2c
exact 12 cycles
0022: read 2nd byte 24
  2c 24
    ld r2, #24
    reg[22] = 24

0023: read 1st byte 51
exact  6 cycles
0024: read 2nd byte 22
  51 22
    pop @22
    reg[24] = 34

0025: read 1st byte 8d
exact 10 cycles
0026: read 2nd byte 00
0027: read 3rd byte 0c
  8d 00 0c
    jp    , 000c

000c: read 1st byte 31
exact 12 cycles
000d: read 2nd byte 20
testSoC: SUCCESS
