; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_convolution_repeat_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %12 = icmp slt i32 %11, 16, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = and i32 %13, 31, !dbg !12
  %15 = lshr i32 %13, 5, !dbg !12
  %16 = and i32 %13, 63, !dbg !12
  %17 = srem i32 %11, 4, !dbg !13
  %18 = sext i32 %17 to i64, !dbg !14
  %19 = getelementptr float, ptr addrspace(1) %1, i64 %18, !dbg !14
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %19, i1 %12) #5, !dbg !15
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %19, i1 %12) #5, !dbg !15
  %22 = shl i32 %11, 6, !dbg !16
  %23 = or disjoint i32 %22, %16, !dbg !17
  %24 = sext i32 %23 to i64, !dbg !18
  %25 = getelementptr float, ptr addrspace(1) %0, i64 %24, !dbg !18
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %25, i1 %12, i32 0, i1 %12) #5, !dbg !19
  %27 = bitcast i32 %26 to float, !dbg !19
  %28 = getelementptr float, ptr addrspace(1) %2, i64 %18, !dbg !20
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %12) #5, !dbg !21
  %30 = bitcast i32 %29 to float, !dbg !21
  %31 = getelementptr float, ptr addrspace(1) %3, i64 %18, !dbg !22
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 %12) #5, !dbg !23
  %33 = fadd float %27, %30, !dbg !24
  %34 = select i1 %12, float %33, float 0.000000e+00, !dbg !25
  %35 = bitcast float %34 to i32, !dbg !26
  %36 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %35, i32 16, i32 31), !dbg !26
  %37 = bitcast i32 %36 to float, !dbg !26
  %38 = fadd float %34, %37, !dbg !30
  %39 = bitcast float %38 to i32, !dbg !26
  %40 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %39, i32 8, i32 31), !dbg !26
  %41 = bitcast i32 %40 to float, !dbg !26
  %42 = fadd float %38, %41, !dbg !30
  %43 = bitcast float %42 to i32, !dbg !26
  %44 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %43, i32 4, i32 31), !dbg !26
  %45 = bitcast i32 %44 to float, !dbg !26
  %46 = fadd float %42, %45, !dbg !30
  %47 = bitcast float %46 to i32, !dbg !26
  %48 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %47, i32 2, i32 31), !dbg !26
  %49 = bitcast i32 %48 to float, !dbg !26
  %50 = fadd float %46, %49, !dbg !30
  %51 = bitcast float %50 to i32, !dbg !26
  %52 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %51, i32 1, i32 31), !dbg !26
  %53 = bitcast i32 %52 to float, !dbg !26
  %54 = fadd float %50, %53, !dbg !30
  %55 = icmp eq i32 %14, 0, !dbg !26
  %56 = and i32 %15, 1, !dbg !26
  %57 = zext nneg i32 %56 to i64, !dbg !26
  %58 = getelementptr float, ptr addrspace(3) @global_smem, i64 %57, !dbg !26
  %59 = bitcast float %54 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %58, <1 x i32> %59, i1 %55) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %60 = icmp slt i32 %13, 2, !dbg !26
  %61 = sext i32 %13 to i64, !dbg !26
  %62 = getelementptr float, ptr addrspace(3) @global_smem, i64 %61, !dbg !26
  %63 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %62, i1 %60) #5, !dbg !26
  %64 = bitcast i32 %63 to float, !dbg !26
  %65 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 1, i32 31), !dbg !26
  %66 = bitcast i32 %65 to float, !dbg !26
  %67 = fadd float %64, %66, !dbg !30
  %68 = and i32 %13, 1, !dbg !26
  %69 = icmp eq i32 %68, 0, !dbg !26
  %70 = and i1 %60, %69, !dbg !26
  %71 = bitcast float %67 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %62, <1 x i32> %71, i1 %70) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %72 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !26
  %73 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %72, float 6.400000e+01) #5, !dbg !32
  %74 = fsub float %33, %73, !dbg !33
  %75 = fmul float %74, %74, !dbg !34
  %76 = select i1 %12, float %75, float 0.000000e+00, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %77 = bitcast float %76 to i32, !dbg !36
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %77, i32 16, i32 31), !dbg !36
  %79 = bitcast i32 %78 to float, !dbg !36
  %80 = fadd float %76, %79, !dbg !38
  %81 = bitcast float %80 to i32, !dbg !36
  %82 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 8, i32 31), !dbg !36
  %83 = bitcast i32 %82 to float, !dbg !36
  %84 = fadd float %80, %83, !dbg !38
  %85 = bitcast float %84 to i32, !dbg !36
  %86 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 4, i32 31), !dbg !36
  %87 = bitcast i32 %86 to float, !dbg !36
  %88 = fadd float %84, %87, !dbg !38
  %89 = bitcast float %88 to i32, !dbg !36
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 2, i32 31), !dbg !36
  %91 = bitcast i32 %90 to float, !dbg !36
  %92 = fadd float %88, %91, !dbg !38
  %93 = bitcast float %92 to i32, !dbg !36
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 1, i32 31), !dbg !36
  %95 = bitcast i32 %94 to float, !dbg !36
  %96 = fadd float %92, %95, !dbg !38
  %97 = bitcast float %96 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %58, <1 x i32> %97, i1 %55) #5, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %98 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %62, i1 %60) #5, !dbg !36
  %99 = bitcast i32 %98 to float, !dbg !36
  %100 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %98, i32 1, i32 31), !dbg !36
  %101 = bitcast i32 %100 to float, !dbg !36
  %102 = fadd float %99, %101, !dbg !38
  %103 = bitcast float %102 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %62, <1 x i32> %103, i1 %70) #5, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %104 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !36
  %105 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %104, float 6.400000e+01) #5, !dbg !39
  %106 = fadd float %105, 0x3EE4F8B580000000, !dbg !40
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !41
  %.not.i = icmp eq i32 %107, 0, !dbg !41
  br i1 %.not.i, label %110, label %108, !dbg !41

108:                                              ; preds = %10
  %109 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %106), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

110:                                              ; preds = %10
  %111 = tail call float @llvm.nvvm.rsqrt.approx.f(float %106), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

__nv_rsqrtf.exit:                                 ; preds = %108, %110
  %.0.i = phi float [ %109, %108 ], [ %111, %110 ], !dbg !41
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !41
  %.not.i1 = icmp eq i32 %112, 0, !dbg !41
  br i1 %.not.i1, label %115, label %113, !dbg !41

113:                                              ; preds = %__nv_rsqrtf.exit
  %114 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %106), !dbg !41
  br label %__nv_rsqrtf.exit3, !dbg !41

115:                                              ; preds = %__nv_rsqrtf.exit
  %116 = tail call float @llvm.nvvm.rsqrt.approx.f(float %106), !dbg !41
  br label %__nv_rsqrtf.exit3, !dbg !41

__nv_rsqrtf.exit3:                                ; preds = %113, %115
  %.0.i2 = phi float [ %114, %113 ], [ %116, %115 ], !dbg !41
  %117 = bitcast i32 %32 to float, !dbg !23
  %118 = bitcast i32 %20 to float, !dbg !15
  %119 = fmul float %74, %.0.i2, !dbg !42
  %120 = fmul float %119, %118, !dbg !43
  %121 = fadd float %120, %117, !dbg !44
  %122 = sext i32 %11 to i64, !dbg !45
  %123 = getelementptr float, ptr addrspace(1) %4, i64 %122, !dbg !45
  %124 = icmp eq i32 %16, 0, !dbg !46
  %125 = and i1 %124, %12, !dbg !46
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %21, ptr addrspace(1) %123, i1 %125) #5, !dbg !46
  %126 = bitcast float %33 to i32, !dbg !47
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %126, ptr addrspace(1) %25, i1 %12) #5, !dbg !47
  %127 = getelementptr float, ptr addrspace(1) %6, i64 %24, !dbg !48
  %128 = bitcast float %121 to i32, !dbg !49
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %128, ptr addrspace(1) %127, i1 %12) #5, !dbg !49
  %129 = getelementptr float, ptr addrspace(1) %7, i64 %122, !dbg !50
  %130 = bitcast float %.0.i to i32, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %130, ptr addrspace(1) %129, i1 %125) #5, !dbg !51
  %131 = getelementptr float, ptr addrspace(1) %5, i64 %122, !dbg !52
  %132 = bitcast float %73 to i32, !dbg !53
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %132, ptr addrspace(1) %131, i1 %125) #5, !dbg !53
  ret void, !dbg !54
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ccncymmsfj6bfotvbku6omw6ogxbsuuzxlv3kks76edp6n7d4vbr.py", directory: "inductor_cache/cn")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_repeat_1, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_repeat_1, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_convolution_repeat_1", linkageName: "triton_per_fused__native_batch_norm_legit_convolution_repeat_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 19, scope: !7)
!14 = !DILocation(line: 32, column: 31, scope: !7)
!15 = !DILocation(line: 32, column: 41, scope: !7)
!16 = !DILocation(line: 33, column: 42, scope: !7)
!17 = !DILocation(line: 33, column: 39, scope: !7)
!18 = !DILocation(line: 33, column: 34, scope: !7)
!19 = !DILocation(line: 33, column: 47, scope: !7)
!20 = !DILocation(line: 34, column: 30, scope: !7)
!21 = !DILocation(line: 34, column: 35, scope: !7)
!22 = !DILocation(line: 35, column: 32, scope: !7)
!23 = !DILocation(line: 35, column: 42, scope: !7)
!24 = !DILocation(line: 36, column: 18, scope: !7)
!25 = !DILocation(line: 40, column: 33, scope: !7)
!26 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !29)
!27 = distinct !DILexicalBlockFile(scope: !7, file: !28, discriminator: 0)
!28 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!29 = !DILocation(line: 41, column: 25, scope: !7)
!30 = !DILocation(line: 256, column: 15, scope: !31, inlinedAt: !29)
!31 = distinct !DILexicalBlockFile(scope: !27, file: !28, discriminator: 0)
!32 = !DILocation(line: 44, column: 20, scope: !7)
!33 = !DILocation(line: 45, column: 19, scope: !7)
!34 = !DILocation(line: 46, column: 20, scope: !7)
!35 = !DILocation(line: 48, column: 35, scope: !7)
!36 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !37)
!37 = !DILocation(line: 49, column: 26, scope: !7)
!38 = !DILocation(line: 256, column: 15, scope: !31, inlinedAt: !37)
!39 = !DILocation(line: 52, column: 20, scope: !7)
!40 = !DILocation(line: 54, column: 20, scope: !7)
!41 = !DILocation(line: 55, column: 28, scope: !7)
!42 = !DILocation(line: 56, column: 20, scope: !7)
!43 = !DILocation(line: 57, column: 20, scope: !7)
!44 = !DILocation(line: 58, column: 20, scope: !7)
!45 = !DILocation(line: 59, column: 25, scope: !7)
!46 = !DILocation(line: 59, column: 36, scope: !7)
!47 = !DILocation(line: 60, column: 47, scope: !7)
!48 = !DILocation(line: 61, column: 25, scope: !7)
!49 = !DILocation(line: 61, column: 45, scope: !7)
!50 = !DILocation(line: 62, column: 25, scope: !7)
!51 = !DILocation(line: 62, column: 37, scope: !7)
!52 = !DILocation(line: 63, column: 25, scope: !7)
!53 = !DILocation(line: 63, column: 37, scope: !7)
!54 = !DILocation(line: 63, column: 4, scope: !7)
