[{"DBLP title": "Configurable Network Protocol Accelerator (COPA).", "DBLP authors": ["Venkata Krishnan", "Olivier Serres", "Michael Blocksome"], "year": 2021, "MAG papers": [{"PaperId": 3107015997, "PaperTitle": "configurable network protocol accelerator copa", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Distributed Deep Learning With GPU-FPGA Heterogeneous Computing.", "DBLP authors": ["Kenji Tanaka", "Yuki Arikawa", "Tsuyoshi Ito", "Kazutaka Morita", "Naru Nemoto", "Kazuhiko Terada", "Junji Teramoto", "Takeshi Sakamoto"], "year": 2021, "MAG papers": [{"PaperId": 3106981120, "PaperTitle": "distributed deep learning with gpu fpga heterogeneous computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nippon telegraph and telephone": 8.0}}], "source": "ES"}, {"DBLP title": "PCI Express 6.0 Specification: A Low-Latency, High-Bandwidth, High-Reliability, and Cost-Effective Interconnect With 64.0 GT/s PAM-4 Signaling.", "DBLP authors": ["Debendra Das Sharma"], "year": 2021, "MAG papers": [{"PaperId": 3107819383, "PaperTitle": "pci express 6 0 specification a low latency high bandwidth high reliability and cost effective interconnect with 64 0 gt s pam 4 signaling", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "The Open Domain-Specific Architecture.", "DBLP authors": ["Bapiraju Vinnakota", "Ishwar Agarwal", "Kevin Drucker", "Dharmesh Jani", "Gary Miller", "Millind Mittal", "Robert Wang"], "year": 2021, "MAG papers": [{"PaperId": 3106880484, "PaperTitle": "the open domain specific architecture", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"microsoft": 1.0, "facebook": 2.0, "xilinx": 1.0, "san jose state university": 1.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "DVL-Lossy: Isolating Congesting Flows to Optimize Packet Dropping in Lossy Data-Center Networks.", "DBLP authors": ["Cristina Olmedilla", "Jes\u00fas Escudero-Sahuquillo", "Pedro Javier Garc\u00eda", "Francisco J. Alfaro-Cort\u00e9s", "Jos\u00e9 L. S\u00e1nchez", "Francisco J. Quiles", "Wenhao Sun", "Xiang Yu", "Yonghui Xu", "Jos\u00e9 Duato"], "year": 2021, "MAG papers": [{"PaperId": 3107047595, "PaperTitle": "dvl lossy isolating congesting flows to optimize packet dropping in lossy data center networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of valencia": 1.0, "university of castilla la mancha": 6.0, "huawei": 3.0}}], "source": "ES"}, {"DBLP title": "Reliable and Time-Efficient Virtualized Function Placement.", "DBLP authors": ["Roi Ben Haim", "Ori Rottenstreich"], "year": 2021, "MAG papers": [{"PaperId": 3108041399, "PaperTitle": "reliable and time efficient virtualized function placement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Open Inter-Chiplet Communication Link: Bunch of Wires (BoW).", "DBLP authors": ["Shahab Ardalan", "Ramin Farjadrad", "Mark Kuemerle", "Ken Poulton", "Suresh Subramaniam", "Bapiraju Vinnakota"], "year": 2021, "MAG papers": [{"PaperId": 3108101844, "PaperTitle": "an open inter chiplet communication link bunch of wires bow", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"broadcom": 1.0, "marvell technology group": 2.0}}], "source": "ES"}, {"DBLP title": "ExHero: Execution History-Aware Error-Rate Estimation in Pipelined Designs.", "DBLP authors": ["Ioannis Tsiokanos", "Georgios Karakonstantis"], "year": 2021, "MAG papers": [{"PaperId": 3045739028, "PaperTitle": "exhero execution history aware error rate estimation in pipelined designs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"queen s university belfast": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Systems.", "DBLP authors": ["Davide Bertozzi", "Gabriele Miorandi", "Alberto Ghiribaldi", "Wayne P. Burleson", "Greg Sadowski", "Kshitij Bhardwaj", "Weiwei Jiang", "Steven M. Nowick"], "year": 2021, "MAG papers": [{"PaperId": 3036607789, "PaperTitle": "cost effective and flexible asynchronous interconnect technology for gals systems", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of massachusetts amherst": 1.0, "columbia university": 3.0, "university of ferrara": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "IBM's POWER10 Processor.", "DBLP authors": ["William J. Starke", "Brian W. Thompto", "Jeffrey Stuecheli", "Jos\u00e9 E. Moreira"], "year": 2021, "MAG papers": [{"PaperId": 3130236035, "PaperTitle": "ibm s power10 processor", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Marvell ThunderX3: Next-Generation Arm-Based Server Processor.", "DBLP authors": ["Rabin Sugumar", "Mehul Shah", "Ricardo Ramirez"], "year": 2021, "MAG papers": [{"PaperId": 3127172286, "PaperTitle": "marvell thunderx3 next generation arm based server processor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"marvell technology group": 3.0}}], "source": "ES"}, {"DBLP title": "The Xbox Series X System Architecture.", "DBLP authors": ["Mark Grossman", "Jeff Andrews"], "year": 2021, "MAG papers": [{"PaperId": 3132832791, "PaperTitle": "the xbox series x system architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "NVIDIA A100 Tensor Core GPU: Performance and Innovation.", "DBLP authors": ["Jack Choquette", "Wishwesh Gandhi", "Olivier Giroux", "Nick Stam", "Ronny Krashinsky"], "year": 2021, "MAG papers": [{"PaperId": 3130554079, "PaperTitle": "nvidia a100 tensor core gpu performance and innovation", "Year": 2021, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"nvidia": 5.0}}], "source": "ES"}, {"DBLP title": "Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing.", "DBLP authors": ["Florian Zaruba", "Fabian Schuiki", "Luca Benini"], "year": 2021, "MAG papers": [{"PaperId": 3112773671, "PaperTitle": "manticore a 4096 core risc v chiplet architecture for ultraefficient floating point computing", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eth zurich": 2.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Pensando Distributed Services Architecture.", "DBLP authors": ["Michael Galles", "Francis Matus"], "year": 2021, "MAG papers": [{"PaperId": 3133401219, "PaperTitle": "pensando distributed services architecture", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Compute Substrate for Software 2.0.", "DBLP authors": ["Jasmina Vasiljevic", "Ljubisa Bajic", "Davor Capalija", "Stanislav Sokorac", "Dragoljub Ignjatovic", "Lejla Bajic", "Milos Trajkovic", "Ivan Hamer", "Ivan Matosevic", "Aleksandar Cejkov", "Utku Aydonat", "Tony Zhou", "Syed Zohaib Gilani", "Armond Paiva", "Joseph Chu", "Djordje Maksimovic", "Stephen Alexander Chin", "Zahi Moudallal", "Akhmed Rakhmati", "Sean Nijjar", "Almeet Bhullar", "Boris Drazic", "Charles Lee", "James Sun", "Kei-Ming Kwong", "James Connolly", "Miles Dooley", "Hassan Farooq", "Joy Yu Ting Chen", "Matthew Walker", "Keivan Dabiri", "Kyle Mabee", "Rakesh Shaji Lal", "Namal Rajatheva", "Renjith Retnamma", "Shripad Karodi", "Daniel Rosen", "Emilio Munoz", "Andrew Lewycky", "Aleksandar Knezevic", "Raymond Kim", "Allan Rui", "Alexander Drouillard", "David Thompson"], "year": 2021, "MAG papers": [{"PaperId": 3135242540, "PaperTitle": "compute substrate for software 2 0", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Design Process for Google's Training Chips: TPUv2 and TPUv3.", "DBLP authors": ["Thomas Norrie", "Nishant Patil", "Doe Hyun Yoon", "George Kurian", "Sheng Li", "James Laudon", "Cliff Young", "Norman P. Jouppi", "David A. Patterson"], "year": 2021, "MAG papers": [{"PaperId": 3127736057, "PaperTitle": "the design process for google s training chips tpuv2 and tpuv3", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"google": 8.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Klessydra-T: Designing Vector Coprocessors for Multithreaded Edge-Computing Cores.", "DBLP authors": ["Abdallah Cheikh", "Stefano Sordillo", "Antonio Mastrandrea", "Francesco Menichelli", "Giuseppe Scotti", "Mauro Olivieri"], "year": 2021, "MAG papers": [{"PaperId": 3118606186, "PaperTitle": "klessydra t designing vector coprocessors for multithreaded edge computing cores", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sapienza university of rome": 6.0}}], "source": "ES"}, {"DBLP title": "Hidden Potential Within Video Game Consoles.", "DBLP authors": ["Michael Mattioli", "Atte Lahtiranta"], "year": 2021, "MAG papers": [{"PaperId": 3122436507, "PaperTitle": "hidden potential within video game consoles", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"goldman sachs": 2.0}}], "source": "ES"}, {"DBLP title": "A Brief History of Warehouse-Scale Computing.", "DBLP authors": ["Luiz Andr\u00e9 Barroso"], "year": 2021, "MAG papers": [{"PaperId": 3146349974, "PaperTitle": "a brief history of warehouse scale computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 1.0}}], "source": "ES"}, {"DBLP title": "Top Picks From the 2020 Computer Architecture Conferences.", "DBLP authors": ["Daniel A. Jim\u00e9nez"], "year": 2021, "MAG papers": [{"PaperId": 3165858800, "PaperTitle": "top picks from the 2020 computer architecture conferences", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "The Vision Behind MLPerf: Understanding AI Inference Performance.", "DBLP authors": ["Vijay Janapa Reddi", "Christine Cheng", "David Kanter", "Peter Mattson", "Guenther Schmuelling", "Carole-Jean Wu"], "year": 2021, "MAG papers": [{"PaperId": 3138037053, "PaperTitle": "the vision behind mlperf understanding ai inference performance", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"google": 1.0, "microsoft": 1.0, "facebook": 1.0, "intel": 1.0, "harvard university": 1.0}}], "source": "ES"}, {"DBLP title": "Superconductor Computing for Neural Networks.", "DBLP authors": ["Koki Ishida", "Ilkwon Byun", "Ikki Nagaoka", "Kosuke Fukumitsu", "Masamitsu Tanaka", "Satoshi Kawakami", "Teruo Tanimoto", "Takatsugu Ono", "Jangwoo Kim", "Koji Inoue"], "year": 2021, "MAG papers": [{"PaperId": 3139694755, "PaperTitle": "superconductor computing for neural networks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kyushu university": 6.0, "nagoya university": 2.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Leaking Secrets Through Compressed Caches.", "DBLP authors": ["Po-An Tsai", "Andres Sanchez", "Christopher W. Fletcher", "Daniel S\u00e1nchez"], "year": 2021, "MAG papers": [{"PaperId": 3140468754, "PaperTitle": "leaking secrets through compressed caches", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 1.0, "nvidia": 1.0, "massachusetts institute of technology": 1.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding Acceleration Opportunities at Hyperscale.", "DBLP authors": ["Akshitha Sriraman", "Abhishek Dhanotia"], "year": 2021, "MAG papers": [{"PaperId": 3146584298, "PaperTitle": "understanding acceleration opportunities at hyperscale", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 1.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating Genomic Data Analytics With Composable Hardware Acceleration Framework.", "DBLP authors": ["Tae Jun Ham", "Yejin Lee", "Seong Hoon Seo", "U. Gyeong Song", "Jae W. Lee", "David Bruns-Smith", "Brendan Sweeney", "Krste Asanovic", "Young H. Oh", "Lisa Wu Wills"], "year": 2021, "MAG papers": [{"PaperId": 3156896167, "PaperTitle": "accelerating genomic data analytics with composable hardware acceleration framework", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 5.0, "sungkyunkwan university": 1.0, "university of california berkeley": 3.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "uGEMM: Unary Computing for GEMM Applications.", "DBLP authors": ["Di Wu", "Jingjie Li", "Ruokai Yin", "Hsuan Hsiao", "Younghyun Kim", "Joshua San Miguel"], "year": 2021, "MAG papers": [{"PaperId": 3137680490, "PaperTitle": "ugemm unary computing for gemm applications", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of wisconsin madison": 5.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "BabelFish: Fusing Address Translations for Containers.", "DBLP authors": ["Dimitrios Skarlatos", "Umur Darbaz", "Bhargava Gopireddy", "Nam Sung Kim", "Josep Torrellas"], "year": 2021, "MAG papers": [{"PaperId": 3155813922, "PaperTitle": "babelfish fusing address translations for containers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "Characterizing and Modeling Nonvolatile Memory Systems.", "DBLP authors": ["Zixuan Wang", "Xiao Liu", "Jian Yang", "Theodore Michailidis", "Steven Swanson", "Jishen Zhao"], "year": 2021, "MAG papers": [{"PaperId": 3165152505, "PaperTitle": "characterizing and modeling nonvolatile memory systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 5.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Temporal Computing With Superconductors.", "DBLP authors": ["Georgios Tzimpragos", "Jennifer Volk", "Dilip Vasudevan", "Nestan Tsiskaridze", "George Michelogiannakis", "Advait Madhavan", "John Shalf", "Timothy Sherwood"], "year": 2021, "MAG papers": [{"PaperId": 3138700451, "PaperTitle": "temporal computing with superconductors", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"lawrence berkeley national laboratory": 3.0, "university of california santa barbara": 3.0, "university of maryland college park": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "A Next-Generation Cryogenic Processor Architecture.", "DBLP authors": ["Ilkwon Byun", "Dongmoon Min", "Gyu-hyeon Lee", "Seongmin Na", "Jangwoo Kim"], "year": 2021, "MAG papers": [{"PaperId": 3151271224, "PaperTitle": "a next generation cryogenic processor architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "Balancing Specialized Versus Flexible Computation in Brain-Computer Interfaces.", "DBLP authors": ["Ioannis Karageorgos", "Karthik Sriram", "J\u00e1n Vesel\u00fd", "Nick Lindsay", "Xiayuan Wen", "Michael Wu", "Marc Powell", "David A. Borton", "Rajit Manohar", "Abhishek Bhattacharjee"], "year": 2021, "MAG papers": [{"PaperId": 3136225654, "PaperTitle": "balancing specialized versus flexible computation in brain computer interfaces", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"rutgers university": 2.0, "yale university": 6.0, "brown university": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual Logical Qubits: A Compact Architecture for Fault-Tolerant Quantum Computing.", "DBLP authors": ["Jonathan M. Baker", "Casey Duckering", "David I. Schuster", "Frederic T. Chong"], "year": 2021, "MAG papers": [{"PaperId": 3154480245, "PaperTitle": "virtual logical qubits a compact architecture for fault tolerant quantum computing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of chicago": 4.0}}], "source": "ES"}, {"DBLP title": "The Next Security Frontier: Taking the Mystery Out of the Supply Chain.", "DBLP authors": ["Michael Mattioli", "Tom Garrison", "Baiju V. Patel"], "year": 2021, "MAG papers": [{"PaperId": 3164754849, "PaperTitle": "the next security frontier taking the mystery out of the supply chain", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 2.0, "goldman sachs": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerator Integration for Open-Source SoC Design.", "DBLP authors": ["Davide Giri", "Kuan-Lin Chiu", "Guy Eichler", "Paolo Mantovani", "Luca P. Carloni"], "year": 2021, "MAG papers": [{"PaperId": 3153263805, "PaperTitle": "accelerator integration for open source soc design", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "A Binary Translation Framework for Automated Hardware Generation.", "DBLP authors": ["Nuno Paulino", "Jo\u00e3o Bispo", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2021, "MAG papers": [{"PaperId": 3171744009, "PaperTitle": "a binary translation framework for automated hardware generation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of porto": 1.0, "faculdade de engenharia da universidade do porto": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Phylogenetics Using FPGAs in the Cloud.", "DBLP authors": ["Nikolaos Alachiotis", "Andreas Brokalakis", "Vasilis Amourgianos", "Sotiris Ioannidis", "Pavlos Malakonakis", "Tasos Bokalidis"], "year": 2021, "MAG papers": [{"PaperId": 3157074869, "PaperTitle": "accelerating phylogenetics using fpgas in the cloud", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technical university of crete": 5.0, "university of twente": 1.0}}], "source": "ES"}, {"DBLP title": "High-Performance Mixed-Low-Precision CNN Inference Accelerator on FPGA.", "DBLP authors": ["Junbin Wang", "Shaoxia Fang", "Xi Wang", "Jiangsha Ma", "Taobo Wang", "Yi Shan"], "year": 2021, "MAG papers": [{"PaperId": 3163798119, "PaperTitle": "high performance mixed low precision cnn inference accelerator on fpga", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xilinx": 6.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications.", "DBLP authors": ["Gagandeep Singh", "Mohammed Alser", "Damla Senol Cali", "Dionysios Diamantopoulos", "Juan G\u00f3mez-Luna", "Henk Corporaal", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3167833281, "PaperTitle": "fpga based near memory acceleration of modern data intensive applications", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0, "eindhoven university of technology": 1.0, "carnegie mellon university": 1.0, "eth zurich": 4.0}}, {"PaperId": 3168156630, "PaperTitle": "fpga based near memory acceleration of modern data intensive applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 4.0, "carnegie mellon university": 1.0, "eindhoven university of technology": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-Accelerated Quantum Computing Emulation and Quantum Key Distillation.", "DBLP authors": ["He Li", "Yaru Pang"], "year": 2021, "MAG papers": [{"PaperId": 3166575325, "PaperTitle": "fpga accelerated quantum computing emulation and quantum key distillation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university college london": 1.0, "university of cambridge": 1.0}}], "source": "ES"}, {"DBLP title": "Accessible, FPGA Resource-Optimized Simulation of Multiclock Systems in FireSim.", "DBLP authors": ["David Biancolin", "Albert Magyar", "Sagar Karandikar", "Alon Amid", "Borivoje Nikolic", "Jonathan Bachrach", "Krste Asanovic"], "year": 2021, "MAG papers": [{"PaperId": 3170614861, "PaperTitle": "accessible fpga resource optimized simulation of multiclock systems in firesim", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 7.0}}], "source": "ES"}, {"DBLP title": "On-Demand Mobile CPU Cooling With Thin-Film Thermoelectric Array.", "DBLP authors": ["Hammam Kattan", "Sung Woo Chung", "J\u00f6rg Henkel", "Hussam Amrouch"], "year": 2021, "MAG papers": [{"PaperId": 3132769547, "PaperTitle": "on demand mobile cpu cooling with thin film thermoelectric array", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of stuttgart": 1.0, "korea university": 1.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Recent Patents for Leading Computer Architecture Companies.", "DBLP authors": ["Joshua J. Yi"], "year": 2021, "MAG papers": [{"PaperId": 3180454222, "PaperTitle": "recent patents for leading computer architecture companies", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Rome to Milan, AMD Continues Its Tour of Italy.", "DBLP authors": ["Michael Mattioli"], "year": 2021, "MAG papers": [{"PaperId": 3182263566, "PaperTitle": "rome to milan amd continues its tour of italy", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"goldman sachs": 1.0}}], "source": "ES"}, {"DBLP title": "Quantum Computing and the Design of the Ultimate Accelerator.", "DBLP authors": ["Moinuddin K. Qureshi", "Swamit S. Tannu"], "year": 2021, "MAG papers": [{"PaperId": 3200884399, "PaperTitle": "quantum computing and the design of the ultimate accelerator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Quantum Computers for High-Performance Computing.", "DBLP authors": ["Travis S. Humble", "Alexander McCaskey", "Dmitry I. Lyakh", "Meenambika Gowrishankar", "Albert Frisch", "Thomas Monz"], "year": 2021, "MAG papers": [{"PaperId": 3199996056, "PaperTitle": "quantum computers for high performance computing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"oak ridge national laboratory": 4.0}}], "source": "ES"}, {"DBLP title": "Quantum Computing - From NISQ to PISQ.", "DBLP authors": ["Koen Bertels", "Aritra Sarkar", "Imran Ashraf"], "year": 2021, "MAG papers": [{"PaperId": 3176578435, "PaperTitle": "quantum computing from nisq to pisq", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 1.0}}, {"PaperId": 3201262020, "PaperTitle": "quantum computing from nisq to pisq", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Quantum Codesign.", "DBLP authors": ["Teague Tomesh", "Margaret Martonosi"], "year": 2021, "MAG papers": [{"PaperId": 3204771915, "PaperTitle": "quantum codesign", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Emerging Technologies for Quantum Computing.", "DBLP authors": ["Jonathan M. Baker", "Frederic T. Chong"], "year": 2021, "MAG papers": [{"PaperId": 3200738097, "PaperTitle": "emerging technologies for quantum computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of chicago": 2.0}}], "source": "ES"}, {"DBLP title": "On Double Full-Stack Communication-Enabled Architectures for Multicore Quantum Computers.", "DBLP authors": ["Santiago Rodrigo", "Sergi Abadal", "Eduard Alarc\u00f3n", "Medina Bandic", "Hans van Someren", "Carmen G. Almud\u00e9ver"], "year": 2021, "MAG papers": [{"PaperId": 3177257757, "PaperTitle": "on double full stack communication enabled architectures for multicore quantum computers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"delft university of technology": 3.0, "polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Universal Graph-Based Scheduling for Quantum Systems.", "DBLP authors": ["Leon Riesebos", "Brad Bondurant", "Kenneth R. Brown"], "year": 2021, "MAG papers": [{"PaperId": 3182871649, "PaperTitle": "universal graph based scheduling for quantum systems", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services.", "DBLP authors": ["Jing Xia", "Chuanning Cheng", "Xiping Zhou", "Yuxing Hu", "Peter Chun"], "year": 2021, "MAG papers": [{"PaperId": 3166510811, "PaperTitle": "kunpeng 920 the first 7 nm chiplet based 64 core arm soc for cloud services", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "I-DVFS: Instantaneous Frequency Switch During Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Alex Gendler", "Ernest Knoll", "Yiannakis Sazeides"], "year": 2021, "MAG papers": [{"PaperId": 3184655229, "PaperTitle": "i dvfs instantaneous frequency switch during dynamic voltage and frequency scaling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cyprus": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ACCL: Architecting Highly Scalable Distributed Training Systems With Highly Efficient Collective Communication Library.", "DBLP authors": ["Jianbo Dong", "Shaochuang Wang", "Fei Feng", "Zheng Cao", "Heng Pan", "Lingbo Tang", "Pengcheng Li", "Hao Li", "Qianyuan Ran", "Yiqun Guo", "Shanyuan Gao", "Xin Long", "Jie Zhang", "Yong Li", "Zhisheng Xia", "Liuyihan Song", "Yingya Zhang", "Pan Pan", "Guohui Wang", "Xiaowei Jiang"], "year": 2021, "MAG papers": [{"PaperId": 3175449831, "PaperTitle": "accl architecting highly scalable distributed training systems with highly efficient collective communication library", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"alibaba group": 20.0}}], "source": "ES"}, {"DBLP title": "Low-Precision Hardware Architectures Meet Recommendation Model Inference at Scale.", "DBLP authors": ["Zhaoxia Deng", "Jongsoo Park", "Ping Tak Peter Tang", "Haixin Liu", "Jie Yang", "Hector Yuen", "Jianyu Huang", "Daya Shanker Khudia", "Xiaohan Wei", "Ellie Wen", "Dhruv Choudhary", "Raghuraman Krishnamoorthi", "Carole-Jean Wu", "Nadathur Satish", "Changkyu Kim", "Maxim Naumov", "Sam Naghshineh", "Mikhail Smelyanskiy"], "year": 2021, "MAG papers": [{"PaperId": 3160344148, "PaperTitle": "low precision hardware architectures meet recommendation model inference at scale", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"facebook": 18.0}}, {"PaperId": 3164523378, "PaperTitle": "low precision hardware architectures meet recommendation model inference at scale", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Datacenter-Scale Analysis and Optimization of GPU Machine Learning Workloads.", "DBLP authors": ["Lukasz Wesolowski", "Bilge Acun", "Valentin Andrei", "Adnan Aziz", "Gisle Dankel", "Christopher Gregg", "Xiaoqiao Meng", "Cyril Meurillon", "Denis Sheahan", "Lei Tian", "Janet Yang", "Peifeng Yu", "Kim Hazelwood"], "year": 2021, "MAG papers": [{"PaperId": 3189983613, "PaperTitle": "datacenter scale analysis and optimization of gpu machine learning workloads", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"facebook": 10.0, "carnegie mellon university": 1.0, "university of michigan": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies.", "DBLP authors": ["Joshua J. Yi"], "year": 2021, "MAG papers": [{"PaperId": 3201134138, "PaperTitle": "analysis of historical patenting behavior and patent characteristics of computer architecture companies", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PCs Take a Page From Xbox With Pluton.", "DBLP authors": ["Michael Mattioli"], "year": 2021, "MAG papers": [{"PaperId": 3195963522, "PaperTitle": "pcs take a page from xbox with pluton", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"goldman sachs": 1.0}}], "source": "ES"}, {"DBLP title": "Microprocessor at 50: Looking Back and Looking Forward.", "DBLP authors": ["Lizy Kurian John"], "year": 2021, "MAG papers": [{"PaperId": 3217259337, "PaperTitle": "microprocessor at 50 looking back and looking forward", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "The Birth of the Microprocessor.", "DBLP authors": ["Federico Faggin"], "year": 2021, "MAG papers": [{"PaperId": 3215136495, "PaperTitle": "the birth of the microprocessor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Middle-Aged Microprocessor.", "DBLP authors": ["Randy Steck"], "year": 2021, "MAG papers": [{"PaperId": 3216864651, "PaperTitle": "the middle aged microprocessor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "What Made Us Stronger: An Inside Look Back at the History of AMD Microprocessor Development.", "DBLP authors": ["Dave Christie", "Mike Clark", "Mike Schulte"], "year": 2021, "MAG papers": [{"PaperId": 3216500462, "PaperTitle": "what made us stronger an inside look back at the history of amd microprocessor development", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "The Origin of Intel's Micro-Ops.", "DBLP authors": ["Robert P. Colwell"], "year": 2021, "MAG papers": [{"PaperId": 3215381467, "PaperTitle": "the origin of intel s micro ops", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Evolution of the Graphics Processing Unit (GPU).", "DBLP authors": ["William J. Dally", "Stephen W. Keckler", "David Blair Kirk"], "year": 2021, "MAG papers": [{"PaperId": 3217045543, "PaperTitle": "evolution of the graphics processing unit gpu", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "The Path to Successful Wafer-Scale Integration: The Cerebras Story.", "DBLP authors": ["Gary Lauterbach"], "year": 2021, "MAG papers": [{"PaperId": 3216238950, "PaperTitle": "the path to successful wafer scale integration the cerebras story", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Milestones That Define Arm's Past, Present, and Future.", "DBLP authors": ["Richard Grisenthwaite"], "year": 2021, "MAG papers": [{"PaperId": 3216742041, "PaperTitle": "the milestones that define arm s past present and future", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The POWER Processor Family: A Historical Perspective From the Viewpoint of Presilicon Modeling.", "DBLP authors": ["Pradip Bose"], "year": 2021, "MAG papers": [{"PaperId": 3217472777, "PaperTitle": "the power processor family a historical perspective from the viewpoint of presilicon modeling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Advances in Microprocessor Cache Architectures Over the Last 25 Years.", "DBLP authors": ["Ravi R. Iyer", "Vivek De", "Ramesh Illikkal", "David A. Koufaty", "Bhushan Chitlur", "Andrew Herdrich", "Muhammad M. Khellah", "Fatih Hamzaoglu", "Eric Karl"], "year": 2021, "MAG papers": [{"PaperId": 3217596701, "PaperTitle": "advances in microprocessor cache architectures over the last 25 years", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 9.0}}], "source": "ES"}, {"DBLP title": "From Mainframes to Microprocessors.", "DBLP authors": ["G. Glenn Henry"], "year": 2021, "MAG papers": [{"PaperId": 3217483637, "PaperTitle": "from mainframes to microprocessors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "History of Microcontrollers: First 50 Years.", "DBLP authors": ["K. Raghu Raghunathan"], "year": 2021, "MAG papers": [{"PaperId": 3216104590, "PaperTitle": "history of microcontrollers first 50 years", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hardware Specialization: From Cell to Heterogeneous Microprocessors Everywhere.", "DBLP authors": ["Karthik Swaminathan", "Augusto Vega"], "year": 2021, "MAG papers": [{"PaperId": 3217052109, "PaperTitle": "hardware specialization from cell to heterogeneous microprocessors everywhere", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "How VLIWs Were Adopted as Digital Signal Processors.", "DBLP authors": ["Ray Simar", "Reid Tatge"], "year": 2021, "MAG papers": [{"PaperId": 3214790539, "PaperTitle": "how vliws were adopted as digital signal processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Interactions, Impacts, and Coincidences of the First Golden Age of Computer Architecture.", "DBLP authors": ["John R. Mashey"], "year": 2021, "MAG papers": [{"PaperId": 3217183571, "PaperTitle": "interactions impacts and coincidences of the first golden age of computer architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "How Many VAXes Fit in the Palms of Your Hands?", "DBLP authors": ["John L. Henning"], "year": 2021, "MAG papers": [{"PaperId": 3216446438, "PaperTitle": "how many vaxes fit in the palms of your hands", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"oracle corporation": 1.0}}], "source": "ES"}, {"DBLP title": "From the Memory Lane!", "DBLP authors": ["Lizy Kurian John"], "year": 2021, "MAG papers": [{"PaperId": 3217674764, "PaperTitle": "from the memory lane", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Navigating the Seismic Shift of Post-Moore Computer Systems Design.", "DBLP authors": ["Anindya Banerjee", "Sankar Basu", "Erik Brunvand", "Pinaki Mazumder", "Rance Cleaveland", "Gurdip Singh", "Margaret Martonosi", "Fernanda Pembleton"], "year": 2021, "MAG papers": [{"PaperId": 3217775140, "PaperTitle": "navigating the seismic shift of post moore computer systems design", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Intel Wins in Four Decades, but AMD Catches Up.", "DBLP authors": ["Bagus Hanindhito", "Karthik Swaminathan", "Vijaykrishnan Narayanan", "Lizy Kurian John"], "year": 2021, "MAG papers": [{"PaperId": 3216652652, "PaperTitle": "intel wins in four decades but amd catches up", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 2.0, "ibm": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Microarchitecture Patents Over Time and Interesting Early Microarchitecture Patents.", "DBLP authors": ["Joshua J. Yi"], "year": 2021, "MAG papers": [{"PaperId": 3215342959, "PaperTitle": "microarchitecture patents over time and interesting early microarchitecture patents", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Apollo Guidance Computer.", "DBLP authors": ["Michael Mattioli"], "year": 2021, "MAG papers": [{"PaperId": 3217363070, "PaperTitle": "the apollo guidance computer", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"goldman sachs": 1.0}}], "source": "ES"}]