

================================================================
== Vitis HLS Report for 'bnn_Pipeline_WRITE_OUTPUT'
================================================================
* Date:           Fri Dec 12 17:09:31 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_OUTPUT  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [bnn.cpp:149]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer3_output_9_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_9_load"   --->   Operation 6 'read' 'layer3_output_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer3_output_8_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_8_load"   --->   Operation 7 'read' 'layer3_output_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer3_output_7_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_7_load"   --->   Operation 8 'read' 'layer3_output_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer3_output_6_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_6_load"   --->   Operation 9 'read' 'layer3_output_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer3_output_5_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_5_load"   --->   Operation 10 'read' 'layer3_output_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer3_output_4_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_4_load"   --->   Operation 11 'read' 'layer3_output_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer3_output_3_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_3_load"   --->   Operation 12 'read' 'layer3_output_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer3_output_2_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_2_load"   --->   Operation 13 'read' 'layer3_output_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer3_output_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_1_load"   --->   Operation 14 'read' 'layer3_output_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer3_output_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_load"   --->   Operation 15 'read' 'layer3_output_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln149_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln149"   --->   Operation 16 'read' 'sext_ln149_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln149_cast = sext i62 %sext_ln149_read"   --->   Operation 17 'sext' 'sext_ln149_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 25, void @empty_13, void @empty_14, void @empty_11, i32 16, i32 16, i32 32, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 0, i4 %i_1" [bnn.cpp:149]   --->   Operation 19 'store' 'store_ln149' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [bnn.cpp:149]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln149 = icmp_eq  i4 %i, i4 10" [bnn.cpp:149]   --->   Operation 23 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln149 = add i4 %i, i4 1" [bnn.cpp:149]   --->   Operation 24 'add' 'add_ln149' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.inc21.split, void %for.end23.exitStub" [bnn.cpp:149]   --->   Operation 25 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.54ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.10i8.i8.i4, i4 0, i8 %layer3_output_load_read, i4 1, i8 %layer3_output_1_load_read, i4 2, i8 %layer3_output_2_load_read, i4 3, i8 %layer3_output_3_load_read, i4 4, i8 %layer3_output_4_load_read, i4 5, i8 %layer3_output_5_load_read, i4 6, i8 %layer3_output_6_load_read, i4 7, i8 %layer3_output_7_load_read, i4 8, i8 %layer3_output_8_load_read, i4 9, i8 %layer3_output_9_load_read, i8 0, i4 %i" [bnn.cpp:151]   --->   Operation 26 'sparsemux' 'tmp' <Predicate = (!icmp_ln149)> <Delay = 2.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 %add_ln149, i4 %i_1" [bnn.cpp:149]   --->   Operation 27 'store' 'store_ln149' <Predicate = (!icmp_ln149)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln149)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln149_cast" [bnn.cpp:149]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [bnn.cpp:150]   --->   Operation 29 'specpipeline' 'specpipeline_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [bnn.cpp:149]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [bnn.cpp:149]   --->   Operation 31 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i8 %tmp" [bnn.cpp:151]   --->   Operation 32 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sext_ln151, i4 15" [bnn.cpp:151]   --->   Operation 33 'write' 'write_ln151' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc21" [bnn.cpp:149]   --->   Operation 34 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln149', bnn.cpp:149) of constant 0 on local variable 'i', bnn.cpp:149 [27]  (1.588 ns)
	'load' operation 4 bit ('i', bnn.cpp:149) on local variable 'i', bnn.cpp:149 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln149', bnn.cpp:149) [32]  (1.735 ns)
	'store' operation 0 bit ('store_ln149', bnn.cpp:149) of variable 'add_ln149', bnn.cpp:149 on local variable 'i', bnn.cpp:149 [43]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', bnn.cpp:149) [36]  (0.000 ns)
	bus write operation ('write_ln151', bnn.cpp:151) on port 'gmem' (bnn.cpp:151) [42]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
