INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/Mux_2by1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2by1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/Decoder_5by32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_5by32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/And.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/ShiftLeft_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/Mux_2by1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2by1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/ALU_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol ALUop, assumed default net type wire [C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/DataPath.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sim_1/new/DataPath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
