{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669996584601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669996584603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 09:56:24 2022 " "Processing started: Fri Dec 02 09:56:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669996584603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996584603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996584603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669996585202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669996585202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/shift_reg/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/shift_reg/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_input/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_input/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../Lab11/keypad_input/keypad_input.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_input/keypad_input.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_fsm/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_fsm/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../Lab11/keypad_fsm/keypad_fsm.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_fsm/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_decoder/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_decoder/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../Lab11/keypad_decoder/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_decoder/keypad_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_base/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_base/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../Lab11/keypad_base/keypad_base.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/inputunit/inputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/inputunit/inputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputUnit " "Found entity 1: InputUnit" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../Lab11/HAbehav/HAbehav.v" "" { Text "D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/clock_div/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/clock_div/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Lab11/clock_div/clock_div.v" "" { Text "D:/MyCSE2441Labs/Lab11/clock_div/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/bcd2binarysm/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/bcd2binarysm/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../Lab10/TwosComplement/TwosComplement.v" "" { Text "D:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/calculatorou/calculatorou.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/calculatorou/calculatorou.v" { { "Info" "ISGN_ENTITY_NAME" "1 CalculatorOU " "Found entity 1: CalculatorOU" {  } { { "../Lab10/Part #2/CalculatorOU/CalculatorOU.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../Lab10/HalfAdder/HalfAdder.v" "" { Text "D:/MyCSE2441Labs/Lab10/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v " "File \"D:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v\" is a duplicate of already analyzed file \"D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/habehav/habehav.v 0 0 " "Found 0 design units, including 0 entities, in source file /mycse2441labs/lab10/habehav/habehav.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Lab10/Binary2BCD/Binary2BCD.v" "" { Text "D:/MyCSE2441Labs/Lab10/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../Lab10/BCDConverter/BCDConverter.v" "" { Text "D:/MyCSE2441Labs/Lab10/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/twofunctionau/twofunctionau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/twofunctionau/twofunctionau.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoFunctionAU " "Found entity 1: TwoFunctionAU" {  } { { "../Lab09/TwoFunctionAU/TwoFunctionAU.v" "" { Text "D:/MyCSE2441Labs/Lab09/TwoFunctionAU/TwoFunctionAU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../Lab09/Register/register.v" "" { Text "D:/MyCSE2441Labs/Lab09/Register/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/fabehavadderandsubtract/fabehavadderandsubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/fabehavadderandsubtract/fabehavadderandsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehavadderandsubtract " "Found entity 1: FAbehavadderandsubtract" {  } { { "../Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" "" { Text "D:/MyCSE2441Labs/Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/eightbitau/eightbitau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/eightbitau/eightbitau.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitAU " "Found entity 1: EightBitAU" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/eightbitau/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/eightbitau/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../Lab09/EightBitAU/FAbehav/FAbehav.v" "" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/FAbehav/FAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/binarytohex/binarytohex.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/binarytohex/binarytohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToHex " "Found entity 1: BinaryToHex" {  } { { "../Lab09/BinaryToHex/BinaryToHex.v" "" { Text "D:/MyCSE2441Labs/Lab09/BinaryToHex/BinaryToHex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part00/dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part00/dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "../LAB08/Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/multiplexer2to1/multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/multiplexer2to1/multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2To1 " "Found entity 1: Multiplexer2To1" {  } { { "../Multiplexer2To1/Multiplexer2To1.v" "" { Text "D:/MyCSE2441Labs/Multiplexer2To1/Multiplexer2To1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/edgedetect/edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/edgedetect/edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "D:/MyCSE2441Labs/EdgeDetect/EdgeDetect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669996592227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VALUE InputUnit.v(21) " "Verilog HDL Implicit Net warning at InputUnit.v(21): created implicit net for \"VALUE\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TRIG InputUnit.v(22) " "Verilog HDL Implicit Net warning at InputUnit.v(22): created implicit net for \"TRIG\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hundreds_out OutputUnit.v(90) " "Verilog HDL Implicit Net warning at OutputUnit.v(90): created implicit net for \"hundreds_out\"" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadOU Calculator.v(41) " "Verilog HDL Implicit Net warning at Calculator.v(41): created implicit net for \"loadOU\"" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669996592368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect EdgeDetect:EdgeDetect_inst " "Elaborating entity \"EdgeDetect\" for hierarchy \"EdgeDetect:EdgeDetect_inst\"" {  } { { "Calculator.v" "EdgeDetect_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit_inst\"" {  } { { "Calculator.v" "ControlUnit_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592430 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RESET ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"RESET\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadA ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"LoadA\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadB ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"LoadB\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadR ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"LoadR\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadOU ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"LoadOU\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IUAU ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"IUAU\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IUAU ControlUnit.v(23) " "Inferred latch for \"IUAU\" at ControlUnit.v(23)" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOU ControlUnit.v(23) " "Inferred latch for \"LoadOU\" at ControlUnit.v(23)" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadR ControlUnit.v(23) " "Inferred latch for \"LoadR\" at ControlUnit.v(23)" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadB ControlUnit.v(23) " "Inferred latch for \"LoadB\" at ControlUnit.v(23)" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadA ControlUnit.v(23) " "Inferred latch for \"LoadA\" at ControlUnit.v(23)" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592540 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET ControlUnit.v(23) " "Inferred latch for \"RESET\" at ControlUnit.v(23)" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592555 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputUnit InputUnit:IU " "Elaborating entity \"InputUnit\" for hierarchy \"InputUnit:IU\"" {  } { { "Calculator.v" "IU" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "check InputUnit.v(7) " "Output port \"check\" at InputUnit.v(7) has no driver" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 "|Calculator|InputUnit:IU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "junk InputUnit.v(9) " "Output port \"junk\" at InputUnit.v(9) has no driver" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 "|Calculator|InputUnit:IU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input InputUnit:IU\|keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "keypad_input_inst" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "../Lab11/keypad_input/keypad_input.v" "keypad_base" { Text "D:/MyCSE2441Labs/Lab11/keypad_input/keypad_input.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../Lab11/keypad_base/keypad_base.v" "keypad_clock_divider" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../Lab11/keypad_base/keypad_base.v" "keypad_fsm" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../Lab11/keypad_base/keypad_base.v" "keypad_key_decoder" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "../Lab11/keypad_input/keypad_input.v" "shift_reg" { Text "D:/MyCSE2441Labs/Lab11/keypad_input/keypad_input.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "BCD2BinarySM_inst" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement InputUnit:IU\|TwosComplement:TwosComplement_inst " "Elaborating entity \"TwosComplement\" for hierarchy \"InputUnit:IU\|TwosComplement:TwosComplement_inst\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "TwosComplement_inst" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAbehav InputUnit:IU\|TwosComplement:TwosComplement_inst\|HAbehav:s0 " "Elaborating entity \"HAbehav\" for hierarchy \"InputUnit:IU\|TwosComplement:TwosComplement_inst\|HAbehav:s0\"" {  } { { "../Lab10/TwosComplement/TwosComplement.v" "s0" { Text "D:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAU EightBitAU:AU " "Elaborating entity \"EightBitAU\" for hierarchy \"EightBitAU:AU\"" {  } { { "Calculator.v" "AU" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register EightBitAU:AU\|register:registerA " "Elaborating entity \"register\" for hierarchy \"EightBitAU:AU\|register:registerA\"" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "registerA" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToHex EightBitAU:AU\|BinaryToHex:MSbofinputA " "Elaborating entity \"BinaryToHex\" for hierarchy \"EightBitAU:AU\|BinaryToHex:MSbofinputA\"" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "MSbofinputA" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehavadderandsubtract EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit " "Elaborating entity \"FAbehavadderandsubtract\" for hierarchy \"EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit\"" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "ArithmeticUnit" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit\|FAbehav:s0\"" {  } { { "../Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" "s0" { Text "D:/MyCSE2441Labs/Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2To1 Multiplexer2To1:Mux2TO1 " "Elaborating entity \"Multiplexer2To1\" for hierarchy \"Multiplexer2To1:Mux2TO1\"" {  } { { "Calculator.v" "Mux2TO1" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:OutputUnit_inst " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:OutputUnit_inst\"" {  } { { "Calculator.v" "OutputUnit_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hundreds_out OutputUnit.v(90) " "Verilog HDL or VHDL warning at OutputUnit.v(90): object \"hundreds_out\" assigned a value but never read" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 "|Calculator|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 OutputUnit.v(90) " "Verilog HDL assignment warning at OutputUnit.v(90): truncated value with size 4 to match size of target (1)" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 "|Calculator|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out OutputUnit.v(4) " "Output port \"out\" at OutputUnit.v(4) has no driver" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 "|Calculator|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hundred_out OutputUnit.v(6) " "Output port \"hundred_out\" at OutputUnit.v(6) has no driver" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 "|Calculator|OutputUnit:OutputUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\"" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "binary2BCD" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDConverter OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1 " "Elaborating entity \"BCDConverter\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1\"" {  } { { "../Lab10/Binary2BCD/Binary2BCD.v" "m1" { Text "D:/MyCSE2441Labs/Lab10/Binary2BCD/Binary2BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignMagnitude OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace " "Elaborating entity \"SignMagnitude\" for hierarchy \"OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\"" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "OnesPlace" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SignMagnitude.v(9) " "Verilog HDL Case Statement warning at SignMagnitude.v(9): incomplete case statement has no default case item" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669996592649 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g SignMagnitude.v(7) " "Inferred latch for \"g\" at SignMagnitude.v(7)" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f SignMagnitude.v(7) " "Inferred latch for \"f\" at SignMagnitude.v(7)" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e SignMagnitude.v(7) " "Inferred latch for \"e\" at SignMagnitude.v(7)" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d SignMagnitude.v(7) " "Inferred latch for \"d\" at SignMagnitude.v(7)" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c SignMagnitude.v(7) " "Inferred latch for \"c\" at SignMagnitude.v(7)" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b SignMagnitude.v(7) " "Inferred latch for \"b\" at SignMagnitude.v(7)" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a SignMagnitude.v(7) " "Inferred latch for \"a\" at SignMagnitude.v(7)" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996592665 "|Calculator|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bi s7 32 1 " "Port \"bi\" on the entity instantiation of \"s7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../Lab10/TwosComplement/TwosComplement.v" "s7" { Text "D:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1669996592868 "|Calculator|InputUnit:IU|TwosComplement:TwosComplement_inst|HAbehav:s7"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[7\] " "Net \"Aout\[7\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[7\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[6\] " "Net \"Aout\[6\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[6\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[5\] " "Net \"Aout\[5\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[5\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[4\] " "Net \"Aout\[4\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[4\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[3\] " "Net \"Aout\[3\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[3\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[2\] " "Net \"Aout\[2\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[2\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[1\] " "Net \"Aout\[1\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[1\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[7\] " "Net \"Bout\[7\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[7\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[6\] " "Net \"Bout\[6\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[6\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[5\] " "Net \"Bout\[5\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[5\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[4\] " "Net \"Bout\[4\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[4\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[3\] " "Net \"Bout\[3\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[3\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[2\] " "Net \"Bout\[2\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[2\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[1\] " "Net \"Bout\[1\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[1\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[7\] " "Net \"Rout\[7\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[7\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[6\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[5\] " "Net \"Rout\[5\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[5\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[4\] " "Net \"Rout\[4\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[4\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[3\] " "Net \"Rout\[3\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[3\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[2\] " "Net \"Rout\[2\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[2\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[1\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592868 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669996592868 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[7\] " "Net \"Aout\[7\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[7\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[6\] " "Net \"Aout\[6\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[6\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[5\] " "Net \"Aout\[5\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[5\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[4\] " "Net \"Aout\[4\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[4\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[3\] " "Net \"Aout\[3\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[3\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[2\] " "Net \"Aout\[2\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[2\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Aout\[1\] " "Net \"Aout\[1\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Aout\[1\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[7\] " "Net \"Bout\[7\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[7\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[6\] " "Net \"Bout\[6\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[6\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[5\] " "Net \"Bout\[5\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[5\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[4\] " "Net \"Bout\[4\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[4\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[3\] " "Net \"Bout\[3\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[3\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[2\] " "Net \"Bout\[2\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[2\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Bout\[1\] " "Net \"Bout\[1\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Bout\[1\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[7\] " "Net \"Rout\[7\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[7\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[6\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[5\] " "Net \"Rout\[5\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[5\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[4\] " "Net \"Rout\[4\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[4\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[3\] " "Net \"Rout\[3\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[3\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[2\] " "Net \"Rout\[2\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[2\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "Calculator.v" "Rout\[1\]" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669996592883 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669996592883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669996593336 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../Lab11/keypad_decoder/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_decoder/keypad_decoder.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669996593446 "|Calculator|InputUnit:IU|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1669996593446 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0\"" {  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "Mult0" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669996593477 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669996593477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996593555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593555 ""}  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669996593555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996593586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996593602 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996593618 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669996593836 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:ControlUnit_inst\|LoadR ControlUnit:ControlUnit_inst\|IUAU " "Duplicate LATCH primitive \"ControlUnit:ControlUnit_inst\|LoadR\" merged with LATCH primitive \"ControlUnit:ControlUnit_inst\|IUAU\"" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669996593868 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1669996593868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|a " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669996593868 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669996593868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|b " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669996593868 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669996593868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|c " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669996593868 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669996593868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|d " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669996593868 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669996593868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|e " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669996593868 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669996593868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|f " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669996593868 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669996593868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669996593883 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669996593883 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[1\] GND " "Pin \"Hex2\[1\]\" is stuck at GND" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[2\] GND " "Pin \"Hex2\[2\]\" is stuck at GND" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[6\] VCC " "Pin \"Hex2\[6\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[0\] VCC " "Pin \"Hex3\[0\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[1\] VCC " "Pin \"Hex3\[1\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[2\] VCC " "Pin \"Hex3\[2\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[3\] VCC " "Pin \"Hex3\[3\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[4\] VCC " "Pin \"Hex3\[4\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[5\] VCC " "Pin \"Hex3\[5\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669996593992 "|Calculator|Hex3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669996593992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669996594055 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669996594555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669996595164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669996595164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669996595555 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669996595555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669996595555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669996595555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669996595789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 09:56:35 2022 " "Processing ended: Fri Dec 02 09:56:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669996595789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669996595789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669996595789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669996595789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669996597539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669996597539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 09:56:37 2022 " "Processing started: Fri Dec 02 09:56:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669996597539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669996597539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669996597539 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669996597648 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1669996597648 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1669996597648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669996597898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669996597898 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669996597898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669996597929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669996597929 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669996598148 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669996598148 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669996598273 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669996598273 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669996598273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669996598273 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669996598273 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669996598273 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669996598273 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669996598273 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669996598273 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669996598960 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669996598960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669996598960 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[0\]~2  from: datad  to: combout " "Cell: Mux2TO1\|Y\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[1\]~0  from: datad  to: combout " "Cell: Mux2TO1\|Y\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout " "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[7\]~1  from: datad  to: combout " "Cell: Mux2TO1\|Y\[7\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996598960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1669996598960 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669996598976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669996598976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669996598976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669996599007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EdgeDetect:EdgeDetect_inst\|in_delay " "Destination node EdgeDetect:EdgeDetect_inst\|in_delay" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "D:/MyCSE2441Labs/EdgeDetect/EdgeDetect.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669996599007 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669996599007 ""}  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669996599007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit_inst\|LoadA  " "Automatically promoted node ControlUnit:ControlUnit_inst\|LoadA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669996599007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|LoadA " "Destination node ControlUnit:ControlUnit_inst\|LoadA" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669996599007 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669996599007 ""}  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669996599007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit_inst\|LoadB  " "Automatically promoted node ControlUnit:ControlUnit_inst\|LoadB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669996599007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|LoadB " "Destination node ControlUnit:ControlUnit_inst\|LoadB" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669996599007 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669996599007 ""}  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669996599007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|WideOr1~0  " "Automatically promoted node OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669996599023 ""}  } { { "../Lab10/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669996599023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EdgeDetect:EdgeDetect_inst\|out  " "Automatically promoted node EdgeDetect:EdgeDetect_inst\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669996599023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|state.S0 " "Destination node ControlUnit:ControlUnit_inst\|state.S0" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669996599023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|state.S2 " "Destination node ControlUnit:ControlUnit_inst\|state.S2" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669996599023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|state.S1 " "Destination node ControlUnit:ControlUnit_inst\|state.S1" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669996599023 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669996599023 ""}  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "D:/MyCSE2441Labs/EdgeDetect/EdgeDetect.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669996599023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669996599601 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669996599601 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669996599601 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669996599679 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669996599726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669996603459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669996603568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669996603584 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669996605599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669996605599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669996606161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669996607599 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669996607599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669996609426 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669996609426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669996609442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669996609833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669996609848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669996610161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669996610161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669996610582 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669996611410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Calculator/output_files/Calculator.fit.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Calculator/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669996611816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5674 " "Peak virtual memory: 5674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669996616331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 09:56:56 2022 " "Processing ended: Fri Dec 02 09:56:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669996616331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669996616331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669996616331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669996616331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669996617612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669996617612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 09:56:57 2022 " "Processing started: Fri Dec 02 09:56:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669996617612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669996617612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669996617612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669996618034 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669996619424 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669996619565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669996623860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 09:57:03 2022 " "Processing ended: Fri Dec 02 09:57:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669996623860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669996623860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669996623860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669996623860 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669996624610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669996625204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669996625204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 09:57:04 2022 " "Processing started: Fri Dec 02 09:57:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669996625204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669996625204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669996625220 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669996625313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669996625657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669996625657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996625688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996625688 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669996625891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669996626094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996626094 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Row\[0\] Row\[0\] " "create_clock -period 1.000 -name Row\[0\] Row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Enter Enter " "create_clock -period 1.000 -name Enter Enter" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|IUAU ControlUnit:ControlUnit_inst\|IUAU " "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|IUAU ControlUnit:ControlUnit_inst\|IUAU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|LoadB ControlUnit:ControlUnit_inst\|LoadB " "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|LoadB ControlUnit:ControlUnit_inst\|LoadB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|LoadA ControlUnit:ControlUnit_inst\|LoadA " "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|LoadA ControlUnit:ControlUnit_inst\|LoadA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669996626094 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[0\]~2  from: datac  to: combout " "Cell: Mux2TO1\|Y\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[1\]~0  from: datab  to: combout " "Cell: Mux2TO1\|Y\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout " "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[7\]~1  from: dataa  to: combout " "Cell: Mux2TO1\|Y\[7\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996626094 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669996626094 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669996626110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669996626110 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669996626126 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669996626204 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669996626251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669996626251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.107 " "Worst-case setup slack is -24.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.107            -192.130 ControlUnit:ControlUnit_inst\|IUAU  " "  -24.107            -192.130 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.717             -91.644 ControlUnit:ControlUnit_inst\|LoadB  " "  -12.717             -91.644 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.606             -91.180 ControlUnit:ControlUnit_inst\|LoadA  " "  -12.606             -91.180 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.847             -98.879 Clock  " "   -6.847             -98.879 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956             -31.980 Row\[0\]  " "   -2.956             -31.980 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120             -11.371 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -2.120             -11.371 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836              -6.829 Enter  " "   -1.836              -6.829 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996626297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.289 " "Worst-case hold slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -0.503 Row\[0\]  " "   -0.289              -0.503 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 ControlUnit:ControlUnit_inst\|IUAU  " "    0.031               0.000 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 Clock  " "    0.450               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 Enter  " "    0.742               0.000 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.234               0.000 ControlUnit:ControlUnit_inst\|LoadB  " "    5.234               0.000 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.582               0.000 ControlUnit:ControlUnit_inst\|LoadA  " "    5.582               0.000 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996626360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.009 " "Worst-case recovery slack is -1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009             -12.571 Row\[0\]  " "   -1.009             -12.571 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996626391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.051 " "Worst-case removal slack is 0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 Row\[0\]  " "    0.051               0.000 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996626438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.479 " "Worst-case minimum pulse width slack is -3.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.479            -687.951 ControlUnit:ControlUnit_inst\|IUAU  " "   -3.479            -687.951 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.507 Row\[0\]  " "   -3.000             -74.507 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.314 Clock  " "   -3.000             -56.314 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Enter  " "   -3.000              -3.000 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadA  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadB  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996626469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996626469 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669996626516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669996626547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669996627032 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[0\]~2  from: datac  to: combout " "Cell: Mux2TO1\|Y\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[1\]~0  from: datab  to: combout " "Cell: Mux2TO1\|Y\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout " "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[7\]~1  from: dataa  to: combout " "Cell: Mux2TO1\|Y\[7\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996627328 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669996627328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669996627344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669996627391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.252 " "Worst-case setup slack is -22.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.252            -176.290 ControlUnit:ControlUnit_inst\|IUAU  " "  -22.252            -176.290 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.694             -84.313 ControlUnit:ControlUnit_inst\|LoadB  " "  -11.694             -84.313 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.588             -83.836 ControlUnit:ControlUnit_inst\|LoadA  " "  -11.588             -83.836 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.208             -86.756 Clock  " "   -6.208             -86.756 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.597             -27.875 Row\[0\]  " "   -2.597             -27.875 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931              -9.949 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.931              -9.949 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650              -6.089 Enter  " "   -1.650              -6.089 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996627438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.399 " "Worst-case hold slack is -0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -0.851 Row\[0\]  " "   -0.399              -0.851 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.222 ControlUnit:ControlUnit_inst\|IUAU  " "   -0.113              -0.222 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Clock  " "    0.417               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 Enter  " "    0.643               0.000 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.967               0.000 ControlUnit:ControlUnit_inst\|LoadB  " "    4.967               0.000 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.269               0.000 ControlUnit:ControlUnit_inst\|LoadA  " "    5.269               0.000 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996627485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.767 " "Worst-case recovery slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -9.450 Row\[0\]  " "   -0.767              -9.450 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996627547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.149 " "Worst-case removal slack is -0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.333 Row\[0\]  " "   -0.149              -0.333 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996627578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.257 " "Worst-case minimum pulse width slack is -3.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257            -619.626 ControlUnit:ControlUnit_inst\|IUAU  " "   -3.257            -619.626 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.254 Row\[0\]  " "   -3.000             -69.254 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.314 Clock  " "   -3.000             -56.314 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Enter  " "   -3.000              -3.000 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadA  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadB  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996627625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996627625 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669996627672 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[0\]~2  from: datac  to: combout " "Cell: Mux2TO1\|Y\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[1\]~0  from: datab  to: combout " "Cell: Mux2TO1\|Y\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout " "Cell: Mux2TO1\|Y\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2TO1\|Y\[7\]~1  from: dataa  to: combout " "Cell: Mux2TO1\|Y\[7\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|comb~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669996628063 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669996628063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669996628078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669996628078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.821 " "Worst-case setup slack is -10.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.821             -82.816 ControlUnit:ControlUnit_inst\|IUAU  " "  -10.821             -82.816 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.227             -37.709 ControlUnit:ControlUnit_inst\|LoadB  " "   -5.227             -37.709 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.192             -37.525 ControlUnit:ControlUnit_inst\|LoadA  " "   -5.192             -37.525 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -19.783 Clock  " "   -2.225             -19.783 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -15.739 Row\[0\]  " "   -1.398             -15.739 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867              -3.184 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.867              -3.184 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -1.454 Enter  " "   -0.404              -1.454 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996628125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.029 " "Worst-case hold slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 Row\[0\]  " "    0.029               0.000 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 ControlUnit:ControlUnit_inst\|IUAU  " "    0.106               0.000 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.164               0.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 Clock  " "    0.173               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Enter  " "    0.348               0.000 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.975               0.000 ControlUnit:ControlUnit_inst\|LoadB  " "    1.975               0.000 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.115               0.000 ControlUnit:ControlUnit_inst\|LoadA  " "    2.115               0.000 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996628172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.300 " "Worst-case recovery slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -3.634 Row\[0\]  " "   -0.300              -3.634 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996628234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.297 " "Worst-case removal slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 Row\[0\]  " "    0.297               0.000 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996628266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.023 Row\[0\]  " "   -3.000             -47.023 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.078 Clock  " "   -3.000             -42.078 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Enter  " "   -3.000              -3.000 Enter " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463            -215.072 ControlUnit:ControlUnit_inst\|IUAU  " "   -1.463            -215.072 ControlUnit:ControlUnit_inst\|IUAU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|LoadA  " "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|LoadB  " "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669996628328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669996628328 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669996629578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669996629578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669996630078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 09:57:10 2022 " "Processing ended: Fri Dec 02 09:57:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669996630078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669996630078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669996630078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669996630078 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669996631078 ""}
