module register(input logic [4:0]RA, input logic [4:0]RB, input logic [4:0]RW, input logic busW, en, clk,  reset,  
					 output logic busA, busB);
					
	logic [31:0]out_dec;
	logic [31:0]out_and;
	logic [31:0]out_bank;
	
	decoder5_32 d(RW, out_dec);
	
	genvar i;
	
	generate
	for(i = 0; i < 32; i=i+1)begin : registradores
		and an_(out_and[i], en, out_dec[i]);
		flopenr_1bit flop_(clk, reset, out_and[i], busW, out_bank[i]);
	end
	endgenerate
	
	mux32_1bit m1(RA, out_bank, busA);
	mux32_1bit m2(RB, out_bank, busB);
			
endmodule

