# Washing_Machine
Developed an automatic washing machine controller in Verilog utilizing Finite State Machines (FSM) to manage state transitions and control logic. The design ensures efficient and accurate operation for door checks, water filling, detergent addition, washing, and draining.
