Analysis & Synthesis report for Metis
Sun Feb 24 19:14:02 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Metis|IF_PWM_state
 12. State Machine - |Metis|IF_SYNC_state
 13. State Machine - |Metis|state
 14. State Machine - |Metis|NWire_rcv:m_ver4|TB_state
 15. State Machine - |Metis|NWire_rcv:m_ver3|TB_state
 16. State Machine - |Metis|NWire_rcv:m_ver2|TB_state
 17. State Machine - |Metis|NWire_rcv:m_ser|TB_state
 18. State Machine - |Metis|NWire_rcv:p_ser|TB_state
 19. State Machine - |Metis|NWire_xmit:CCxmit|NW_state
 20. State Machine - |Metis|NWire_xmit:P_IQPWM|NW_state
 21. State Machine - |Metis|NWire_xmit:M_LRAudio|NW_state
 22. State Machine - |Metis|NWire_rcv:SPD|TB_state
 23. State Machine - |Metis|Tx_fifo_ctrl:TXFC|AD_state
 24. State Machine - |Metis|NWire_rcv:MDC[3].M_IQ|TB_state
 25. State Machine - |Metis|NWire_rcv:MDC[2].M_IQ|TB_state
 26. State Machine - |Metis|NWire_rcv:MDC[1].M_IQ|TB_state
 27. State Machine - |Metis|NWire_rcv:MDC[0].M_IQ|TB_state
 28. State Machine - |Metis|NWire_rcv:P_MIC|TB_state
 29. State Machine - |Metis|Tx_MAC:Tx_MAC_inst|PHY_state
 30. State Machine - |Metis|Tx_MAC:Tx_MAC_inst|state_Tx
 31. State Machine - |Metis|Rx_MAC:Rx_MAC_inst|PHY_Rx_state
 32. State Machine - |Metis|DHCP:DHCP_inst|DHCP_state
 33. Logic Cells Representing Combinational Loops
 34. Registers Removed During Synthesis
 35. Removed Registers Triggering Further Register Optimizations
 36. General Register Statistics
 37. Inverted Register Statistics
 38. Registers Added for RAM Pass-Through Logic
 39. Multiplexer Restructuring Statistics (Restructuring Performed)
 40. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated
 41. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p
 42. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p
 43. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram
 44. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 45. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12
 46. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 47. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15
 48. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated
 49. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p
 50. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p
 51. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram
 52. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp
 53. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp
 54. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 55. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14
 56. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_brp
 57. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_bwp
 58. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 59. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17
 60. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated
 61. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p
 62. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p
 63. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram
 64. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_te9:rs_brp
 65. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_te9:rs_bwp
 66. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp
 67. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15
 68. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_te9:ws_brp
 69. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ve9:ws_bwp
 70. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp
 71. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19
 72. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
 73. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated
 74. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p
 75. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p
 76. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram
 77. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp
 78. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp
 79. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp
 80. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe9
 81. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp
 82. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe12
 83. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated
 84. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated
 85. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated
 86. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated
 87. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated
 88. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1
 89. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated
 90. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p
 91. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p
 92. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram
 93. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp
 94. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp
 95. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp
 96. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13
 97. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:ws_brp
 98. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:ws_bwp
 99. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp
100. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16
101. Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated
102. Parameter Settings for User Entity Instance: Top-level Entity: |Metis
103. Parameter Settings for User Entity Instance: PLL_clocks:PLL_inst|altpll:altpll_component
104. Parameter Settings for User Entity Instance: Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
105. Parameter Settings for User Entity Instance: Tx_MAC:Tx_MAC_inst
106. Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
107. Parameter Settings for User Entity Instance: PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
108. Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr
110. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr
111. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr
112. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr
113. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr
114. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4
115. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5
116. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr
117. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr
118. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3
119. Parameter Settings for User Entity Instance: NWire_rcv:P_MIC
120. Parameter Settings for User Entity Instance: NWire_rcv:MDC[0].M_IQ
121. Parameter Settings for User Entity Instance: NWire_rcv:MDC[1].M_IQ
122. Parameter Settings for User Entity Instance: NWire_rcv:MDC[2].M_IQ
123. Parameter Settings for User Entity Instance: NWire_rcv:MDC[3].M_IQ
124. Parameter Settings for User Entity Instance: Tx_fifo_ctrl:TXFC
125. Parameter Settings for User Entity Instance: FIFO:RXF
126. Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component
127. Parameter Settings for User Entity Instance: NWire_rcv:SPD
128. Parameter Settings for User Entity Instance: cdc_sync:cdc_c23
129. Parameter Settings for User Entity Instance: pulsegen:cdc_m
130. Parameter Settings for User Entity Instance: cdc_sync:cdc_c22
131. Parameter Settings for User Entity Instance: pulsegen:cdc_p
132. Parameter Settings for User Entity Instance: NWire_xmit:M_LRAudio
133. Parameter Settings for User Entity Instance: NWire_xmit:P_IQPWM
134. Parameter Settings for User Entity Instance: pulsegen:CC_p
135. Parameter Settings for User Entity Instance: NWire_xmit:CCxmit
136. Parameter Settings for User Entity Instance: NWire_rcv:p_ser
137. Parameter Settings for User Entity Instance: NWire_rcv:m_ser
138. Parameter Settings for User Entity Instance: NWire_rcv:m_ver2
139. Parameter Settings for User Entity Instance: NWire_rcv:m_ver3
140. Parameter Settings for User Entity Instance: NWire_rcv:m_ver4
141. Parameter Settings for User Entity Instance: debounce:de_PTT
142. Parameter Settings for User Entity Instance: debounce:de_dot
143. Parameter Settings for User Entity Instance: debounce:de_dash
144. Parameter Settings for User Entity Instance: Led_control:Control_LED0
145. Parameter Settings for User Entity Instance: Led_control:Control_LED1
146. Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0
147. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
148. altpll Parameter Settings by Entity Instance
149. dcfifo Parameter Settings by Entity Instance
150. scfifo Parameter Settings by Entity Instance
151. altsyncram Parameter Settings by Entity Instance
152. lpm_mult Parameter Settings by Entity Instance
153. Port Connectivity Checks: "Led_flash:Flash_LED11"
154. Port Connectivity Checks: "Led_flash:Flash_LED10"
155. Port Connectivity Checks: "Led_flash:Flash_LED9"
156. Port Connectivity Checks: "Led_flash:Flash_LED8"
157. Port Connectivity Checks: "Led_flash:Flash_LED7"
158. Port Connectivity Checks: "Led_flash:Flash_LED5"
159. Port Connectivity Checks: "Led_flash:Flash_LED4"
160. Port Connectivity Checks: "Led_flash:Flash_LED3"
161. Port Connectivity Checks: "Led_flash:Flash_LED2"
162. Port Connectivity Checks: "Led_flash:Flash_LED1"
163. Port Connectivity Checks: "NWire_rcv:m_ver4"
164. Port Connectivity Checks: "NWire_rcv:m_ver3"
165. Port Connectivity Checks: "NWire_rcv:m_ver2"
166. Port Connectivity Checks: "NWire_rcv:m_ser"
167. Port Connectivity Checks: "NWire_rcv:p_ser"
168. Port Connectivity Checks: "NWire_xmit:CCxmit"
169. Port Connectivity Checks: "NWire_rcv:SPD"
170. Port Connectivity Checks: "SP_fifo:SPF"
171. Port Connectivity Checks: "FIFO:RXF"
172. Port Connectivity Checks: "Tx_fifo_ctrl:TXFC"
173. Port Connectivity Checks: "NWire_rcv:MDC[3].M_IQ"
174. Port Connectivity Checks: "NWire_rcv:MDC[2].M_IQ"
175. Port Connectivity Checks: "NWire_rcv:MDC[1].M_IQ"
176. Port Connectivity Checks: "NWire_rcv:MDC[0].M_IQ"
177. Port Connectivity Checks: "NWire_rcv:P_MIC"
178. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"
179. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"
180. Port Connectivity Checks: "PHY_Rx_fifo:PHY_Rx_fifo_inst"
181. Port Connectivity Checks: "Tx_fifo:Tx_fifo_inst"
182. Port Connectivity Checks: "Tx_MAC:Tx_MAC_inst"
183. Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"
184. Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst"
185. Port Connectivity Checks: "MDIO:MDIO_inst"
186. Port Connectivity Checks: "PLL_clocks:PLL_inst"
187. Elapsed Time Per Partition
188. Analysis & Synthesis Messages
189. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 24 19:14:02 2013    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; Metis                                    ;
; Top-level Entity Name              ; Metis                                    ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 14,913                                   ;
;     Total combinational functions  ; 11,784                                   ;
;     Dedicated logic registers      ; 6,883                                    ;
; Total registers                    ; 6883                                     ;
; Total pins                         ; 72                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 291,072                                  ;
; Embedded Multiplier 9-bit elements ; 8                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                                      ; Metis              ; Metis              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; sp_rcv_ctrl.v                    ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/sp_rcv_ctrl.v                   ;         ;
; ASMI_interface.v                 ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/ASMI_interface.v                ;         ;
; ASMI.v                           ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/ASMI.v                          ;         ;
; I2C_Master.v                     ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/I2C_Master.v                    ;         ;
; common/cdc_sync.v                ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/common/cdc_sync.v               ;         ;
; common/NWire_rcv.v               ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/common/NWire_rcv.v              ;         ;
; common/NWire_xmit.v              ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/common/NWire_xmit.v             ;         ;
; common/pulsegen.v                ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/common/pulsegen.v               ;         ;
; CRC32.v                          ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/CRC32.v                         ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/debounce.v                      ;         ;
; DHCP.v                           ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/DHCP.v                          ;         ;
; EEPROM.v                         ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/EEPROM.v                        ;         ;
; FIFO.v                           ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/FIFO.v                          ;         ;
; Led_control.v                    ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Led_control.v                   ;         ;
; Led_flash.v                      ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Led_flash.v                     ;         ;
; MDIO.v                           ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/MDIO.v                          ;         ;
; Metis.v                          ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Metis.v                         ;         ;
; PHY_Rx_fifo.v                    ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/PHY_Rx_fifo.v                   ;         ;
; PLL_clocks.v                     ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/PLL_clocks.v                    ;         ;
; Rx_MAC.v                         ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Rx_MAC.v                        ;         ;
; Tx_fifo.v                        ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Tx_fifo.v                       ;         ;
; Tx_fifo_ctrl.v                   ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Tx_fifo_ctrl.v                  ;         ;
; Tx_MAC.v                         ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Tx_MAC.v                        ;         ;
; EPCS_fifo.v                      ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/EPCS_fifo.v                     ;         ;
; SP_fifo.v                        ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/SP_fifo.v                       ;         ;
; PHY_fifo.v                       ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/PHY_fifo.v                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_clocks_altpll.v           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/pll_clocks_altpll.v          ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;         ;
; db/dcfifo_kah1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dcfifo_kah1.tdf              ;         ;
; db/a_graycounter_h47.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_h47.tdf        ;         ;
; db/a_graycounter_dic.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_dic.tdf        ;         ;
; db/altsyncram_ff31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/altsyncram_ff31.tdf          ;         ;
; db/alt_synch_pipe_fkd.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_fkd.tdf       ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_ed9.tdf              ;         ;
; db/alt_synch_pipe_gkd.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_gkd.tdf       ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_fd9.tdf              ;         ;
; db/cmpr_356.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cmpr_356.tdf                 ;         ;
; db/dcfifo_a9l1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dcfifo_a9l1.tdf              ;         ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_gray2bin_ugb.tdf           ;         ;
; db/a_graycounter_s57.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_s57.tdf        ;         ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_pjc.tdf        ;         ;
; db/altsyncram_nj31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/altsyncram_nj31.tdf          ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_qe9.tdf              ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_pe9.tdf              ;         ;
; db/alt_synch_pipe_rld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_rld.tdf       ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_re9.tdf              ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_sld.tdf       ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_se9.tdf              ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cmpr_f66.tdf                 ;         ;
; db/cmpr_g66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cmpr_g66.tdf                 ;         ;
; db/cntr_s2e.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cntr_s2e.tdf                 ;         ;
; db/dcfifo_nhk1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dcfifo_nhk1.tdf              ;         ;
; db/a_gray2bin_1hb.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_gray2bin_1hb.tdf           ;         ;
; db/a_graycounter_067.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_067.tdf        ;         ;
; db/a_graycounter_rjc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_rjc.tdf        ;         ;
; db/altsyncram_tj31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/altsyncram_tj31.tdf          ;         ;
; db/decode_177.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/decode_177.tdf               ;         ;
; db/mux_038.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/mux_038.tdf                  ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_te9.tdf              ;         ;
; db/alt_synch_pipe_uld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_uld.tdf       ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_ue9.tdf              ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_ve9.tdf              ;         ;
; db/alt_synch_pipe_vld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_vld.tdf       ;         ;
; db/dffpipe_0f9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_0f9.tdf              ;         ;
; db/cmpr_i66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cmpr_i66.tdf                 ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_7gh1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dcfifo_7gh1.tdf              ;         ;
; db/a_graycounter_t57.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_t57.tdf        ;         ;
; db/altsyncram_7i31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/altsyncram_7i31.tdf          ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_tld.tdf       ;         ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_1f9.tdf              ;         ;
; db/alt_synch_pipe_0md.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_0md.tdf       ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_2f9.tdf              ;         ;
; a_graycounter.tdf                ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.tdf       ;         ;
; db/a_graycounter_cfg.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_cfg.tdf        ;         ;
; db/a_graycounter_bfg.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_bfg.tdf        ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/cmpr_und.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cmpr_und.tdf                 ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_kqi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cntr_kqi.tdf                 ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_6ul.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/scfifo_6ul.tdf               ;         ;
; db/a_dpfifo_1as.tdf              ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_dpfifo_1as.tdf             ;         ;
; db/a_fefifo_48e.tdf              ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_fefifo_48e.tdf             ;         ;
; db/cntr_7n7.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cntr_7n7.tdf                 ;         ;
; db/dpram_flt.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dpram_flt.tdf                ;         ;
; db/altsyncram_jvj1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/altsyncram_jvj1.tdf          ;         ;
; db/cntr_rmb.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cntr_rmb.tdf                 ;         ;
; db/dcfifo_q9l1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dcfifo_q9l1.tdf              ;         ;
; db/a_gray2bin_0hb.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_gray2bin_0hb.tdf           ;         ;
; db/a_graycounter_u57.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_u57.tdf        ;         ;
; db/a_graycounter_sjc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/a_graycounter_sjc.tdf        ;         ;
; db/altsyncram_rj31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/altsyncram_rj31.tdf          ;         ;
; db/dffpipe_3f9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_3f9.tdf              ;         ;
; db/alt_synch_pipe_1md.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_1md.tdf       ;         ;
; db/dffpipe_4f9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_4f9.tdf              ;         ;
; db/alt_synch_pipe_2md.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/alt_synch_pipe_2md.tdf       ;         ;
; db/dffpipe_5f9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/dffpipe_5f9.tdf              ;         ;
; db/cmpr_h66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/cmpr_h66.tdf                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; db/altsyncram_15h1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/altsyncram_15h1.tdf          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; db/mult_ift.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/db/mult_ift.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 14,913 ;
;                                             ;        ;
; Total combinational functions               ; 11784  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 5889   ;
;     -- 3 input functions                    ; 3302   ;
;     -- <=2 input functions                  ; 2593   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 7878   ;
;     -- arithmetic mode                      ; 3906   ;
;                                             ;        ;
; Total registers                             ; 6883   ;
;     -- Dedicated logic registers            ; 6883   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 72     ;
; Total memory bits                           ; 291072 ;
; Embedded Multiplier 9-bit elements          ; 8      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 4848   ;
; Total fan-out                               ; 61232  ;
; Average fan-out                             ; 3.24   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                           ; Library Name ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Metis                                                                     ; 11784 (701)       ; 6883 (647)   ; 291072      ; 8            ; 0       ; 4         ; 72   ; 0            ; |Metis                                                                                                                                                                                                                        ;              ;
;    |ASMI_interface:ASMI_int_inst|                                          ; 354 (178)         ; 210 (77)     ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst                                                                                                                                                                                           ;              ;
;       |ASMI:ASMI_inst|                                                     ; 176 (0)           ; 133 (0)      ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                                                                                                                                            ;              ;
;          |ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component| ; 176 (100)         ; 133 (72)     ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component                                                                                                            ;              ;
;             |a_graycounter:addbyte_cntr|                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr                                                                                 ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated                                                ;              ;
;             |a_graycounter:gen_cntr|                                       ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr                                                                                     ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated                                                    ;              ;
;             |a_graycounter:stage_cntr|                                     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr                                                                                   ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated                                                  ;              ;
;             |a_graycounter:wrstage_cntr|                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr                                                                                 ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated                                                ;              ;
;             |lpm_compare:cmpr4|                                            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_compare:cmpr5|                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |scfifo:scfifo3|                                               ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3                                                                                             ;              ;
;                |scfifo_6ul:auto_generated|                                 ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated                                                                   ;              ;
;                   |a_dpfifo_1as:dpfifo|                                    ; 37 (1)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo                                               ;              ;
;                      |a_fefifo_48e:fifo_state|                             ; 18 (9)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state                       ;              ;
;                         |cntr_7n7:count_usedw|                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw  ;              ;
;                      |cntr_rmb:rd_ptr_count|                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count                         ;              ;
;                      |cntr_rmb:wr_ptr|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr                               ;              ;
;                      |dpram_flt:FIFOram|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram                             ;              ;
;                         |altsyncram_jvj1:altsyncram1|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;              ;
;    |DHCP:DHCP_inst|                                                        ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|DHCP:DHCP_inst                                                                                                                                                                                                         ;              ;
;    |EEPROM:EEPROM_inst|                                                    ; 177 (177)         ; 167 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EEPROM:EEPROM_inst                                                                                                                                                                                                     ;              ;
;    |EPCS_fifo:EPCS_fifo_inst|                                              ; 93 (0)            ; 127 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst                                                                                                                                                                                               ;              ;
;       |dcfifo:dcfifo_component|                                            ; 93 (0)            ; 127 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                       ;              ;
;          |dcfifo_7gh1:auto_generated|                                      ; 93 (15)           ; 127 (33)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated                                                                                                                                            ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                            ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                            ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                ;              ;
;             |a_graycounter_t57:rdptr_g1p|                                  ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                ;              ;
;             |alt_synch_pipe_0md:ws_dgrp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp                                                                                                                 ;              ;
;                |dffpipe_2f9:dffpipe12|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe12                                                                                           ;              ;
;             |alt_synch_pipe_tld:rs_dgwp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                                                                 ;              ;
;                |dffpipe_1f9:dffpipe9|                                      ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe9                                                                                            ;              ;
;             |altsyncram_7i31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram                                                                                                                   ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                   ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                    ;              ;
;             |dffpipe_pe9:rs_brp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                         ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                         ;              ;
;    |FIFO:RXF|                                                              ; 75 (75)           ; 93 (93)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|FIFO:RXF                                                                                                                                                                                                               ;              ;
;       |altsyncram:mem_rtl_0|                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|FIFO:RXF|altsyncram:mem_rtl_0                                                                                                                                                                                          ;              ;
;          |altsyncram_15h1:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated                                                                                                                                                           ;              ;
;    |I2C_Master:I2C_Master_inst|                                            ; 79 (79)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|I2C_Master:I2C_Master_inst                                                                                                                                                                                             ;              ;
;    |Led_control:Control_LED0|                                              ; 48 (48)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_control:Control_LED0                                                                                                                                                                                               ;              ;
;    |Led_control:Control_LED1|                                              ; 53 (53)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_control:Control_LED1                                                                                                                                                                                               ;              ;
;    |Led_flash:Flash_LED10|                                                 ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED10                                                                                                                                                                                                  ;              ;
;    |Led_flash:Flash_LED11|                                                 ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED11                                                                                                                                                                                                  ;              ;
;    |Led_flash:Flash_LED1|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED1                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED2|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED2                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED3|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED3                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED4|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED4                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED5|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED5                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED7|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED7                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED8|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED8                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED9|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Led_flash:Flash_LED9                                                                                                                                                                                                   ;              ;
;    |MDIO:MDIO_inst|                                                        ; 138 (138)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|MDIO:MDIO_inst                                                                                                                                                                                                         ;              ;
;    |NWire_rcv:MDC[0].M_IQ|                                                 ; 370 (370)         ; 310 (310)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:MDC[0].M_IQ                                                                                                                                                                                                  ;              ;
;    |NWire_rcv:MDC[1].M_IQ|                                                 ; 369 (369)         ; 303 (303)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:MDC[1].M_IQ                                                                                                                                                                                                  ;              ;
;    |NWire_rcv:MDC[2].M_IQ|                                                 ; 369 (369)         ; 303 (303)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:MDC[2].M_IQ                                                                                                                                                                                                  ;              ;
;    |NWire_rcv:MDC[3].M_IQ|                                                 ; 369 (369)         ; 303 (303)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:MDC[3].M_IQ                                                                                                                                                                                                  ;              ;
;    |NWire_rcv:P_MIC|                                                       ; 334 (334)         ; 177 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:P_MIC                                                                                                                                                                                                        ;              ;
;    |NWire_rcv:SPD|                                                         ; 295 (295)         ; 167 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:SPD                                                                                                                                                                                                          ;              ;
;    |NWire_rcv:m_ser|                                                       ; 408 (408)         ; 150 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:m_ser                                                                                                                                                                                                        ;              ;
;    |NWire_rcv:m_ver2|                                                      ; 408 (408)         ; 149 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:m_ver2                                                                                                                                                                                                       ;              ;
;    |NWire_rcv:m_ver3|                                                      ; 408 (408)         ; 149 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:m_ver3                                                                                                                                                                                                       ;              ;
;    |NWire_rcv:m_ver4|                                                      ; 408 (408)         ; 149 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:m_ver4                                                                                                                                                                                                       ;              ;
;    |NWire_rcv:p_ser|                                                       ; 446 (446)         ; 224 (224)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_rcv:p_ser                                                                                                                                                                                                        ;              ;
;    |NWire_xmit:CCxmit|                                                     ; 295 (295)         ; 139 (139)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_xmit:CCxmit                                                                                                                                                                                                      ;              ;
;    |NWire_xmit:M_LRAudio|                                                  ; 122 (122)         ; 150 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_xmit:M_LRAudio                                                                                                                                                                                                   ;              ;
;    |NWire_xmit:P_IQPWM|                                                    ; 37 (37)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|NWire_xmit:P_IQPWM                                                                                                                                                                                                     ;              ;
;    |PHY_Rx_fifo:PHY_Rx_fifo_inst|                                          ; 98 (0)            ; 141 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst                                                                                                                                                                                           ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 98 (0)            ; 141 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                         ;              ;
;          |dcfifo_nhk1:auto_generated|                                      ; 98 (5)            ; 141 (43)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated                                                                                                              ;              ;
;             |a_graycounter_067:rdptr_g1p|                                  ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p                                                                                  ;              ;
;             |a_graycounter_rjc:wrptr_g1p|                                  ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p                                                                                  ;              ;
;             |alt_synch_pipe_uld:rs_dgwp|                                   ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp                                                                                   ;              ;
;                |dffpipe_ue9:dffpipe15|                                     ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15                                                             ;              ;
;             |alt_synch_pipe_vld:ws_dgrp|                                   ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp                                                                                   ;              ;
;                |dffpipe_0f9:dffpipe19|                                     ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19                                                             ;              ;
;             |altsyncram_tj31:fifo_ram|                                     ; 19 (1)            ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram                                                                                     ;              ;
;                |decode_177:decode12|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12                                                                 ;              ;
;                |mux_038:mux13|                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13                                                                       ;              ;
;             |cmpr_i66:rdempty_eq_comp|                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp                                                                                     ;              ;
;             |cmpr_i66:wrfull_eq_comp|                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:wrfull_eq_comp                                                                                      ;              ;
;             |cntr_s2e:cntr_b|                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b                                                                                              ;              ;
;    |PLL_clocks:PLL_inst|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PLL_clocks:PLL_inst                                                                                                                                                                                                    ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PLL_clocks:PLL_inst|altpll:altpll_component                                                                                                                                                                            ;              ;
;          |PLL_clocks_altpll:auto_generated|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated                                                                                                                                           ;              ;
;    |Rx_MAC:Rx_MAC_inst|                                                    ; 815 (781)         ; 1550 (1490)  ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |PHY_fifo:PHY_fifo_inst|                                             ; 34 (0)            ; 60 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst                                                                                                                                                                              ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|               ; 34 (0)            ; 60 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                            ;              ;
;             |dcfifo_kah1:auto_generated|                                   ; 34 (5)            ; 60 (18)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated                                                                                                 ;              ;
;                |a_graycounter_dic:wrptr_g1p|                               ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p                                                                     ;              ;
;                |a_graycounter_h47:rdptr_g1p|                               ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p                                                                     ;              ;
;                |alt_synch_pipe_fkd:rs_dgwp|                                ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                      ;              ;
;                   |dffpipe_ed9:dffpipe12|                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12                                                ;              ;
;                |alt_synch_pipe_gkd:ws_dgrp|                                ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                      ;              ;
;                   |dffpipe_fd9:dffpipe15|                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15                                                ;              ;
;                |altsyncram_ff31:fifo_ram|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram                                                                        ;              ;
;                |cmpr_356:rdempty_eq_comp|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp                                                                        ;              ;
;                |cmpr_356:wrfull_eq_comp|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|cmpr_356:wrfull_eq_comp                                                                         ;              ;
;    |SP_fifo:SPF|                                                           ; 75 (0)            ; 128 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF                                                                                                                                                                                                            ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 75 (0)            ; 128 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                          ;              ;
;          |dcfifo_q9l1:auto_generated|                                      ; 75 (6)            ; 128 (39)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated                                                                                                                               ;              ;
;             |a_graycounter_sjc:wrptr_g1p|                                  ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p                                                                                                   ;              ;
;             |a_graycounter_u57:rdptr_g1p|                                  ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p                                                                                                   ;              ;
;             |alt_synch_pipe_1md:rs_dgwp|                                   ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp                                                                                                    ;              ;
;                |dffpipe_4f9:dffpipe13|                                     ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13                                                                              ;              ;
;             |alt_synch_pipe_2md:ws_dgrp|                                   ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp                                                                                                    ;              ;
;                |dffpipe_5f9:dffpipe16|                                     ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16                                                                              ;              ;
;             |altsyncram_rj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                      ;              ;
;             |cmpr_h66:rdempty_eq_comp|                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cmpr_h66:rdempty_eq_comp                                                                                                      ;              ;
;             |cmpr_h66:wrempty_eq_comp|                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cmpr_h66:wrempty_eq_comp                                                                                                      ;              ;
;             |cmpr_h66:wrfull_eq_comp|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cmpr_h66:wrfull_eq_comp                                                                                                       ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cntr_s2e:cntr_b                                                                                                               ;              ;
;    |Tx_MAC:Tx_MAC_inst|                                                    ; 3462 (3419)       ; 359 (327)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_MAC:Tx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |CRC32:CRC32_inst|                                                   ; 43 (43)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst                                                                                                                                                                                    ;              ;
;    |Tx_fifo:Tx_fifo_inst|                                                  ; 99 (0)            ; 130 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst                                                                                                                                                                                                   ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 99 (0)            ; 130 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                 ;              ;
;          |dcfifo_a9l1:auto_generated|                                      ; 99 (20)           ; 130 (34)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated                                                                                                                      ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                      ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                      ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                          ;              ;
;             |a_graycounter_s57:rdptr_g1p|                                  ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                          ;              ;
;             |alt_synch_pipe_rld:rs_dgwp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                           ;              ;
;                |dffpipe_re9:dffpipe14|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14                                                                     ;              ;
;             |alt_synch_pipe_sld:ws_dgrp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                           ;              ;
;                |dffpipe_se9:dffpipe17|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17                                                                     ;              ;
;             |altsyncram_nj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram                                                                                             ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                             ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                              ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b                                                                                                      ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                   ;              ;
;             |dffpipe_qe9:rs_brp|                                           ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp                                                                                                   ;              ;
;    |Tx_fifo_ctrl:TXFC|                                                     ; 299 (299)         ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|Tx_fifo_ctrl:TXFC                                                                                                                                                                                                      ;              ;
;    |cdc_sync:cdc_c22|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|cdc_sync:cdc_c22                                                                                                                                                                                                       ;              ;
;    |cdc_sync:cdc_c23|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|cdc_sync:cdc_c23                                                                                                                                                                                                       ;              ;
;    |debounce:de_PTT|                                                       ; 41 (41)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|debounce:de_PTT                                                                                                                                                                                                        ;              ;
;    |debounce:de_dash|                                                      ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|debounce:de_dash                                                                                                                                                                                                       ;              ;
;    |debounce:de_dot|                                                       ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|debounce:de_dot                                                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult0|                                                        ; 66 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Metis|lpm_mult:Mult0                                                                                                                                                                                                         ;              ;
;       |mult_ift:auto_generated|                                            ; 66 (66)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Metis|lpm_mult:Mult0|mult_ift:auto_generated                                                                                                                                                                                 ;              ;
;    |pulsegen:CC_p|                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|pulsegen:CC_p                                                                                                                                                                                                          ;              ;
;    |pulsegen:cdc_m|                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|pulsegen:cdc_m                                                                                                                                                                                                         ;              ;
;    |pulsegen:cdc_p|                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|pulsegen:cdc_p                                                                                                                                                                                                         ;              ;
;    |sp_rcv_ctrl:SPC|                                                       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Metis|sp_rcv_ctrl:SPC                                                                                                                                                                                                        ;              ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 8192         ; 16           ; 131072 ; None ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; None ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 8192         ; 8            ; 65536  ; None ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 2048         ; 8            ; 16384  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+------------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name     ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                                      ;
+--------+------------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+
; Altera ; ALTASMI_PARALLEL ; N/A     ; N/A          ; N/A          ; |Metis|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/ASMI.v        ;
; Altera ; FIFO             ; 9.1     ; N/A          ; N/A          ; |Metis|EPCS_fifo:EPCS_fifo_inst                    ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/EPCS_fifo.v   ;
; Altera ; FIFO             ; N/A     ; N/A          ; N/A          ; |Metis|PHY_Rx_fifo:PHY_Rx_fifo_inst                ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/PHY_Rx_fifo.v ;
; Altera ; ALTPLL           ; N/A     ; N/A          ; N/A          ; |Metis|PLL_clocks:PLL_inst                         ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/PLL_clocks.v  ;
; Altera ; FIFO             ; 11.1    ; N/A          ; N/A          ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst   ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/PHY_fifo.v    ;
; Altera ; FIFO             ; 9.1     ; N/A          ; N/A          ; |Metis|SP_fifo:SPF                                 ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/SP_fifo.v     ;
; Altera ; FIFO             ; N/A     ; N/A          ; N/A          ; |Metis|Tx_fifo:Tx_fifo_inst                        ; E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Tx_fifo.v     ;
+--------+------------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|IF_PWM_state                                                                                                                                                                                             ;
+--------------------------+----------------------+-----------------------+--------------------------+--------------------------+------------------------+-----------------------+------------------------+-----------------------+
; Name                     ; IF_PWM_state.PWM_REQ ; IF_PWM_state.PWM_WAIT ; IF_PWM_state.PWM_Q_AUDIO ; IF_PWM_state.PWM_I_AUDIO ; IF_PWM_state.PWM_RIGHT ; IF_PWM_state.PWM_LEFT ; IF_PWM_state.PWM_START ; IF_PWM_state.PWM_IDLE ;
+--------------------------+----------------------+-----------------------+--------------------------+--------------------------+------------------------+-----------------------+------------------------+-----------------------+
; IF_PWM_state.PWM_IDLE    ; 0                    ; 0                     ; 0                        ; 0                        ; 0                      ; 0                     ; 0                      ; 0                     ;
; IF_PWM_state.PWM_START   ; 0                    ; 0                     ; 0                        ; 0                        ; 0                      ; 0                     ; 1                      ; 1                     ;
; IF_PWM_state.PWM_LEFT    ; 0                    ; 0                     ; 0                        ; 0                        ; 0                      ; 1                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_RIGHT   ; 0                    ; 0                     ; 0                        ; 0                        ; 1                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_I_AUDIO ; 0                    ; 0                     ; 0                        ; 1                        ; 0                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_Q_AUDIO ; 0                    ; 0                     ; 1                        ; 0                        ; 0                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_WAIT    ; 0                    ; 1                     ; 0                        ; 0                        ; 0                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_REQ     ; 1                    ; 0                     ; 0                        ; 0                        ; 0                      ; 0                     ; 0                      ; 1                     ;
+--------------------------+----------------------+-----------------------+--------------------------+--------------------------+------------------------+-----------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|IF_SYNC_state                                                                                                                               ;
+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+---------------------------+
; Name                      ; IF_SYNC_state.SYNC_RX_3_4 ; IF_SYNC_state.SYNC_RX_1_2 ; IF_SYNC_state.SYNC_START ; IF_SYNC_state.SYNC_IDLE ; IF_SYNC_state.SYNC_FINISH ;
+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+---------------------------+
; IF_SYNC_state.SYNC_IDLE   ; 0                         ; 0                         ; 0                        ; 0                       ; 0                         ;
; IF_SYNC_state.SYNC_START  ; 0                         ; 0                         ; 1                        ; 1                       ; 0                         ;
; IF_SYNC_state.SYNC_RX_1_2 ; 0                         ; 1                         ; 0                        ; 1                       ; 0                         ;
; IF_SYNC_state.SYNC_RX_3_4 ; 1                         ; 0                         ; 0                        ; 1                       ; 0                         ;
; IF_SYNC_state.SYNC_FINISH ; 0                         ; 0                         ; 0                        ; 1                       ; 1                         ;
+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |Metis|state                     ;
+------------+------------+------------+-----------+
; Name       ; state.IDLE ; state.PING ; state.ARP ;
+------------+------------+------------+-----------+
; state.IDLE ; 0          ; 0          ; 0         ;
; state.ARP  ; 1          ; 0          ; 1         ;
; state.PING ; 1          ; 1          ; 0         ;
+------------+------------+------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:m_ver4|TB_state                                                                                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:m_ver3|TB_state                                                                                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:m_ver2|TB_state                                                                                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:m_ser|TB_state                                                                                 ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:p_ser|TB_state                                                                                 ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_xmit:CCxmit|NW_state                                                                                               ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; Name                 ; NW_state.NW_LOW ; NW_state.NW_DATA_Q4 ; NW_state.NW_DATA_Q23 ; NW_state.NW_DATA_Q1 ; NW_state.NW_WAIT ; NW_state.NW_IDLE ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; NW_state.NW_IDLE     ; 0               ; 0                   ; 0                    ; 0                   ; 0                ; 0                ;
; NW_state.NW_WAIT     ; 0               ; 0                   ; 0                    ; 0                   ; 1                ; 1                ;
; NW_state.NW_DATA_Q1  ; 0               ; 0                   ; 0                    ; 1                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q23 ; 0               ; 0                   ; 1                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q4  ; 0               ; 1                   ; 0                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_LOW      ; 1               ; 0                   ; 0                    ; 0                   ; 0                ; 1                ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_xmit:P_IQPWM|NW_state                                                                                              ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; Name                 ; NW_state.NW_LOW ; NW_state.NW_DATA_Q4 ; NW_state.NW_DATA_Q23 ; NW_state.NW_DATA_Q1 ; NW_state.NW_WAIT ; NW_state.NW_IDLE ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; NW_state.NW_IDLE     ; 0               ; 0                   ; 0                    ; 0                   ; 0                ; 0                ;
; NW_state.NW_WAIT     ; 0               ; 0                   ; 0                    ; 0                   ; 1                ; 1                ;
; NW_state.NW_DATA_Q1  ; 0               ; 0                   ; 0                    ; 1                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q23 ; 0               ; 0                   ; 1                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q4  ; 0               ; 1                   ; 0                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_LOW      ; 1               ; 0                   ; 0                    ; 0                   ; 0                ; 1                ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_xmit:M_LRAudio|NW_state                                                                                            ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; Name                 ; NW_state.NW_LOW ; NW_state.NW_DATA_Q4 ; NW_state.NW_DATA_Q23 ; NW_state.NW_DATA_Q1 ; NW_state.NW_WAIT ; NW_state.NW_IDLE ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; NW_state.NW_IDLE     ; 0               ; 0                   ; 0                    ; 0                   ; 0                ; 0                ;
; NW_state.NW_WAIT     ; 0               ; 0                   ; 0                    ; 0                   ; 1                ; 1                ;
; NW_state.NW_DATA_Q1  ; 0               ; 0                   ; 0                    ; 1                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q23 ; 0               ; 0                   ; 1                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q4  ; 0               ; 1                   ; 0                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_LOW      ; 1               ; 0                   ; 0                    ; 0                   ; 0                ; 1                ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:SPD|TB_state                                                                                   ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|Tx_fifo_ctrl:TXFC|AD_state                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------+---------------------+----------------------+------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------+
; Name                    ; AD_state.AD_ERR ; AD_state.AD_PAD_CHK ; AD_state.AD_LOOP_CHK ; AD_state.AD_WAIT ; AD_state.AD_SEND_PJ ; AD_state.AD_SEND_MJ3 ; AD_state.AD_SEND_MJ2 ; AD_state.AD_SEND_MJ1 ; AD_state.AD_SEND_MJ_RDY ; AD_state.AD_SEND_CTL3_4 ; AD_state.AD_SEND_CTL1_2 ; AD_state.AD_SEND_SYNC2 ; AD_state.AD_SEND_SYNC1 ; AD_state.AD_IDLE ;
+-------------------------+-----------------+---------------------+----------------------+------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------+
; AD_state.AD_IDLE        ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                ;
; AD_state.AD_SEND_SYNC1  ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 1                      ; 1                ;
; AD_state.AD_SEND_SYNC2  ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                      ; 0                      ; 1                ;
; AD_state.AD_SEND_CTL1_2 ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_CTL3_4 ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_MJ_RDY ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_MJ1    ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_MJ2    ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_MJ3    ; 0               ; 0                   ; 0                    ; 0                ; 0                   ; 1                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_PJ     ; 0               ; 0                   ; 0                    ; 0                ; 1                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_WAIT        ; 0               ; 0                   ; 0                    ; 1                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_LOOP_CHK    ; 0               ; 0                   ; 1                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_PAD_CHK     ; 0               ; 1                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_ERR         ; 1               ; 0                   ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
+-------------------------+-----------------+---------------------+----------------------+------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:MDC[3].M_IQ|TB_state                                                                           ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:MDC[2].M_IQ|TB_state                                                                           ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:MDC[1].M_IQ|TB_state                                                                           ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:MDC[0].M_IQ|TB_state                                                                           ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|NWire_rcv:P_MIC|TB_state                                                                                 ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |Metis|Tx_MAC:Tx_MAC_inst|PHY_state ;
+-----------------+-----------------------------------+
; Name            ; PHY_state.00001                   ;
+-----------------+-----------------------------------+
; PHY_state.00000 ; 0                                 ;
; PHY_state.00001 ; 1                                 ;
+-----------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|Tx_MAC:Tx_MAC_inst|state_Tx                                                                                                                                                                                                                          ;
+-----------------------------+--------------+-------------------+-----------------+-----------------------------+-----------------------+------------------------+----------------+----------------+--------------+--------------------------+--------------+----------------+
; Name                        ; state_Tx.CRC ; state_Tx.SPECTRUM ; state_Tx.PRINTF ; state_Tx.DHCP_REQUEST_RENEW ; state_Tx.DHCP_REQUEST ; state_Tx.DHCP_DISCOVER ; state_Tx.PING2 ; state_Tx.PING1 ; state_Tx.ARP ; state_Tx.METIS_DISCOVERY ; state_Tx.UDP ; state_Tx.RESET ;
+-----------------------------+--------------+-------------------+-----------------+-----------------------------+-----------------------+------------------------+----------------+----------------+--------------+--------------------------+--------------+----------------+
; state_Tx.RESET              ; 0            ; 0                 ; 0               ; 0                           ; 0                     ; 0                      ; 0              ; 0              ; 0            ; 0                        ; 0            ; 0              ;
; state_Tx.UDP                ; 0            ; 0                 ; 0               ; 0                           ; 0                     ; 0                      ; 0              ; 0              ; 0            ; 0                        ; 1            ; 1              ;
; state_Tx.METIS_DISCOVERY    ; 0            ; 0                 ; 0               ; 0                           ; 0                     ; 0                      ; 0              ; 0              ; 0            ; 1                        ; 0            ; 1              ;
; state_Tx.ARP                ; 0            ; 0                 ; 0               ; 0                           ; 0                     ; 0                      ; 0              ; 0              ; 1            ; 0                        ; 0            ; 1              ;
; state_Tx.PING1              ; 0            ; 0                 ; 0               ; 0                           ; 0                     ; 0                      ; 0              ; 1              ; 0            ; 0                        ; 0            ; 1              ;
; state_Tx.PING2              ; 0            ; 0                 ; 0               ; 0                           ; 0                     ; 0                      ; 1              ; 0              ; 0            ; 0                        ; 0            ; 1              ;
; state_Tx.DHCP_DISCOVER      ; 0            ; 0                 ; 0               ; 0                           ; 0                     ; 1                      ; 0              ; 0              ; 0            ; 0                        ; 0            ; 1              ;
; state_Tx.DHCP_REQUEST       ; 0            ; 0                 ; 0               ; 0                           ; 1                     ; 0                      ; 0              ; 0              ; 0            ; 0                        ; 0            ; 1              ;
; state_Tx.DHCP_REQUEST_RENEW ; 0            ; 0                 ; 0               ; 1                           ; 0                     ; 0                      ; 0              ; 0              ; 0            ; 0                        ; 0            ; 1              ;
; state_Tx.PRINTF             ; 0            ; 0                 ; 1               ; 0                           ; 0                     ; 0                      ; 0              ; 0              ; 0            ; 0                        ; 0            ; 1              ;
; state_Tx.SPECTRUM           ; 0            ; 1                 ; 0               ; 0                           ; 0                     ; 0                      ; 0              ; 0              ; 0            ; 0                        ; 0            ; 1              ;
; state_Tx.CRC                ; 1            ; 0                 ; 0               ; 0                           ; 0                     ; 0                      ; 0              ; 0              ; 0            ; 0                        ; 0            ; 1              ;
+-----------------------------+--------------+-------------------+-----------------+-----------------------------+-----------------------+------------------------+----------------+----------------+--------------+--------------------------+--------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Metis|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                                                                                                                                                                                                                                                                       ;
+------------------------------+---------------------+---------------------------+----------------------+--------------------+---------------------------+-------------------+-------------------+---------------------------+------------------------------+------------------+------------------+-----------------------+--------------------+
; Name                         ; PHY_Rx_state.RETURN ; PHY_Rx_state.WRITEIP_DONE ; PHY_Rx_state.WRITEIP ; PHY_Rx_state.ERASE ; PHY_Rx_state.PROGRAM_FIFO ; PHY_Rx_state.PING ; PHY_Rx_state.DHCP ; PHY_Rx_state.SEND_TO_FIFO ; PHY_Rx_state.METIS_DISCOVERY ; PHY_Rx_state.UDP ; PHY_Rx_state.ARP ; PHY_Rx_state.GET_TYPE ; PHY_Rx_state.START ;
+------------------------------+---------------------+---------------------------+----------------------+--------------------+---------------------------+-------------------+-------------------+---------------------------+------------------------------+------------------+------------------+-----------------------+--------------------+
; PHY_Rx_state.START           ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 0                  ;
; PHY_Rx_state.GET_TYPE        ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 1                     ; 1                  ;
; PHY_Rx_state.ARP             ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 1                ; 0                     ; 1                  ;
; PHY_Rx_state.UDP             ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 1                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.METIS_DISCOVERY ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 1                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.SEND_TO_FIFO    ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 1                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.DHCP            ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 1                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.PING            ; 0                   ; 0                         ; 0                    ; 0                  ; 0                         ; 1                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.PROGRAM_FIFO    ; 0                   ; 0                         ; 0                    ; 0                  ; 1                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.ERASE           ; 0                   ; 0                         ; 0                    ; 1                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.WRITEIP         ; 0                   ; 0                         ; 1                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.WRITEIP_DONE    ; 0                   ; 1                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
; PHY_Rx_state.RETURN          ; 1                   ; 0                         ; 0                    ; 0                  ; 0                         ; 0                 ; 0                 ; 0                         ; 0                            ; 0                ; 0                ; 0                     ; 1                  ;
+------------------------------+---------------------+---------------------------+----------------------+--------------------+---------------------------+-------------------+-------------------+---------------------------+------------------------------+------------------+------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Metis|DHCP:DHCP_inst|DHCP_state                                        ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; DHCP_state.0011 ; DHCP_state.0010 ; DHCP_state.0001 ; DHCP_state.0000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; DHCP_state.0000 ; 0               ; 0               ; 0               ; 0               ;
; DHCP_state.0001 ; 0               ; 0               ; 1               ; 1               ;
; DHCP_state.0010 ; 0               ; 1               ; 0               ; 1               ;
; DHCP_state.0011 ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Tx_MAC:Tx_MAC_inst|DISchecksum2[0]~0                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[0]~0       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[0]~0                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[0]~0                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[8]~8                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[7]~7                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[6]~6                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[5]~5                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[4]~4                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[3]~3                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[2]~2                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[1]~1                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[8]~8       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[7]~7       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[6]~6       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[5]~5       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[4]~4       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[3]~3       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[2]~2       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[1]~1       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[8]~8                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[7]~7                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[6]~6                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[5]~5                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[4]~4                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[3]~3                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[2]~2                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[1]~1                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[8]~8                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[7]~7                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[6]~6                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[5]~5                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[4]~4                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[3]~3                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[2]~2                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[1]~1                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[12]~12                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[11]~11                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[10]~10                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[9]~9                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[12]~12     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[11]~11     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[10]~10     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[9]~9       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[12]~12                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[11]~11                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[10]~10                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[9]~9                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[12]~12                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[11]~11                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[10]~10                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[9]~9                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[13]~13                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[13]~13     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[13]~13                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[13]~13                ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[14]~14                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[14]~14     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[14]~14                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[14]~14                ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[15]~15                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[15]~15     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[15]~15                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[15]~15                ;    ;
; Number of logic cells representing combinational loops ; 64 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|bulk_erase_reg                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2                                                               ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                                ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Tx_MAC:Tx_MAC_inst|end_point[0,3..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; Tx_MAC:Tx_MAC_inst|ck_count[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|state[4,5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|write[4,5]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[4][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[4][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[4][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[3][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[3][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[2][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[2][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[2][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[1][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[1][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[0][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[0][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[0][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2                                                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg                                                              ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg                                                           ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2                                                              ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg                                                               ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_read_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sprot_rstat_reg                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg                                                           ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg                                                           ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0..7]                                                          ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg                                                             ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0,1] ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1        ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2                                                           ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg                                                            ; Lost fanout                                                                                                                           ;
; Led_control:Control_LED1|period[0..4,6,9,14,16,22,24]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; Led_control:Control_LED0|period[0..4,6,9,14,16,22,24]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|address[0..7]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][8]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][9]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][12]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][13]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][14]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[7][15]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][8]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][9]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][11]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][12]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][13]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][14]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; I2C_Master:I2C_Master_inst|data[6][15]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0..7]                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[10]                                                                             ; Lost fanout                                                                                                                           ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[10]                                                                             ; Lost fanout                                                                                                                           ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[10]                                                       ; Lost fanout                                                                                                                           ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[11]                                                       ; Lost fanout                                                                                                                           ;
; sp_rcv_ctrl:SPC|wrenable                                                                                                                                                               ; Merged with sp_rcv_ctrl:SPC|state                                                                                                     ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_op_hdlyreg                                                             ; Merged with ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg ;
; IF_Alex[0][14]                                                                                                                                                                         ; Merged with Alex_manual                                                                                                               ;
; Tx_reset                                                                                                                                                                               ; Merged with ATLAS_C2~reg0                                                                                                             ;
; start_up[4]                                                                                                                                                                            ; Merged with start_up[3]                                                                                                               ;
; Led_control:Control_LED1|period[5,13,17,18,21]                                                                                                                                         ; Merged with Led_control:Control_LED1|period[10]                                                                                       ;
; Led_control:Control_LED1|period[8]                                                                                                                                                     ; Merged with Led_control:Control_LED1|period[7]                                                                                        ;
; Led_control:Control_LED1|period[12,15,19,20,23]                                                                                                                                        ; Merged with Led_control:Control_LED1|period[11]                                                                                       ;
; Led_control:Control_LED0|period[5,13,17,18,21]                                                                                                                                         ; Merged with Led_control:Control_LED0|period[10]                                                                                       ;
; Led_control:Control_LED0|period[8]                                                                                                                                                     ; Merged with Led_control:Control_LED0|period[7]                                                                                        ;
; Led_control:Control_LED0|period[12,15,19,20,23]                                                                                                                                        ; Merged with Led_control:Control_LED0|period[11]                                                                                       ;
; NWire_rcv:m_ver4|tb_width[17]                                                                                                                                                          ; Merged with NWire_rcv:m_ver4|tb_width[16]                                                                                             ;
; NWire_rcv:m_ver3|tb_width[17]                                                                                                                                                          ; Merged with NWire_rcv:m_ver3|tb_width[16]                                                                                             ;
; NWire_rcv:m_ver2|tb_width[17]                                                                                                                                                          ; Merged with NWire_rcv:m_ver2|tb_width[16]                                                                                             ;
; NWire_rcv:m_ser|tb_width[17]                                                                                                                                                           ; Merged with NWire_rcv:m_ser|tb_width[16]                                                                                              ;
; NWire_rcv:p_ser|tb_width[17]                                                                                                                                                           ; Merged with NWire_rcv:p_ser|tb_width[16]                                                                                              ;
; NWire_xmit:P_IQPWM|DIFF_CLK.iq0                                                                                                                                                        ; Merged with NWire_xmit:M_LRAudio|DIFF_CLK.iq0                                                                                         ;
; NWire_xmit:P_IQPWM|dly_cnt[0]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[0]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[1]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[1]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[2]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[2]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[3]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[3]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[4]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[4]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[5]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[5]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[6]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[6]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[7]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[7]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[8]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[8]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[9]                                                                                                                                                          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[9]                                                                                           ;
; NWire_xmit:P_IQPWM|dly_cnt[10]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[10]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[11]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[11]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[12]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[12]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[13]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[13]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[14]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[14]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[15]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[15]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[16]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[16]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[17]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[17]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[18]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[18]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[19]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[19]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[20]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[20]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[21]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[21]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[22]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[22]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[23]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[23]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[24]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[24]                                                                                          ;
; NWire_xmit:P_IQPWM|dly_cnt[25]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|dly_cnt[25]                                                                                          ;
; NWire_xmit:P_IQPWM|DIFF_CLK.iq1                                                                                                                                                        ; Merged with NWire_xmit:M_LRAudio|DIFF_CLK.iq1                                                                                         ;
; NWire_xmit:P_IQPWM|DIFF_CLK.iq2                                                                                                                                                        ; Merged with NWire_xmit:M_LRAudio|DIFF_CLK.iq2                                                                                         ;
; NWire_rcv:SPD|tb_width[11]                                                                                                                                                             ; Merged with NWire_rcv:SPD|tb_width[10]                                                                                                ;
; NWire_rcv:MDC[3].M_IQ|tb_width[13]                                                                                                                                                     ; Merged with NWire_rcv:MDC[3].M_IQ|tb_width[12]                                                                                        ;
; NWire_rcv:MDC[2].M_IQ|tb_width[13]                                                                                                                                                     ; Merged with NWire_rcv:MDC[2].M_IQ|tb_width[12]                                                                                        ;
; NWire_rcv:MDC[1].M_IQ|tb_width[13]                                                                                                                                                     ; Merged with NWire_rcv:MDC[1].M_IQ|tb_width[12]                                                                                        ;
; NWire_rcv:P_MIC|DIFF_CLK.ia0                                                                                                                                                           ; Merged with NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia0                                                                                        ;
; NWire_rcv:MDC[0].M_IQ|tb_width[13]                                                                                                                                                     ; Merged with NWire_rcv:MDC[0].M_IQ|tb_width[12]                                                                                        ;
; NWire_rcv:P_MIC|DIFF_CLK.ia1                                                                                                                                                           ; Merged with NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia1                                                                                        ;
; NWire_rcv:P_MIC|tb_width[13]                                                                                                                                                           ; Merged with NWire_rcv:P_MIC|tb_width[12]                                                                                              ;
; Tx_MAC:Tx_MAC_inst|frame[4..7]                                                                                                                                                         ; Merged with Tx_MAC:Tx_MAC_inst|frame[3]                                                                                               ;
; I2C_Master:I2C_Master_inst|data[7][4]                                                                                                                                                  ; Merged with I2C_Master:I2C_Master_inst|data[7][11]                                                                                    ;
; MDIO:MDIO_inst|read[4]                                                                                                                                                                 ; Merged with MDIO:MDIO_inst|read[3]                                                                                                    ;
; MDIO:MDIO_inst|REG_address[0][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[1][0]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[1][1]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[1][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[2][2]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[2][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[3][0]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[3][1]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[3][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[4][2]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[4][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[1][15]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[1][2]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[1][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][0]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][15]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][2]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[5][12]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[5][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[5][9]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; NWire_rcv:m_ver4|tb_width[16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:m_ver3|tb_width[16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:m_ver2|tb_width[16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:m_ser|tb_width[16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:p_ser|tb_width[16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:SPD|tb_width[10]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:MDC[3].M_IQ|tb_width[12]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:MDC[2].M_IQ|tb_width[12]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:MDC[1].M_IQ|tb_width[12]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:MDC[0].M_IQ|tb_width[12]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; NWire_rcv:P_MIC|tb_width[12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; Tx_MAC:Tx_MAC_inst|frame[3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|read[3]                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; EEPROM:EEPROM_inst|EEPROM_write_enable[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; EEPROM:EEPROM_inst|EEPROM_read[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; DHCP_retries[2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; start_up[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; IF_PWM_state~2                                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; IF_PWM_state~3                                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; IF_PWM_state~4                                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; IF_SYNC_state~2                                                                                                                                                                        ; Lost fanout                                                                                                                           ;
; IF_SYNC_state~3                                                                                                                                                                        ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver4|TB_state~2                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver4|TB_state~3                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver4|TB_state~4                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver3|TB_state~2                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver3|TB_state~3                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver3|TB_state~4                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver2|TB_state~2                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver2|TB_state~3                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ver2|TB_state~4                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ser|TB_state~2                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ser|TB_state~3                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_rcv:m_ser|TB_state~4                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_rcv:p_ser|TB_state~2                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_rcv:p_ser|TB_state~3                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_rcv:p_ser|TB_state~4                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_xmit:CCxmit|NW_state~2                                                                                                                                                           ; Lost fanout                                                                                                                           ;
; NWire_xmit:CCxmit|NW_state~3                                                                                                                                                           ; Lost fanout                                                                                                                           ;
; NWire_xmit:CCxmit|NW_state~4                                                                                                                                                           ; Lost fanout                                                                                                                           ;
; NWire_xmit:P_IQPWM|NW_state~2                                                                                                                                                          ; Lost fanout                                                                                                                           ;
; NWire_xmit:P_IQPWM|NW_state~3                                                                                                                                                          ; Lost fanout                                                                                                                           ;
; NWire_xmit:P_IQPWM|NW_state~4                                                                                                                                                          ; Lost fanout                                                                                                                           ;
; NWire_xmit:M_LRAudio|NW_state~2                                                                                                                                                        ; Lost fanout                                                                                                                           ;
; NWire_xmit:M_LRAudio|NW_state~3                                                                                                                                                        ; Lost fanout                                                                                                                           ;
; NWire_xmit:M_LRAudio|NW_state~4                                                                                                                                                        ; Lost fanout                                                                                                                           ;
; NWire_rcv:SPD|TB_state~2                                                                                                                                                               ; Lost fanout                                                                                                                           ;
; NWire_rcv:SPD|TB_state~3                                                                                                                                                               ; Lost fanout                                                                                                                           ;
; NWire_rcv:SPD|TB_state~4                                                                                                                                                               ; Lost fanout                                                                                                                           ;
; Tx_fifo_ctrl:TXFC|AD_state~2                                                                                                                                                           ; Lost fanout                                                                                                                           ;
; Tx_fifo_ctrl:TXFC|AD_state~3                                                                                                                                                           ; Lost fanout                                                                                                                           ;
; Tx_fifo_ctrl:TXFC|AD_state~4                                                                                                                                                           ; Lost fanout                                                                                                                           ;
; Tx_fifo_ctrl:TXFC|AD_state~5                                                                                                                                                           ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[3].M_IQ|TB_state~2                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[3].M_IQ|TB_state~3                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[3].M_IQ|TB_state~4                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[2].M_IQ|TB_state~2                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[2].M_IQ|TB_state~3                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[2].M_IQ|TB_state~4                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[1].M_IQ|TB_state~2                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[1].M_IQ|TB_state~3                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[1].M_IQ|TB_state~4                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[0].M_IQ|TB_state~2                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[0].M_IQ|TB_state~3                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:MDC[0].M_IQ|TB_state~4                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; NWire_rcv:P_MIC|TB_state~2                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_rcv:P_MIC|TB_state~3                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; NWire_rcv:P_MIC|TB_state~4                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~3                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~4                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~5                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~6                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~13                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~14                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~15                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~16                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~17                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~18                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~19                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~15                                                                                                                                                     ; Lost fanout                                                                                                                           ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~16                                                                                                                                                     ; Lost fanout                                                                                                                           ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~17                                                                                                                                                     ; Lost fanout                                                                                                                           ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~18                                                                                                                                                     ; Lost fanout                                                                                                                           ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~19                                                                                                                                                     ; Lost fanout                                                                                                                           ;
; DHCP:DHCP_inst|DHCP_state~2                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; DHCP:DHCP_inst|DHCP_state~3                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; DHCP:DHCP_inst|DHCP_state~4                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; DHCP:DHCP_inst|DHCP_state~5                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; state.ARP                                                                                                                                                                              ; Lost fanout                                                                                                                           ;
; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23                                                                                                                                                ; Merged with NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                 ;
; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1                                                                                                                                                 ; Merged with NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                  ;
; NWire_xmit:P_IQPWM|NW_state.NW_WAIT                                                                                                                                                    ; Merged with NWire_xmit:M_LRAudio|NW_state.NW_WAIT                                                                                     ;
; NWire_xmit:P_IQPWM|bcnt[0]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[0]                                                                                              ;
; NWire_xmit:P_IQPWM|bcnt[1]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[1]                                                                                              ;
; NWire_xmit:P_IQPWM|bcnt[2]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[2]                                                                                              ;
; NWire_xmit:P_IQPWM|bcnt[3]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[3]                                                                                              ;
; NWire_xmit:P_IQPWM|bcnt[4]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[4]                                                                                              ;
; NWire_xmit:P_IQPWM|bcnt[5]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[5]                                                                                              ;
; NWire_xmit:P_IQPWM|bcnt[6]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[6]                                                                                              ;
; NWire_xmit:P_IQPWM|bcnt[7]                                                                                                                                                             ; Merged with NWire_xmit:M_LRAudio|bcnt[7]                                                                                              ;
; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q4                                                                                                                                                 ; Merged with NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4                                                                                  ;
; NWire_xmit:P_IQPWM|data_cnt[4]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|data_cnt[4]                                                                                          ;
; NWire_xmit:P_IQPWM|data_cnt[3]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|data_cnt[3]                                                                                          ;
; NWire_xmit:P_IQPWM|data_cnt[2]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|data_cnt[2]                                                                                          ;
; NWire_xmit:P_IQPWM|data_cnt[1]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|data_cnt[1]                                                                                          ;
; NWire_xmit:P_IQPWM|data_cnt[0]                                                                                                                                                         ; Merged with NWire_xmit:M_LRAudio|data_cnt[0]                                                                                          ;
; NWire_xmit:P_IQPWM|NW_state.NW_IDLE                                                                                                                                                    ; Merged with NWire_xmit:M_LRAudio|NW_state.NW_IDLE                                                                                     ;
; NWire_xmit:P_IQPWM|NW_state.NW_LOW                                                                                                                                                     ; Merged with NWire_xmit:M_LRAudio|NW_state.NW_LOW                                                                                      ;
; NWire_xmit:P_IQPWM|iack                                                                                                                                                                ; Merged with NWire_xmit:M_LRAudio|iack                                                                                                 ;
; NWire_xmit:P_IQPWM|DIFF_CLK.xa1                                                                                                                                                        ; Merged with NWire_xmit:M_LRAudio|DIFF_CLK.xa1                                                                                         ;
; NWire_xmit:P_IQPWM|DIFF_CLK.xr1                                                                                                                                                        ; Merged with NWire_xmit:M_LRAudio|DIFF_CLK.xr1                                                                                         ;
; NWire_xmit:P_IQPWM|irdy                                                                                                                                                                ; Merged with NWire_xmit:M_LRAudio|irdy                                                                                                 ;
; NWire_xmit:P_IQPWM|DIFF_CLK.xa0                                                                                                                                                        ; Merged with NWire_xmit:M_LRAudio|DIFF_CLK.xa0                                                                                         ;
; NWire_xmit:P_IQPWM|DIFF_CLK.xr0                                                                                                                                                        ; Merged with NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                         ;
; NWire_rcv:m_ver3|p1                                                                                                                                                                    ; Merged with NWire_rcv:m_ver3|TB_state.TB_SYNC                                                                                         ;
; NWire_rcv:p_ser|p1                                                                                                                                                                     ; Merged with NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                          ;
; NWire_rcv:m_ser|p1                                                                                                                                                                     ; Merged with NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                          ;
; NWire_rcv:m_ver4|p1                                                                                                                                                                    ; Merged with NWire_rcv:m_ver4|TB_state.TB_SYNC                                                                                         ;
; NWire_rcv:m_ver2|p1                                                                                                                                                                    ; Merged with NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                         ;
; Tx_MAC:Tx_MAC_inst|state_Tx.PRINTF                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; HB_counter[26]                                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Total Number of Removed Registers = 427                                                                                                                                                ;                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg                                                                 ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg,                                                       ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg,                                                         ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2,                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg,                                                      ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg,                                                   ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2,                                                      ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg,                                                       ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_read_reg,                                                       ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2,                                                   ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg,                                                    ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[1],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[2],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[3],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[4],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[5],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[6],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[7]                                                         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg                                                         ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[7],                                                     ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[6],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[5],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[4],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[3],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[2],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[1],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg                                                      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg                                                             ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2,                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sprot_rstat_reg                                                          ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg,                                                   ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1 ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6883  ;
; Number of registers using Synchronous Clear  ; 1375  ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 639   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4915  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; EEPROM:EEPROM_inst|CS                                                                                                                                                           ; 5       ;
; I2C_Master:I2C_Master_inst|SCL_I                                                                                                                                                ; 2       ;
; I2C_Master:I2C_Master_inst|SDA_I                                                                                                                                                ; 3       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                                                 ; 6       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1 ; 2       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|parity9                                                    ; 4       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1   ; 2       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1     ; 3       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p|counter5a0                   ; 7       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                                ; 7       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1 ; 3       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                              ; 7       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p|parity6                      ; 4       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|parity6                                   ; 4       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                              ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                 ; 4       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p|counter8a0                   ; 6       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                                              ; 1       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                 ; 4       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p|parity9                      ; 4       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a0                             ; 1       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                           ; 4       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                     ; 1       ;
; Total number of inverted registers = 24                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------+
; Registers Added for RAM Pass-Through Logic         ;
+-------------------------------+--------------------+
; Register Name                 ; RAM Name           ;
+-------------------------------+--------------------+
; FIFO:RXF|mem_rtl_0_bypass[0]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[1]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[2]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[3]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[4]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[5]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[6]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[7]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[8]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[9]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[10] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[11] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[12] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[13] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[14] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[15] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[16] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[17] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[18] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[19] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[20] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[21] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[22] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[23] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[24] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[25] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[26] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[27] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[28] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[29] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[30] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[31] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[32] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[33] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[34] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[35] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[36] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[37] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[38] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[39] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[40] ; FIFO:RXF|mem_rtl_0 ;
+-------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver4|tb_width[15]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver4|data_cnt[2]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver3|tb_width[1]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver3|data_cnt[0]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver2|tb_width[2]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver2|data_cnt[0]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ser|tb_width[2]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ser|data_cnt[2]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Metis|NWire_rcv:p_ser|tb_width[10]               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:p_ser|data_cnt[5]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Metis|NWire_rcv:SPD|tb_width[9]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:SPD|data_cnt[2]                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Metis|Tx_fifo_ctrl:TXFC|loop_cnt[4]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|Tx_fifo_ctrl:TXFC|pad_cnt[2]               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[3].M_IQ|tb_width[3]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[3].M_IQ|data_cnt[5]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[2].M_IQ|tb_width[10]         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[2].M_IQ|data_cnt[4]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[1].M_IQ|tb_width[8]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[1].M_IQ|data_cnt[0]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[0].M_IQ|tb_width[4]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[0].M_IQ|data_cnt[4]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|NWire_rcv:P_MIC|tb_width[4]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:P_MIC|data_cnt[3]                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Metis|IF_bleed_cnt[11]                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver4|tb_cnt[2]                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver3|tb_cnt[1]                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver2|tb_cnt[1]                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ser|tb_cnt[17]                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|NWire_rcv:p_ser|tb_cnt[5]                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|NWire_rcv:SPD|tb_cnt[7]                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Metis|NWire_rcv:P_MIC|tb_cnt[1]                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[0].M_IQ|tb_cnt[4]            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[3].M_IQ|tb_cnt[2]            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[2].M_IQ|tb_cnt[11]           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[1].M_IQ|tb_cnt[7]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|sync_TD[2]              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Metis|NWire_xmit:P_IQPWM|id[3]                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Metis|NWire_xmit:P_IQPWM|data_cnt[0]             ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |Metis|NWire_xmit:CCxmit|id[4]                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Metis|NWire_xmit:CCxmit|data_cnt[0]              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Metis|NWire_xmit:M_LRAudio|id[23]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Metis|NWire_xmit:M_LRAudio|data_cnt[0]           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED1|counter[0]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED2|counter[18]           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED3|counter[3]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED4|counter[3]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED5|counter[6]            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Metis|delay[2]                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED7|counter[6]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED8|counter[6]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED9|counter[6]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED10|counter[6]           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|Led_flash:Flash_LED11|counter[17]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|FIFO:RXF|inptr[2]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Metis|IF_SYNC_frame_cnt[1]                       ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver4|DB_LEN[1][14]             ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver3|DB_LEN[0][1]              ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ver2|DB_LEN[2][6]              ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |Metis|NWire_rcv:m_ser|DB_LEN[0][4]               ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |Metis|NWire_rcv:p_ser|DB_LEN[3][13]              ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Metis|NWire_rcv:SPD|DB_LEN[0][1]                 ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |Metis|NWire_rcv:P_MIC|DB_LEN[3][0]               ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[0].M_IQ|DB_LEN[2][13]        ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[3].M_IQ|DB_LEN[2][11]        ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[2].M_IQ|DB_LEN[0][11]        ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[1].M_IQ|DB_LEN[0][5]         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|debounce:de_PTT|count[17]                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|debounce:de_dash|count[7]                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Metis|debounce:de_dot|count[4]                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ser|rdata[6]                   ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |Metis|NWire_rcv:p_ser|rdata[5]                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver3|rdata[6]                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver2|rdata[8]                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver4|rdata[8]                  ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[0].M_IQ|rdata[9]             ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[1].M_IQ|rdata[10]            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[2].M_IQ|rdata[31]            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Metis|NWire_rcv:MDC[3].M_IQ|rdata[25]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Metis|NWire_rcv:P_MIC|rdata[8]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Metis|NWire_rcv:SPD|rdata[10]                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Metis|NWire_xmit:CCxmit|dly_cnt[1]               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Metis|NWire_xmit:M_LRAudio|dly_cnt[5]            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Metis|FIFO:RXF|usedw[1]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Metis|Tx_fifo_ctrl:TXFC|IF_chan[2]               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|frame[1]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Metis|IF_OD[2]                                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Metis|IF_OC[1]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver4|DBrise_cnt[2]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver3|DBrise_cnt[0]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ver2|DBrise_cnt[3]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|NWire_rcv:m_ser|DBrise_cnt[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:p_ser|DBrise_cnt[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Metis|NWire_rcv:SPD|DBrise_cnt[4]                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[3].M_IQ|DBrise_cnt[5]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[1].M_IQ|DBrise_cnt[0]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Metis|NWire_rcv:MDC[0].M_IQ|DBrise_cnt[4]        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Metis|NWire_rcv:P_MIC|DBrise_cnt[1]              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Metis|IF_Drive_Level[1]                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Metis|IF_Alex[1][13]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Metis|CC_address[1]                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Metis|Tx_fifo_ctrl:TXFC|AD_timer[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Metis|Tx_fifo_ctrl:TXFC|tx_addr[4]               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |Metis|ATLAS_C2~reg0                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Metis|NWire_xmit:CCxmit|id[29]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Metis|NWire_xmit:CCxmit|bcnt[2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Metis|NWire_xmit:P_IQPWM|bcnt[0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Metis|NWire_xmit:M_LRAudio|bcnt[1]               ;
; 8:1                ; 25 bits   ; 125 LEs       ; 25 LEs               ; 100 LEs                ; Yes        ; |Metis|renew_timer[1]                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |Metis|NWire_xmit:CCxmit|id[74]                   ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Metis|EEPROM:EEPROM_inst|EEPROM_write[44]        ;
; 10:1               ; 31 bits   ; 186 LEs       ; 31 LEs               ; 155 LEs                ; Yes        ; |Metis|EEPROM:EEPROM_inst|EEPROM_write[9]         ;
; 17:1               ; 14 bits   ; 154 LEs       ; 14 LEs               ; 140 LEs                ; Yes        ; |Metis|ASMI_interface:ASMI_int_inst|page[2]       ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Metis|ASMI_interface:ASMI_int_inst|byte_count[4] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Metis|IF_frequency[0][5]                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Metis|IF_frequency[1][15]                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Metis|IF_frequency[2][31]                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Metis|IF_frequency[3][18]                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Metis|IF_frequency[4][6]                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|read[3]                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |Metis|Led_control:Control_LED0|counter[23]       ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |Metis|Led_control:Control_LED1|counter[20]       ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|read_count[2]               ;
; 18:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|preamble2[5]                ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|temp_address[3]             ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |Metis|EEPROM:EEPROM_inst|EEPROM_read[3]          ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Metis|speed_100T                                 ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |Metis|ASMI_interface:ASMI_int_inst|address[15]   ;
; 11:1               ; 52 bits   ; 364 LEs       ; 52 LEs               ; 312 LEs                ; Yes        ; |Metis|renew_counter[41]                          ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Metis|I2C_Master:I2C_Master_inst|setup[0]        ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|mask[0]                     ;
; 18:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |Metis|I2C_Master:I2C_Master_inst|shift[3]        ;
; 6:1                ; 25 bits   ; 100 LEs       ; 25 LEs               ; 75 LEs                 ; Yes        ; |Metis|DHCP:DHCP_inst|time_count[18]              ;
; 19:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|loop_count[0]               ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|address2[0]                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Metis|Rx_MAC:Rx_MAC_inst|skip[5]                 ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|sequence_number[17]     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|spec_seq_number[28]     ;
; 20:1               ; 7 bits    ; 91 LEs        ; 7 LEs                ; 84 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|preamble[4]                 ;
; 20:1               ; 3 bits    ; 39 LEs        ; 3 LEs                ; 36 LEs                 ; Yes        ; |Metis|MDIO:MDIO_inst|address[1]                  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 32 LEs               ; 384 LEs                ; Yes        ; |Metis|EEPROM:EEPROM_inst|This_IP[24]             ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |Metis|ASMI_interface:ASMI_int_inst|address[18]   ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |Metis|EEPROM:EEPROM_inst|EEPROM_write_enable[3]  ;
; 22:1               ; 6 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; Yes        ; |Metis|EEPROM:EEPROM_inst|shift_count[2]          ;
; 9:1                ; 96 bits   ; 576 LEs       ; 96 LEs               ; 480 LEs                ; Yes        ; |Metis|Rx_MAC:Rx_MAC_inst|PC_IP[23]               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |Metis|Rx_MAC:Rx_MAC_inst|wide_spectrum           ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; Yes        ; |Metis|ASMI_interface:ASMI_int_inst|state[3]      ;
; 11:1               ; 11 bits   ; 77 LEs        ; 11 LEs               ; 66 LEs                 ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|data_count[4]           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Metis|Rx_MAC:Rx_MAC_inst|left_shift[8]           ;
; 20:1               ; 3 bits    ; 39 LEs        ; 15 LEs               ; 24 LEs                 ; Yes        ; |Metis|Rx_MAC:Rx_MAC_inst|left_shift[7]           ;
; 21:1               ; 9 bits    ; 126 LEs       ; 9 LEs                ; 117 LEs                ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|zero_count[5]           ;
; 37:1               ; 24 bits   ; 576 LEs       ; 0 LEs                ; 576 LEs                ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|temp_CRC32[23]          ;
; 40:1               ; 2 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|rdaddress[0]            ;
; 40:1               ; 3 bits    ; 78 LEs        ; 6 LEs                ; 72 LEs                 ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|rdaddress[5]            ;
; 44:1               ; 2 bits    ; 58 LEs        ; 8 LEs                ; 50 LEs                 ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|rdaddress[4]            ;
; 45:1               ; 2 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|rdaddress[7]            ;
; 1114:1             ; 4 bits    ; 2968 LEs      ; 1224 LEs             ; 1744 LEs               ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|Tx_data[6]              ;
; 1114:1             ; 2 bits    ; 1484 LEs      ; 616 LEs              ; 868 LEs                ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|Tx_data[0]              ;
; 1114:1             ; 2 bits    ; 1484 LEs      ; 620 LEs              ; 864 LEs                ; Yes        ; |Metis|Tx_MAC:Tx_MAC_inst|Tx_data[2]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Metis|Tx_fifo_ctrl:TXFC|AD_state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Metis|Tx_MAC:Tx_MAC_inst|state_Tx                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Metis|Tx_MAC:Tx_MAC_inst|interframe              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Metis|Rx_MAC:Rx_MAC_inst|left_shift              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Metis|This_IP[27]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Metis|This_IP[4]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Metis|EEPROM:EEPROM_inst|Mux0                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Metis|Tx_fifo_ctrl:TXFC|Selector9                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Metis|Tx_MAC:Tx_MAC_inst|ping_check_temp         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |Metis|Tx_MAC:Tx_MAC_inst|ping_check_temp         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Metis|FIFO:RXF|outptr                            ;
; 32:1               ; 16 bits   ; 336 LEs       ; 320 LEs              ; 16 LEs                 ; No         ; |Metis|Tx_MAC:Tx_MAC_inst|Mux13                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |Metis|Rx_MAC:Rx_MAC_inst|left_shift              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Metis|Selector32                                 ;
; 259:1              ; 7 bits    ; 1204 LEs      ; 56 LEs               ; 1148 LEs               ; No         ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_Rx_state            ;
; 261:1              ; 2 bits    ; 348 LEs       ; 16 LEs               ; 332 LEs                ; No         ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_Rx_state            ;
; 261:1              ; 2 bits    ; 348 LEs       ; 16 LEs               ; 332 LEs                ; No         ; |Metis|Rx_MAC:Rx_MAC_inst|PHY_Rx_state            ;
; 50:1               ; 3 bits    ; 99 LEs        ; 51 LEs               ; 48 LEs                 ; No         ; |Metis|Tx_fifo_ctrl:TXFC|Selector31               ;
; 81:1               ; 4 bits    ; 216 LEs       ; 96 LEs               ; 120 LEs                ; No         ; |Metis|Tx_fifo_ctrl:TXFC|Selector40               ;
; 59:1               ; 3 bits    ; 117 LEs       ; 63 LEs               ; 54 LEs                 ; No         ; |Metis|Tx_fifo_ctrl:TXFC|Selector33               ;
; 62:1               ; 2 bits    ; 82 LEs        ; 44 LEs               ; 38 LEs                 ; No         ; |Metis|Tx_fifo_ctrl:TXFC|Selector41               ;
; 36:1               ; 5 bits    ; 120 LEs       ; 15 LEs               ; 105 LEs                ; No         ; |Metis|Rx_MAC:Rx_MAC_inst|Selector260             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                         ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_te9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_te9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_te9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ve9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------+
; Assignment                            ; Value ; From ; To                                          ;
+---------------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                     ;
+---------------------------------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Metis ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; M_TPD          ; 4        ; Signed Integer                            ;
; IF_TPD         ; 2        ; Signed Integer                            ;
; IDLE           ; 00       ; Unsigned Binary                           ;
; ARP            ; 01       ; Unsigned Binary                           ;
; PING           ; 10       ; Unsigned Binary                           ;
; half_second    ; 10000000 ; Signed Integer                            ;
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_clocks:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------+
; Parameter Name                ; Value                        ; Type                      ;
+-------------------------------+------------------------------+---------------------------+
; OPERATION_MODE                ; NO_COMPENSATION              ; Untyped                   ;
; PLL_TYPE                      ; AUTO                         ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_clocks ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 8000                         ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                   ;
; LOCK_HIGH                     ; 1                            ; Untyped                   ;
; LOCK_LOW                      ; 1                            ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                   ;
; SKIP_VCO                      ; OFF                          ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                   ;
; BANDWIDTH                     ; 0                            ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                   ;
; DOWN_SPREAD                   ; 0                            ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 4                            ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 48                           ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 625                          ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 10                           ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 5                            ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 125                          ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                   ;
; DPA_DIVIDER                   ; 0                            ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; VCO_MIN                       ; 0                            ; Untyped                   ;
; VCO_MAX                       ; 0                            ; Untyped                   ;
; VCO_CENTER                    ; 0                            ; Untyped                   ;
; PFD_MIN                       ; 0                            ; Untyped                   ;
; PFD_MAX                       ; 0                            ; Untyped                   ;
; M_INITIAL                     ; 0                            ; Untyped                   ;
; M                             ; 0                            ; Untyped                   ;
; N                             ; 1                            ; Untyped                   ;
; M2                            ; 1                            ; Untyped                   ;
; N2                            ; 1                            ; Untyped                   ;
; SS                            ; 1                            ; Untyped                   ;
; C0_HIGH                       ; 0                            ; Untyped                   ;
; C1_HIGH                       ; 0                            ; Untyped                   ;
; C2_HIGH                       ; 0                            ; Untyped                   ;
; C3_HIGH                       ; 0                            ; Untyped                   ;
; C4_HIGH                       ; 0                            ; Untyped                   ;
; C5_HIGH                       ; 0                            ; Untyped                   ;
; C6_HIGH                       ; 0                            ; Untyped                   ;
; C7_HIGH                       ; 0                            ; Untyped                   ;
; C8_HIGH                       ; 0                            ; Untyped                   ;
; C9_HIGH                       ; 0                            ; Untyped                   ;
; C0_LOW                        ; 0                            ; Untyped                   ;
; C1_LOW                        ; 0                            ; Untyped                   ;
; C2_LOW                        ; 0                            ; Untyped                   ;
; C3_LOW                        ; 0                            ; Untyped                   ;
; C4_LOW                        ; 0                            ; Untyped                   ;
; C5_LOW                        ; 0                            ; Untyped                   ;
; C6_LOW                        ; 0                            ; Untyped                   ;
; C7_LOW                        ; 0                            ; Untyped                   ;
; C8_LOW                        ; 0                            ; Untyped                   ;
; C9_LOW                        ; 0                            ; Untyped                   ;
; C0_INITIAL                    ; 0                            ; Untyped                   ;
; C1_INITIAL                    ; 0                            ; Untyped                   ;
; C2_INITIAL                    ; 0                            ; Untyped                   ;
; C3_INITIAL                    ; 0                            ; Untyped                   ;
; C4_INITIAL                    ; 0                            ; Untyped                   ;
; C5_INITIAL                    ; 0                            ; Untyped                   ;
; C6_INITIAL                    ; 0                            ; Untyped                   ;
; C7_INITIAL                    ; 0                            ; Untyped                   ;
; C8_INITIAL                    ; 0                            ; Untyped                   ;
; C9_INITIAL                    ; 0                            ; Untyped                   ;
; C0_MODE                       ; BYPASS                       ; Untyped                   ;
; C1_MODE                       ; BYPASS                       ; Untyped                   ;
; C2_MODE                       ; BYPASS                       ; Untyped                   ;
; C3_MODE                       ; BYPASS                       ; Untyped                   ;
; C4_MODE                       ; BYPASS                       ; Untyped                   ;
; C5_MODE                       ; BYPASS                       ; Untyped                   ;
; C6_MODE                       ; BYPASS                       ; Untyped                   ;
; C7_MODE                       ; BYPASS                       ; Untyped                   ;
; C8_MODE                       ; BYPASS                       ; Untyped                   ;
; C9_MODE                       ; BYPASS                       ; Untyped                   ;
; C0_PH                         ; 0                            ; Untyped                   ;
; C1_PH                         ; 0                            ; Untyped                   ;
; C2_PH                         ; 0                            ; Untyped                   ;
; C3_PH                         ; 0                            ; Untyped                   ;
; C4_PH                         ; 0                            ; Untyped                   ;
; C5_PH                         ; 0                            ; Untyped                   ;
; C6_PH                         ; 0                            ; Untyped                   ;
; C7_PH                         ; 0                            ; Untyped                   ;
; C8_PH                         ; 0                            ; Untyped                   ;
; C9_PH                         ; 0                            ; Untyped                   ;
; L0_HIGH                       ; 1                            ; Untyped                   ;
; L1_HIGH                       ; 1                            ; Untyped                   ;
; G0_HIGH                       ; 1                            ; Untyped                   ;
; G1_HIGH                       ; 1                            ; Untyped                   ;
; G2_HIGH                       ; 1                            ; Untyped                   ;
; G3_HIGH                       ; 1                            ; Untyped                   ;
; E0_HIGH                       ; 1                            ; Untyped                   ;
; E1_HIGH                       ; 1                            ; Untyped                   ;
; E2_HIGH                       ; 1                            ; Untyped                   ;
; E3_HIGH                       ; 1                            ; Untyped                   ;
; L0_LOW                        ; 1                            ; Untyped                   ;
; L1_LOW                        ; 1                            ; Untyped                   ;
; G0_LOW                        ; 1                            ; Untyped                   ;
; G1_LOW                        ; 1                            ; Untyped                   ;
; G2_LOW                        ; 1                            ; Untyped                   ;
; G3_LOW                        ; 1                            ; Untyped                   ;
; E0_LOW                        ; 1                            ; Untyped                   ;
; E1_LOW                        ; 1                            ; Untyped                   ;
; E2_LOW                        ; 1                            ; Untyped                   ;
; E3_LOW                        ; 1                            ; Untyped                   ;
; L0_INITIAL                    ; 1                            ; Untyped                   ;
; L1_INITIAL                    ; 1                            ; Untyped                   ;
; G0_INITIAL                    ; 1                            ; Untyped                   ;
; G1_INITIAL                    ; 1                            ; Untyped                   ;
; G2_INITIAL                    ; 1                            ; Untyped                   ;
; G3_INITIAL                    ; 1                            ; Untyped                   ;
; E0_INITIAL                    ; 1                            ; Untyped                   ;
; E1_INITIAL                    ; 1                            ; Untyped                   ;
; E2_INITIAL                    ; 1                            ; Untyped                   ;
; E3_INITIAL                    ; 1                            ; Untyped                   ;
; L0_MODE                       ; BYPASS                       ; Untyped                   ;
; L1_MODE                       ; BYPASS                       ; Untyped                   ;
; G0_MODE                       ; BYPASS                       ; Untyped                   ;
; G1_MODE                       ; BYPASS                       ; Untyped                   ;
; G2_MODE                       ; BYPASS                       ; Untyped                   ;
; G3_MODE                       ; BYPASS                       ; Untyped                   ;
; E0_MODE                       ; BYPASS                       ; Untyped                   ;
; E1_MODE                       ; BYPASS                       ; Untyped                   ;
; E2_MODE                       ; BYPASS                       ; Untyped                   ;
; E3_MODE                       ; BYPASS                       ; Untyped                   ;
; L0_PH                         ; 0                            ; Untyped                   ;
; L1_PH                         ; 0                            ; Untyped                   ;
; G0_PH                         ; 0                            ; Untyped                   ;
; G1_PH                         ; 0                            ; Untyped                   ;
; G2_PH                         ; 0                            ; Untyped                   ;
; G3_PH                         ; 0                            ; Untyped                   ;
; E0_PH                         ; 0                            ; Untyped                   ;
; E1_PH                         ; 0                            ; Untyped                   ;
; E2_PH                         ; 0                            ; Untyped                   ;
; E3_PH                         ; 0                            ; Untyped                   ;
; M_PH                          ; 0                            ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; CLK0_COUNTER                  ; G0                           ; Untyped                   ;
; CLK1_COUNTER                  ; G0                           ; Untyped                   ;
; CLK2_COUNTER                  ; G0                           ; Untyped                   ;
; CLK3_COUNTER                  ; G0                           ; Untyped                   ;
; CLK4_COUNTER                  ; G0                           ; Untyped                   ;
; CLK5_COUNTER                  ; G0                           ; Untyped                   ;
; CLK6_COUNTER                  ; E0                           ; Untyped                   ;
; CLK7_COUNTER                  ; E1                           ; Untyped                   ;
; CLK8_COUNTER                  ; E2                           ; Untyped                   ;
; CLK9_COUNTER                  ; E3                           ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; M_TIME_DELAY                  ; 0                            ; Untyped                   ;
; N_TIME_DELAY                  ; 0                            ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                   ;
; VCO_POST_SCALE                ; 0                            ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                  ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_clocks_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone III                  ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE            ;
+-------------------------------+------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                            ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                         ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                         ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                         ;
; LPM_NUMWORDS             ; 32          ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                         ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                  ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                  ;
; LPM_WIDTHU               ; 5           ; Signed Integer                                                                                  ;
; LPM_WIDTHU_R             ; 5           ; Signed Integer                                                                                  ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                  ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                         ;
; USE_EAB                  ; ON          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                         ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                  ;
; CBXI_PARAMETER           ; dcfifo_kah1 ; Untyped                                                                                         ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_MAC:Tx_MAC_inst ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; HPSDR_frame    ; 00000001 ; Unsigned Binary                     ;
; HPSDR_IP_frame ; 00000011 ; Unsigned Binary                     ;
; Type_1         ; 11101111 ; Unsigned Binary                     ;
; Type_2         ; 11111110 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                       ;
+--------------------------+-------------+----------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                    ;
; LPM_NUMWORDS             ; 1024        ; Signed Integer                                                             ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                    ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                             ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                             ;
; LPM_WIDTHU               ; 10          ; Signed Integer                                                             ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                             ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                    ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                    ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                             ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                  ; ON          ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                             ;
; CBXI_PARAMETER           ; dcfifo_a9l1 ; Untyped                                                                    ;
+--------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                               ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                            ;
; LPM_NUMWORDS             ; 16384       ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                            ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                     ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                     ;
; LPM_WIDTHU               ; 14          ; Signed Integer                                                                     ;
; LPM_WIDTHU_R             ; 13          ; Signed Integer                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                     ;
; CBXI_PARAMETER           ; dcfifo_nhk1 ; Untyped                                                                            ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 8           ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                        ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_7gh1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                       ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                    ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                             ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                                                    ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                         ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                      ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                               ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                      ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                             ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                             ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                                                      ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                                                      ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 258         ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_6ul  ; Untyped                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:P_MIC ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; DATA_BITS      ; 16        ; Signed Integer                  ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                  ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                  ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[0].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[1].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[2].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[3].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo_ctrl:TXFC ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; RX_FIFO_SZ     ; 4096  ; Signed Integer                        ;
; TX_FIFO_SZ     ; 1024  ; Signed Integer                        ;
; IF_TPD         ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:RXF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 4096  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                              ;
+--------------------------+-------------+-------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                           ;
; LPM_NUMWORDS             ; 4096        ; Signed Integer                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                           ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                    ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                    ;
; LPM_WIDTHU               ; 12          ; Signed Integer                                                    ;
; LPM_WIDTHU_R             ; 13          ; Signed Integer                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; CBXI_PARAMETER           ; dcfifo_q9l1 ; Untyped                                                           ;
+--------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:SPD ;
+----------------+-----------+-------------------------------+
; Parameter Name ; Value     ; Type                          ;
+----------------+-----------+-------------------------------+
; DATA_BITS      ; 16        ; Signed Integer                ;
; SLOWEST_FREQ   ; 80000     ; Signed Integer                ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                ;
; TPD            ; 1         ; Signed Integer                ;
+----------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_c23 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_m ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_c22 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_p ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:M_LRAudio ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; XCLK_FREQ      ; 48000000  ; Signed Integer                       ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                       ;
; DLY_TIME       ; 200       ; Signed Integer                       ;
; DATA_BITS      ; 32        ; Signed Integer                       ;
; SEND_FREQ      ; 50000     ; Signed Integer                       ;
; LOW_BITS       ; 3         ; Signed Integer                       ;
; TPD            ; 1         ; Signed Integer                       ;
; NUM_DLY_CLKS   ; 25000000  ; Signed Integer                       ;
; LOW_TIME       ; 213       ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:P_IQPWM ;
+----------------+-----------+------------------------------------+
; Parameter Name ; Value     ; Type                               ;
+----------------+-----------+------------------------------------+
; XCLK_FREQ      ; 48000000  ; Signed Integer                     ;
; ICLK_FREQ      ; 125000000 ; Signed Integer                     ;
; DLY_TIME       ; 200       ; Signed Integer                     ;
; DATA_BITS      ; 32        ; Signed Integer                     ;
; SEND_FREQ      ; 50000     ; Signed Integer                     ;
; LOW_BITS       ; 3         ; Signed Integer                     ;
; TPD            ; 1         ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 25000000  ; Signed Integer                     ;
; LOW_TIME       ; 213       ; Signed Integer                     ;
+----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:CC_p ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; TPD            ; 0.7   ; Signed Float                      ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:CCxmit ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; XCLK_FREQ      ; 48000000 ; Signed Integer                     ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                     ;
; DLY_TIME       ; 200      ; Signed Integer                     ;
; DATA_BITS      ; 91       ; Signed Integer                     ;
; SEND_FREQ      ; 10000    ; Signed Integer                     ;
; LOW_BITS       ; 3        ; Signed Integer                     ;
; TPD            ; 1        ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 9600000  ; Signed Integer                     ;
; LOW_TIME       ; 153      ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:p_ser ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; DATA_BITS      ; 44       ; Signed Integer                   ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                   ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                   ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                   ;
; TPD            ; 1        ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ser ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                   ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                   ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                   ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                   ;
; TPD            ; 1        ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ver2 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                    ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                    ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                    ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                    ;
; TPD            ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ver3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                    ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                    ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                    ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                    ;
; TPD            ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ver4 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                    ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                    ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                    ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                    ;
; TPD            ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_PTT ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dot ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dash ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; counter_bits   ; 18    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED1 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 12                   ; Untyped            ;
; NUMWORDS_A                         ; 4096                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 12                   ; Untyped            ;
; NUMWORDS_B                         ; 4096                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_15h1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 31          ; Untyped             ;
; LPM_WIDTHB                                     ; 24          ; Untyped             ;
; LPM_WIDTHP                                     ; 55          ; Untyped             ;
; LPM_WIDTHR                                     ; 55          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ift    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; PLL_clocks:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                             ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                  ;
+----------------------------+--------------------------------------------------+
; Name                       ; Value                                            ;
+----------------------------+--------------------------------------------------+
; Number of entity instances ; 1                                                ;
; Entity Instance            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 8                                                ;
;     -- LPM_NUMWORDS        ; 1024                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
+----------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                          ;
; Entity Instance            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
;     -- FIFO Type           ; Single Clock                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 258                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; FIFO:RXF|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                     ;
;     -- WIDTH_A                            ; 16                            ;
;     -- NUMWORDS_A                         ; 4096                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 16                            ;
;     -- NUMWORDS_B                         ; 4096                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ;
+-------------------------------------------+-------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 31             ;
;     -- LPM_WIDTHB                     ; 24             ;
;     -- LPM_WIDTHP                     ; 55             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED11"                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED10"                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED9"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED8"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED7"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED5"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED4"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED3"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED2"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED1"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ver4"                                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ver3"                                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ver2"                                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ser"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:p_ser"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:CCxmit"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; xreq ; Input  ; Info     ; Stuck at VCC           ;
; xack ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:SPD"                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_fifo:SPF"                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:RXF"                                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo_ctrl:TXFC"                                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; IF_chan[2]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Metis_serialno[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Metis_serialno[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Metis_serialno[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Metis_serialno[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[3].M_IQ"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xrcv_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pulse    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[2].M_IQ"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xrcv_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pulse    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[1].M_IQ"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xrcv_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pulse    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[0].M_IQ"                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:P_MIC"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sector_protect     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sector_protect[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bulk_erase         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rden               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; read               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; read_sid           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data_valid         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; dataout            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; epcs_id            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_erase      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_write      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"                                                                                                                                                            ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_blocks ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "PHY_Rx_fifo:PHY_Rx_fifo_inst" ;
+---------+--------+----------+----------------------------+
; Port    ; Type   ; Severity ; Details                    ;
+---------+--------+----------+----------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected     ;
; rdusedw ; Output ; Info     ; Explicitly unconnected     ;
; rdfull  ; Output ; Info     ; Explicitly unconnected     ;
+---------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo:Tx_fifo_inst"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_MAC:Tx_MAC_inst"                                                                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LED                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DHCP_discover_sent      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DHCP_request_sent       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; speed_100T              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; printf                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Metis_serialno[4..3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; Metis_serialno[7..5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Metis_serialno[2..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Metis_serialno[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; SIADDR                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DHCP_request_renew_sent ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; aclr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; RS232_Tx       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RS232_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PHY_100T_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_match     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDIO:MDIO_inst"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; read_reg_address     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; register_data[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[4]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "PLL_clocks:PLL_inst"    ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; areset ; Input ; Info     ; Explicitly unconnected ;
+--------+-------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun Feb 24 19:12:16 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Metis -c Metis
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v
    Info (12023): Found entity 1: sp_rcv_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file asmi_interface.v
    Info (12023): Found entity 1: ASMI_interface
Info (12021): Found 2 design units, including 2 entities, in source file asmi.v
    Info (12023): Found entity 1: ASMI_altasmi_parallel_cv82
    Info (12023): Found entity 2: ASMI
Info (12021): Found 1 design units, including 1 entities, in source file i2c_master.v
    Info (12023): Found entity 1: I2C_Master
Info (12021): Found 1 design units, including 1 entities, in source file common/cdc_mcp.v
    Info (12023): Found entity 1: cdc_mcp
Info (12021): Found 1 design units, including 1 entities, in source file common/cdc_sync.v
    Info (12023): Found entity 1: cdc_sync
Info (12021): Found 1 design units, including 1 entities, in source file common/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v
    Info (12023): Found entity 1: clk_lrclk_gen
Info (12021): Found 1 design units, including 1 entities, in source file common/i2s_rcv.v
    Info (12023): Found entity 1: I2S_rcv
Info (12021): Found 1 design units, including 1 entities, in source file common/i2s_xmit.v
    Info (12023): Found entity 1: I2S_xmit
Info (12021): Found 1 design units, including 1 entities, in source file common/nwire_rcv.v
    Info (12023): Found entity 1: NWire_rcv
Info (12021): Found 1 design units, including 1 entities, in source file common/nwire_xmit.v
    Info (12023): Found entity 1: NWire_xmit
Info (12021): Found 1 design units, including 1 entities, in source file common/onewire_rcv.v
    Info (12023): Found entity 1: onewire_rcv
Info (12021): Found 1 design units, including 1 entities, in source file common/onewire_xmit.v
    Info (12023): Found entity 1: onewire_xmit
Info (12021): Found 1 design units, including 1 entities, in source file common/pulsegen.v
    Info (12023): Found entity 1: pulsegen
Info (12021): Found 1 design units, including 1 entities, in source file crc32.v
    Info (12023): Found entity 1: CRC32
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file dhcp.v
    Info (12023): Found entity 1: DHCP
Info (12021): Found 1 design units, including 1 entities, in source file eeprom.v
    Info (12023): Found entity 1: EEPROM
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file led_control.v
    Info (12023): Found entity 1: Led_control
Info (12021): Found 1 design units, including 1 entities, in source file led_flash.v
    Info (12023): Found entity 1: Led_flash
Info (12021): Found 1 design units, including 1 entities, in source file mdio.v
    Info (12023): Found entity 1: MDIO
Info (12021): Found 1 design units, including 1 entities, in source file metis.v
    Info (12023): Found entity 1: Metis
Info (12021): Found 1 design units, including 1 entities, in source file phy_in.v
    Info (12023): Found entity 1: PHY_IN
Info (12021): Found 1 design units, including 1 entities, in source file phy_rx_fifo.v
    Info (12023): Found entity 1: PHY_Rx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file phy_tx.v
    Info (12023): Found entity 1: PHY_Tx
Info (12021): Found 1 design units, including 1 entities, in source file phy_tx_fifo.v
    Info (12023): Found entity 1: PHY_Tx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file pll_clocks.v
    Info (12023): Found entity 1: PLL_clocks
Info (12021): Found 1 design units, including 1 entities, in source file rx_mac.v
    Info (12023): Found entity 1: Rx_MAC
Info (12021): Found 1 design units, including 1 entities, in source file tx_fifo.v
    Info (12023): Found entity 1: Tx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file tx_fifo_ctrl.v
    Info (12023): Found entity 1: Tx_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file tx_mac.v
    Info (12023): Found entity 1: Tx_MAC
Info (12021): Found 1 design units, including 1 entities, in source file epcs_fifo.v
    Info (12023): Found entity 1: EPCS_fifo
Info (12021): Found 1 design units, including 1 entities, in source file sp_fifo.v
    Info (12023): Found entity 1: SP_fifo
Info (12021): Found 1 design units, including 1 entities, in source file phy_fifo.v
    Info (12023): Found entity 1: PHY_fifo
Info (12127): Elaborating entity "Metis" for the top level hierarchy
Warning (10030): Net "IF_Alex[2..3]" at Metis.v(1366) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "printf" at Metis.v(534) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "RAM_A8" at Metis.v(194) has no driver
Warning (10034): Output port "RAM_A9" at Metis.v(195) has no driver
Info (12128): Elaborating entity "PLL_clocks" for hierarchy "PLL_clocks:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_clocks:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_clocks:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_clocks:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "48"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "625"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_clocks"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clocks_altpll.v
    Info (12023): Found entity 1: PLL_clocks_altpll
Info (12128): Elaborating entity "PLL_clocks_altpll" for hierarchy "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated"
Info (12128): Elaborating entity "EEPROM" for hierarchy "EEPROM:EEPROM_inst"
Info (12128): Elaborating entity "MDIO" for hierarchy "MDIO:MDIO_inst"
Info (12128): Elaborating entity "DHCP" for hierarchy "DHCP:DHCP_inst"
Info (12128): Elaborating entity "I2C_Master" for hierarchy "I2C_Master:I2C_Master_inst"
Info (12128): Elaborating entity "Rx_MAC" for hierarchy "Rx_MAC:Rx_MAC_inst"
Warning (10034): Output port "RS232_data" at Rx_MAC.v(181) has no driver
Info (12128): Elaborating entity "PHY_fifo" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_widthu_r" = "5"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kah1.tdf
    Info (12023): Found entity 1: dcfifo_kah1
Info (12128): Elaborating entity "dcfifo_kah1" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h47.tdf
    Info (12023): Found entity 1: a_graycounter_h47
Info (12128): Elaborating entity "a_graycounter_h47" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf
    Info (12023): Found entity 1: a_graycounter_dic
Info (12128): Elaborating entity "a_graycounter_dic" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff31.tdf
    Info (12023): Found entity 1: altsyncram_ff31
Info (12128): Elaborating entity "altsyncram_ff31" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_356.tdf
    Info (12023): Found entity 1: cmpr_356
Info (12128): Elaborating entity "cmpr_356" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp"
Info (12128): Elaborating entity "Tx_MAC" for hierarchy "Tx_MAC:Tx_MAC_inst"
Warning (10036): Verilog HDL or VHDL warning at Tx_MAC.v(215): object "IP_count" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(230): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(241): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(253): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(263): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(273): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(284): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "CRC32" for hierarchy "Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst"
Info (12128): Elaborating entity "Tx_fifo" for hierarchy "Tx_fifo:Tx_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_a9l1.tdf
    Info (12023): Found entity 1: dcfifo_a9l1
Info (12128): Elaborating entity "dcfifo_a9l1" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nj31.tdf
    Info (12023): Found entity 1: altsyncram_nj31
Info (12128): Elaborating entity "altsyncram_nj31" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g66.tdf
    Info (12023): Found entity 1: cmpr_g66
Info (12128): Elaborating entity "cmpr_g66" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_g66:rdfull_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s2e.tdf
    Info (12023): Found entity 1: cntr_s2e
Info (12128): Elaborating entity "cntr_s2e" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b"
Info (12128): Elaborating entity "PHY_Rx_fifo" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "lpm_widthu_r" = "13"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nhk1.tdf
    Info (12023): Found entity 1: dcfifo_nhk1
Info (12128): Elaborating entity "dcfifo_nhk1" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_1hb.tdf
    Info (12023): Found entity 1: a_gray2bin_1hb
Info (12128): Elaborating entity "a_gray2bin_1hb" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_gray2bin_1hb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_067.tdf
    Info (12023): Found entity 1: a_graycounter_067
Info (12128): Elaborating entity "a_graycounter_067" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rjc.tdf
    Info (12023): Found entity 1: a_graycounter_rjc
Info (12128): Elaborating entity "a_graycounter_rjc" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tj31.tdf
    Info (12023): Found entity 1: altsyncram_tj31
Info (12128): Elaborating entity "altsyncram_tj31" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_177.tdf
    Info (12023): Found entity 1: decode_177
Info (12128): Elaborating entity "decode_177" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_038.tdf
    Info (12023): Found entity 1: mux_038
Info (12128): Elaborating entity "mux_038" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_te9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uld
Info (12128): Elaborating entity "alt_synch_pipe_uld" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ve9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vld
Info (12128): Elaborating entity "alt_synch_pipe_vld" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_i66.tdf
    Info (12023): Found entity 1: cmpr_i66
Info (12128): Elaborating entity "cmpr_i66" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp"
Info (12128): Elaborating entity "EPCS_fifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7gh1.tdf
    Info (12023): Found entity 1: dcfifo_7gh1
Info (12128): Elaborating entity "dcfifo_7gh1" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7i31.tdf
    Info (12023): Found entity 1: altsyncram_7i31
Info (12128): Elaborating entity "altsyncram_7i31" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0md
Info (12128): Elaborating entity "alt_synch_pipe_0md" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe12"
Info (12128): Elaborating entity "ASMI_interface" for hierarchy "ASMI_interface:ASMI_int_inst"
Info (12128): Elaborating entity "ASMI" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"
Info (12128): Elaborating entity "ASMI_altasmi_parallel_cv82" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr" with the following parameter:
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cfg.tdf
    Info (12023): Found entity 1: a_graycounter_cfg
Info (12128): Elaborating entity "a_graycounter_cfg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr" with the following parameter:
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bfg.tdf
    Info (12023): Found entity 1: a_graycounter_bfg
Info (12128): Elaborating entity "a_graycounter_bfg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4" with the following parameter:
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_und.tdf
    Info (12023): Found entity 1: cmpr_und
Info (12128): Elaborating entity "cmpr_und" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kqi.tdf
    Info (12023): Found entity 1: cntr_kqi
Info (12128): Elaborating entity "cntr_kqi" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated"
Info (12128): Elaborating entity "scfifo" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3" with the following parameter:
    Info (12134): Parameter "lpm_numwords" = "258"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6ul.tdf
    Info (12023): Found entity 1: scfifo_6ul
Info (12128): Elaborating entity "scfifo_6ul" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1as.tdf
    Info (12023): Found entity 1: a_dpfifo_1as
Info (12128): Elaborating entity "a_dpfifo_1as" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf
    Info (12023): Found entity 1: a_fefifo_48e
Info (12128): Elaborating entity "a_fefifo_48e" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7n7.tdf
    Info (12023): Found entity 1: cntr_7n7
Info (12128): Elaborating entity "cntr_7n7" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_flt.tdf
    Info (12023): Found entity 1: dpram_flt
Info (12128): Elaborating entity "dpram_flt" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvj1.tdf
    Info (12023): Found entity 1: altsyncram_jvj1
Info (12128): Elaborating entity "altsyncram_jvj1" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rmb.tdf
    Info (12023): Found entity 1: cntr_rmb
Info (12128): Elaborating entity "cntr_rmb" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:P_MIC"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:MDC[0].M_IQ"
Info (12128): Elaborating entity "Tx_fifo_ctrl" for hierarchy "Tx_fifo_ctrl:TXFC"
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(242): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(243): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(244): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(245): truncated value with size 9 to match size of target (8)
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:RXF"
Info (12128): Elaborating entity "SP_fifo" for hierarchy "SP_fifo:SPF"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "lpm_widthu_r" = "13"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_q9l1.tdf
    Info (12023): Found entity 1: dcfifo_q9l1
Info (12128): Elaborating entity "dcfifo_q9l1" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_0hb.tdf
    Info (12023): Found entity 1: a_gray2bin_0hb
Info (12128): Elaborating entity "a_gray2bin_0hb" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u57.tdf
    Info (12023): Found entity 1: a_graycounter_u57
Info (12128): Elaborating entity "a_graycounter_u57" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sjc.tdf
    Info (12023): Found entity 1: a_graycounter_sjc
Info (12128): Elaborating entity "a_graycounter_sjc" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1md
Info (12128): Elaborating entity "alt_synch_pipe_1md" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf
    Info (12023): Found entity 1: dffpipe_4f9
Info (12128): Elaborating entity "dffpipe_4f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2md
Info (12128): Elaborating entity "alt_synch_pipe_2md" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5f9.tdf
    Info (12023): Found entity 1: dffpipe_5f9
Info (12128): Elaborating entity "dffpipe_5f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h66.tdf
    Info (12023): Found entity 1: cmpr_h66
Info (12128): Elaborating entity "cmpr_h66" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cmpr_h66:rdempty_eq_comp"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:SPD"
Info (12128): Elaborating entity "sp_rcv_ctrl" for hierarchy "sp_rcv_ctrl:SPC"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:cdc_c23"
Info (12128): Elaborating entity "pulsegen" for hierarchy "pulsegen:cdc_m"
Info (12128): Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:M_LRAudio"
Info (12128): Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:CCxmit"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:p_ser"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:m_ser"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:de_PTT"
Info (12128): Elaborating entity "Led_flash" for hierarchy "Led_flash:Flash_LED1"
Info (12128): Elaborating entity "Led_control" for hierarchy "Led_control:Control_LED0"
Warning (10230): Verilog HDL assignment warning at Led_control.v(62): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at Led_control.v(64): truncated value with size 32 to match size of target (25)
Warning (276020): Inferred RAM node "FIFO:RXF|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:RXF|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info (12130): Elaborated megafunction instantiation "FIFO:RXF|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FIFO:RXF|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_15h1.tdf
    Info (12023): Found entity 1: altsyncram_15h1
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "31"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ift.tdf
    Info (12023): Found entity 1: mult_ift
Warning (12241): 28 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
    Info (17011): WYSIWYG SPI primitive "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_cycloneii_asmiblock2_data0out" converted to equivalent logic
Info (13014): Ignored 187 buffer(s)
    Info (13019): Ignored 187 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RAM_A8" is stuck at GND
    Warning (13410): Pin "RAM_A9" is stuck at GND
    Warning (13410): Pin "PHY_RESET_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 95 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "OzyII" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity OzyII -section_id Top was ignored
Info (144001): Generated suppressed messages file E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Metis.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PHY_INT_N"
    Warning (15610): No output dependent on input pin "CLK_25MHZ"
Info (21057): Implemented 15159 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 15006 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 582 megabytes
    Info: Processing ended: Sun Feb 24 19:14:02 2013
    Info: Elapsed time: 00:01:46
    Info: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/HPSDR/trunk/Metis/Source/Metis_V2.5/Metis.map.smsg.


