{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "reference_voltage_buffer"}, {"score": 0.011016970129449206, "phrase": "settling_boost_technique"}, {"score": 0.004594951819987416, "phrase": "boost_technique"}, {"score": 0.003693533648584145, "phrase": "pipelined_adc"}, {"score": 0.0030625949549620475, "phrase": "settling_response"}, {"score": 0.0029224275921964724, "phrase": "pipelined_stages"}, {"score": 0.002661018368713653, "phrase": "adc"}, {"score": 0.0021049977753042253, "phrase": "simulation_results"}], "paper_keywords": ["CMOS", " pipelined ADC", " settling", " boost", " low power"], "paper_abstract": "A reference voltage buffer for a multibit/stage pipelined ADC is described, where a settling boost technique is used to improve the settling response of the pipelined stages. A 12 bit 18 MHz pipelined ADC with the buffer is designed and simulated based on a 0.35 mu m CMOS process, According to simulation results, the power consumed by the reference voltage buffer is reduced by 33% compared to that without the settling boost technique.", "paper_title": "A Reference Voltage Buffer with Settling Boost Technique for a 12 bit 18 MHz Multibit/Stage Pipelined A/D Converter", "paper_id": "WOS:000265701000004"}