Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver simple_video_filter 1.00.a for instance simple_video_filter_0
simple_video_filter_0 has been added to the project
ERROR:EDK:4125 - IPNAME: simple_video_filter, INSTANCE: simple_video_filter_0, PARAMETER: FRAME_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: simple_video_filter, INSTANCE: simple_video_filter_0, PARAMETER: LINE_STRIDE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
simple_video_filter_0 has been deleted from the project
Assigned Driver simple_video_filter 1.00.a for instance simple_video_filter_0
simple_video_filter_0 has been added to the project
ERROR:EDK:4125 - IPNAME: simple_video_filter, INSTANCE: simple_video_filter_0, PARAMETER: FRAME_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: simple_video_filter, INSTANCE: simple_video_filter_0, PARAMETER: LINE_STRIDE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: simple_video_filter, INSTANCE: simple_video_filter_0, PARAMETER: FRAME_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: simple_video_filter, INSTANCE: simple_video_filter_0, PARAMETER: LINE_STRIDE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
simple_video_filter_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
Assigned Driver simple_video_filter 1.00.a for instance simple_video_filter_0
simple_video_filter_0 has been added to the project
ERROR:EDK:4182 - PORT:PLB_masterID - VEC evaluation of (C_SPLB_MID_WIDTH-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 46 
ERROR:EDK:4182 - PORT:PLB_BE - VEC evaluation of ((C_SPLB_DWIDTH/8)-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 50 
ERROR:EDK:4182 - PORT:PLB_wrDBus - VEC evaluation of (C_SPLB_DWIDTH-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 55 
ERROR:EDK:4182 - PORT:Sl_rdDBus - VEC evaluation of (C_SPLB_DWIDTH-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 71 
ERROR:EDK:4182 - PORT:Sl_MBusy - VEC evaluation of (C_SPLB_NUM_MASTERS-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 76 
ERROR:EDK:4182 - PORT:Sl_MWrErr - VEC evaluation of (C_SPLB_NUM_MASTERS-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 77 
ERROR:EDK:4182 - PORT:Sl_MRdErr - VEC evaluation of (C_SPLB_NUM_MASTERS-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 78 
ERROR:EDK:4182 - PORT:Sl_MIRQ - VEC evaluation of (C_SPLB_NUM_MASTERS-1) failed - D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filter_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 79 
simple_video_filter_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
Assigned Driver simple_video_filter 1.00.a for instance simple_video_filter_0
simple_video_filter_0 has been added to the project
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Tue May 21 13:25:06 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing hdmi_in_0.jpg.....
Rasterizing pll_module_0.jpg.....
Rasterizing xps_iic_0.jpg.....
Rasterizing hdmi_out_0.jpg.....
Rasterizing simple_video_filter_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   simple_video_filter_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb


WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any
   processor in the system. Check Bus Interface connections and address
   parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: simple_video_filter_0, PARAMETER: C_SPLB_CLK_PERIOD_PS
   - Did not implement clock DRCs for the parameter. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/simple_video_filter_v1_00_a/hdl/vhdl/user_logic.vhd" Line 260: Cannot find <linebuffer_wrapper> in library <simple_video_filter_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/simple_video_filter_v1_00_a/hdl/vhdl/user_logic.vhd" Line 172: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\synthesis\system_simple_
   video_filter_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Tue May 21 13:28:48 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   simple_video_filter_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb


WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any
   processor in the system. Check Bus Interface connections and address
   parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: simple_video_filter_0, PARAMETER: C_SPLB_CLK_PERIOD_PS
   - Did not implement clock DRCs for the parameter. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 26 secs 
Total CPU  time at the beginning of Placer: 3 mins 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:439df3e) REAL time: 3 mins 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:439df3e) REAL time: 3 mins 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:387d20ee) REAL time: 3 mins 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:8eb4e6e4) REAL time: 4 mins 2 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:8eb4e6e4) REAL time: 4 mins 2 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:8eb4e6e4) REAL time: 4 mins 2 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:8eb4e6e4) REAL time: 4 mins 2 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:8eb4e6e4) REAL time: 4 mins 2 secs 

Phase 9.8  Global Placement
.....................................
..............................................
....................................................................................................
.......................................................................................................................
..............................
Phase 9.8  Global Placement (Checksum:5f2d6410) REAL time: 5 mins 47 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5f2d6410) REAL time: 5 mins 47 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:28d7f9ef) REAL time: 6 mins 1 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:28d7f9ef) REAL time: 6 mins 1 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c2794935) REAL time: 6 mins 2 secs 

Total REAL time to Placer completion: 6 mins 14 secs 
Total CPU  time to Placer completion: 6 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 6,669 out of  54,576   12
    Number used as Flip Flops:               6,660
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,192 out of  27,288   26
    Number used as logic:                    6,274 out of  27,288   22
      Number using O6 output only:           4,675
      Number using O5 output only:             178
      Number using O5 and O6:                1,421
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    179
      Number with same-slice register load:    159
      Number with same-slice carry load:        20
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,909 out of   6,822   42
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        8,706
    Number with an unused Flip Flop:         2,771 out of   8,706   31
    Number with an unused LUT:               1,514 out of   8,706   17
    Number of fully used LUT-FF pairs:       4,421 out of   8,706   50
    Number of unique control sets:             526
    Number of slice register sites lost
      to control set restrictions:           2,063 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  678 MB
Total REAL time to MAP completion:  6 mins 20 secs 
Total CPU time to MAP completion:   6 mins 16 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,669 out of  54,576   12
    Number used as Flip Flops:               6,660
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,192 out of  27,288   26
    Number used as logic:                    6,274 out of  27,288   22
      Number using O6 output only:           4,675
      Number using O5 output only:             178
      Number using O5 and O6:                1,421
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    179
      Number with same-slice register load:    159
      Number with same-slice carry load:        20
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,909 out of   6,822   42
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        8,706
    Number with an unused Flip Flop:         2,771 out of   8,706   31
    Number with an unused LUT:               1,514 out of   8,706   17
    Number of fully used LUT-FF pairs:       4,421 out of   8,706   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 47347 unrouted;      REAL time: 16 secs 

Phase  2  : 39803 unrouted;      REAL time: 18 secs 

Phase  3  : 15850 unrouted;      REAL time: 32 secs 

Phase  4  : 15850 unrouted; (Setup:0, Hold:260023, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:247732, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:247732, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:247732, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:247732, Component Switching Limit:0)     REAL time: 52 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 54 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -4000
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3937
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3822
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:A1 -3734
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3615
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:D2 -3605
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3570
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:DQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3540
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3534
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3521
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:D1 -3504
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3456
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:B2 -3384
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B2 -3383
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:C1 -3358
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A2 -3319
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:A2 -3290
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><4>:AX
-3279
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:C1 -3242
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:A2 -3177


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2147 |  0.667     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   72 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   82 |  0.062     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  220 |  0.062     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   65 |  0.059     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   27 |  0.361     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.825     |  7.365      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.635ns|    12.698ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.225ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     2.151ns|     4.515ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.335ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     5.247ns|     8.086ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.267ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     8.035ns|     5.298ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     1.051ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |    10.314ns|     3.019ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.409ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     4.712ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       523059|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.698ns|      9.030ns|            0|            0|       512926|        10133|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.086ns|      5.298ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      3.019ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      5.298ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.515ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 1 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  614 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 48
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 523060 paths, 0 nets, and 35963 connections

Design statistics:
   Minimum period:  12.698ns (Maximum frequency:  78.753MHz)
   Maximum path delay from/to any node:   5.298ns


Analysis completed Tue May 21 13:38:34 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue May 21 13:38:41 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 45 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral simple_video_filter_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue May 21 14:06:55 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing hdmi_in_0.jpg.....
Rasterizing pll_module_0.jpg.....
Rasterizing xps_iic_0.jpg.....
Rasterizing hdmi_out_0.jpg.....
Rasterizing simple_video_filter_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 62.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 24 secs 
Total CPU  time at the beginning of Placer: 3 mins 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ce0b1b59) REAL time: 3 mins 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ce0b1b59) REAL time: 3 mins 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:73aeb6e9) REAL time: 3 mins 27 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c5778c69) REAL time: 3 mins 58 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c5778c69) REAL time: 3 mins 58 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c5778c69) REAL time: 3 mins 58 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:c5778c69) REAL time: 3 mins 58 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c5778c69) REAL time: 3 mins 58 secs 

Phase 9.8  Global Placement
....................................
.....................................
..........................................................
............................................................................
............................
Phase 9.8  Global Placement (Checksum:12c11c59) REAL time: 5 mins 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:12c11c59) REAL time: 5 mins 39 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:aa4a2625) REAL time: 5 mins 52 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:aa4a2625) REAL time: 5 mins 52 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:dc306d21) REAL time: 5 mins 53 secs 

Total REAL time to Placer completion: 6 mins 5 secs 
Total CPU  time to Placer completion: 6 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,046 out of  54,576   12
    Number used as Flip Flops:               7,037
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,479 out of  27,288   27
    Number used as logic:                    6,581 out of  27,288   24
      Number using O6 output only:           4,915
      Number using O5 output only:             179
      Number using O5 and O6:                1,487
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    159
      Number with same-slice register load:    138
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,084 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,048
    Number with an unused Flip Flop:         2,797 out of   9,048   30
    Number with an unused LUT:               1,569 out of   9,048   17
    Number of fully used LUT-FF pairs:       4,682 out of   9,048   51
    Number of unique control sets:             538
    Number of slice register sites lost
      to control set restrictions:           2,078 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  684 MB
Total REAL time to MAP completion:  6 mins 13 secs 
Total CPU time to MAP completion:   6 mins 11 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,046 out of  54,576   12
    Number used as Flip Flops:               7,037
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,479 out of  27,288   27
    Number used as logic:                    6,581 out of  27,288   24
      Number using O6 output only:           4,915
      Number using O5 output only:             179
      Number using O5 and O6:                1,487
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    159
      Number with same-slice register load:    138
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,084 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,048
    Number with an unused Flip Flop:         2,797 out of   9,048   30
    Number with an unused LUT:               1,569 out of   9,048   17
    Number of fully used LUT-FF pairs:       4,682 out of   9,048   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49375 unrouted;      REAL time: 16 secs 

Phase  2  : 41665 unrouted;      REAL time: 18 secs 

Phase  3  : 16738 unrouted;      REAL time: 34 secs 

Phase  4  : 16738 unrouted; (Setup:0, Hold:276758, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:255974, Component Switching Limit:0)     REAL time: 59 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:255974, Component Switching Limit:0)     REAL time: 59 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:255974, Component Switching Limit:0)     REAL time: 59 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:255974, Component Switching Limit:0)     REAL time: 59 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 62 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<28>:C5 -3696
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:D1 -3661
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3643
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<28>:D2 -3625
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:C2 -3607
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3600
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3587
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3514
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B1 -3513
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3502
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/wrfifo_reset_dly1<1>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3499
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3475
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<28>:B2 -3470
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3468
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<12>:A1 -3463
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<12>:A2 -3449
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<30>:A2 -3436
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3429
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A1 -3424
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B2 -3356


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 
Total REAL time to Router completion: 1 mins 3 secs 
Total CPU time to Router completion: 1 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2230 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  216 |  0.062     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.057     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   82 |  0.055     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   71 |  0.183     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.363     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.415     |  6.484      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.844ns|    11.489ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.233ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.778ns|     4.888ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.342ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     2.260ns|    11.073ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.021ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     6.888ns|     6.445ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     1.046ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.012ns|     5.321ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.515ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.105ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       531036|
| TS_clock_generator_0_clock_gen|     13.333ns|     11.489ns|     11.073ns|            0|            0|       520903|        10133|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|     11.073ns|      6.445ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.321ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      6.445ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.888ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 10 secs 
Total CPU time to PAR completion: 1 mins 3 secs 

Peak Memory Usage:  631 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 48
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 531037 paths, 0 nets, and 37902 connections

Design statistics:
   Minimum period:  11.489ns (Maximum frequency:  87.040MHz)
   Maximum path delay from/to any node:   6.445ns


Analysis completed Tue May 21 14:17:04 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue May 21 14:17:11 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 45 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue May 21 14:57:57 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 55.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 22 secs 
Total CPU  time at the beginning of Placer: 3 mins 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:896a38f) REAL time: 3 mins 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:896a38f) REAL time: 3 mins 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:aca98b8f) REAL time: 3 mins 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:5e5ac266) REAL time: 3 mins 55 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5e5ac266) REAL time: 3 mins 55 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:5e5ac266) REAL time: 3 mins 55 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:5e5ac266) REAL time: 3 mins 55 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:5e5ac266) REAL time: 3 mins 56 secs 

Phase 9.8  Global Placement
....................................
........................................................................................
..................................................................................
........................................................................................
....................
Phase 9.8  Global Placement (Checksum:3bbb02ee) REAL time: 5 mins 33 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3bbb02ee) REAL time: 5 mins 33 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:adb2010e) REAL time: 5 mins 46 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:adb2010e) REAL time: 5 mins 47 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:992eb132) REAL time: 5 mins 47 secs 

Total REAL time to Placer completion: 5 mins 59 secs 
Total CPU  time to Placer completion: 5 mins 59 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,095 out of  54,576   13
    Number used as Flip Flops:               7,086
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,541 out of  27,288   27
    Number used as logic:                    6,633 out of  27,288   24
      Number using O6 output only:           4,950
      Number using O5 output only:             178
      Number using O5 and O6:                1,505
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    169
      Number with same-slice register load:    148
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,143 out of   6,822   46
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,196
    Number with an unused Flip Flop:         2,925 out of   9,196   31
    Number with an unused LUT:               1,655 out of   9,196   17
    Number of fully used LUT-FF pairs:       4,616 out of   9,196   50
    Number of unique control sets:             541
    Number of slice register sites lost
      to control set restrictions:           2,093 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  684 MB
Total REAL time to MAP completion:  6 mins 6 secs 
Total CPU time to MAP completion:   6 mins 6 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,095 out of  54,576   13
    Number used as Flip Flops:               7,086
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,541 out of  27,288   27
    Number used as logic:                    6,633 out of  27,288   24
      Number using O6 output only:           4,950
      Number using O5 output only:             178
      Number using O5 and O6:                1,505
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    169
      Number with same-slice register load:    148
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,143 out of   6,822   46
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,196
    Number with an unused Flip Flop:         2,925 out of   9,196   31
    Number with an unused LUT:               1,655 out of   9,196   17
    Number of fully used LUT-FF pairs:       4,616 out of   9,196   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49794 unrouted;      REAL time: 16 secs 

Phase  2  : 42047 unrouted;      REAL time: 18 secs 

Phase  3  : 16833 unrouted;      REAL time: 34 secs 

Phase  4  : 16833 unrouted; (Setup:0, Hold:407326, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:385091, Component Switching Limit:0)     REAL time: 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:385091, Component Switching Limit:0)     REAL time: 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:385091, Component Switching Limit:0)     REAL time: 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:385091, Component Switching Limit:0)     REAL time: 56 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 77 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3992
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3990
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3907
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A2 -3894
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3881
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B2 -3837
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3833
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3816
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3806
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:D1 -3774
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:A1 -3719
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3718
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:D1 -3664
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><4>:AX
-3645
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B2 -3624
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:DMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3597
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3567
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3550
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B1 -3549
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B1 -3531


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 
Total REAL time to Router completion: 1 mins 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2249 |  0.667     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  215 |  0.060     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   74 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   84 |  0.051     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.355     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   64 |  0.059     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |   16 |  0.013     |  0.815      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.531     |  6.621      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.289ns|    12.755ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.227ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     1.075ns|     5.591ns|       0|           0
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.264ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.561ns|     5.105ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.320ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     5.559ns|     7.774ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.305ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     6.902ns|     6.431ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.795ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     7.745ns|     5.588ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.421ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.573ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       531439|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.755ns|     11.182ns|            0|            0|       520757|        10682|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      7.774ns|      6.431ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.588ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      6.431ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      6.667ns|      5.591ns|          N/A|            0|            0|          549|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.105ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 58 secs 

Peak Memory Usage:  636 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 48
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 531440 paths, 0 nets, and 38310 connections

Design statistics:
   Minimum period:  12.755ns (Maximum frequency:  78.401MHz)
   Maximum path delay from/to any node:   6.431ns


Analysis completed Tue May 21 15:07:33 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue May 21 15:07:40 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 45 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue May 21 16:54:08 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 25 secs 
Total CPU  time at the beginning of Placer: 3 mins 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f498d79f) REAL time: 3 mins 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f498d79f) REAL time: 3 mins 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:dcc1a14f) REAL time: 3 mins 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:e0c627dc) REAL time: 3 mins 59 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:e0c627dc) REAL time: 3 mins 59 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:e0c627dc) REAL time: 3 mins 59 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:e0c627dc) REAL time: 3 mins 59 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:e0c627dc) REAL time: 4 mins 

Phase 9.8  Global Placement
......................................
............................................
..........................................
..................................................................................
...............
Phase 9.8  Global Placement (Checksum:84de61aa) REAL time: 5 mins 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:84de61aa) REAL time: 5 mins 44 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5627be01) REAL time: 6 mins 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5627be01) REAL time: 6 mins 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:4c52e68) REAL time: 6 mins 1 secs 

Total REAL time to Placer completion: 6 mins 13 secs 
Total CPU  time to Placer completion: 6 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,098 out of  54,576   13
    Number used as Flip Flops:               7,089
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,598 out of  27,288   27
    Number used as logic:                    6,643 out of  27,288   24
      Number using O6 output only:           4,960
      Number using O5 output only:             178
      Number using O5 and O6:                1,505
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    216
      Number with same-slice register load:    195
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,080 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,061
    Number with an unused Flip Flop:         2,830 out of   9,061   31
    Number with an unused LUT:               1,463 out of   9,061   16
    Number of fully used LUT-FF pairs:       4,768 out of   9,061   52
    Number of unique control sets:             541
    Number of slice register sites lost
      to control set restrictions:           2,098 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  685 MB
Total REAL time to MAP completion:  6 mins 20 secs 
Total CPU time to MAP completion:   6 mins 18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,098 out of  54,576   13
    Number used as Flip Flops:               7,089
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,598 out of  27,288   27
    Number used as logic:                    6,643 out of  27,288   24
      Number using O6 output only:           4,960
      Number using O5 output only:             178
      Number using O5 and O6:                1,505
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    216
      Number with same-slice register load:    195
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,080 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,061
    Number with an unused Flip Flop:         2,830 out of   9,061   31
    Number with an unused LUT:               1,463 out of   9,061   16
    Number of fully used LUT-FF pairs:       4,768 out of   9,061   52
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49809 unrouted;      REAL time: 16 secs 

Phase  2  : 42086 unrouted;      REAL time: 19 secs 

Phase  3  : 16985 unrouted;      REAL time: 34 secs 

Phase  4  : 16985 unrouted; (Setup:0, Hold:440024, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:413450, Component Switching Limit:0)     REAL time: 58 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:413450, Component Switching Limit:0)     REAL time: 58 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:413450, Component Switching Limit:0)     REAL time: 58 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:413450, Component Switching Limit:0)     REAL time: 58 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 71 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3924
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3920
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3848
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3822
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:A1 -3789
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3776
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:DMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3775
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:D1 -3767
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3745
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:C1 -3664
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3664
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3628
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3616
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:C2 -3579
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><3>:A5
-3570
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:D2 -3566
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B1 -3553
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:A2 -3539
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:A2 -3497
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A1 -3458


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 
Total REAL time to Router completion: 1 mins 3 secs 
Total CPU time to Router completion: 58 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2222 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  215 |  0.061     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   75 |  0.184     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   82 |  0.059     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   24 |  0.368     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   62 |  0.061     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.758     |  7.297      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |   17 |  0.014     |  0.814      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     0.132ns|     6.534ns|       0|           0
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.295ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.573ns|    12.187ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.192ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.547ns|     5.119ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.345ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     5.201ns|     8.132ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.290ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     9.321ns|     4.012ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.925ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |    10.390ns|     2.943ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.421ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.489ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.801ns|            0|            0|            0|       531625|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.187ns|     13.068ns|            0|            0|       520943|        10682|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.132ns|      4.012ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      2.943ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      4.012ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      6.667ns|      6.534ns|          N/A|            0|            0|          549|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.119ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 10 secs 
Total CPU time to PAR completion: 1 mins 1 secs 

Peak Memory Usage:  632 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 48
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 531626 paths, 0 nets, and 38308 connections

Design statistics:
   Minimum period:  12.187ns (Maximum frequency:  82.055MHz)
   Maximum path delay from/to any node:   4.012ns


Analysis completed Tue May 21 17:04:01 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue May 21 17:04:08 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 45 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed May 22 15:02:05 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 63.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  36 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 29 secs 
Total CPU  time at the beginning of Placer: 3 mins 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:70433231) REAL time: 3 mins 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:70433231) REAL time: 3 mins 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:631957b1) REAL time: 3 mins 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bcb85ebd) REAL time: 4 mins 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 5 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bcb85ebd) REAL time: 4 mins 5 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 5 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 5 secs 

Phase 9.8  Global Placement
..................................
..................................
................................................................................
.........................................................................................
..............................
Phase 9.8  Global Placement (Checksum:44166dd8) REAL time: 5 mins 54 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:44166dd8) REAL time: 5 mins 54 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:fe0393b8) REAL time: 6 mins 10 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:fe0393b8) REAL time: 6 mins 10 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:e4512397) REAL time: 6 mins 11 secs 

Total REAL time to Placer completion: 6 mins 23 secs 
Total CPU  time to Placer completion: 6 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,519 out of  54,576   13
    Number used as Flip Flops:               7,510
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,093 out of  27,288   29
    Number used as logic:                    7,152 out of  27,288   26
      Number using O6 output only:           5,225
      Number using O5 output only:             200
      Number using O5 and O6:                1,727
      Number used as ROM:                        0
    Number used as Memory:                     740 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            43
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    201
      Number with same-slice register load:    179
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,247 out of   6,822   47
  Number of MUXCYs used:                     1,140 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,735
    Number with an unused Flip Flop:         3,056 out of   9,735   31
    Number with an unused LUT:               1,642 out of   9,735   16
    Number of fully used LUT-FF pairs:       5,037 out of   9,735   51
    Number of unique control sets:             552
    Number of slice register sites lost
      to control set restrictions:           2,132 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  699 MB
Total REAL time to MAP completion:  6 mins 31 secs 
Total CPU time to MAP completion:   6 mins 25 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,519 out of  54,576   13
    Number used as Flip Flops:               7,510
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,093 out of  27,288   29
    Number used as logic:                    7,152 out of  27,288   26
      Number using O6 output only:           5,225
      Number using O5 output only:             200
      Number using O5 and O6:                1,727
      Number used as ROM:                        0
    Number used as Memory:                     740 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            43
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    201
      Number with same-slice register load:    179
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,247 out of   6,822   47
  Number of MUXCYs used:                     1,140 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,735
    Number with an unused Flip Flop:         3,056 out of   9,735   31
    Number with an unused LUT:               1,642 out of   9,735   16
    Number of fully used LUT-FF pairs:       5,037 out of   9,735   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 52452 unrouted;      REAL time: 16 secs 

Phase  2  : 44501 unrouted;      REAL time: 18 secs 

Phase  3  : 17694 unrouted;      REAL time: 33 secs 

Phase  4  : 17698 unrouted; (Setup:493, Hold:454017, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:360, Hold:432895, Component Switching Limit:0)     REAL time: 59 secs 

Phase  6  : 0 unrouted; (Setup:360, Hold:432895, Component Switching Limit:0)     REAL time: 1 mins 

Phase  7  : 0 unrouted; (Setup:360, Hold:432895, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:360, Hold:432895, Component Switching Limit:0)     REAL time: 1 mins 30 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 83 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -4031
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3967
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3945
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3945
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3903
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3893
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3829
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3808
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3807
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3745
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:D1 -3741
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B2 -3733
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3715
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><3>:A5
-3575
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C2 -3552
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B1 -3548
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B1 -3526
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:C2 -3512
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D2 -3469
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B2 -3454


Phase  9  : 0 unrouted; (Setup:360, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase 10  : 0 unrouted; (Setup:360, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 44 secs 
Total REAL time to Router completion: 1 mins 44 secs 
Total CPU time to Router completion: 1 mins 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2216 |  0.667     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  211 |  0.064     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   82 |  0.063     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   67 |  0.183     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   25 |  0.359     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.062     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |  154 |  0.017     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  5.672     |  8.157      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 360 (Setup: 360, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.204ns|    13.740ns|       2|         360
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.233ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     0.039ns|     6.627ns|       0|           0
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.312ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     1.050ns|    12.283ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.241ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     2.301ns|     4.365ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.244ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     8.778ns|     4.555ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.959ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     9.760ns|     3.573ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.606ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.980ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     10.305ns|            0|            2|            0|       601134|
| TS_clock_generator_0_clock_gen|     13.333ns|     13.740ns|     13.254ns|            2|            0|       520530|        80604|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|     12.283ns|      4.555ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      3.573ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      4.555ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      6.667ns|      6.627ns|          N/A|            0|            0|        70471|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.365ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 53 secs 
Total CPU time to PAR completion: 1 mins 48 secs 

Peak Memory Usage:  662 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 2 errors found.

Number of error messages: 0
Number of warning messages: 49
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 2  Score: 360 (Setup/Max: 360, Hold: 0)

Constraints cover 601135 paths, 0 nets, and 40769 connections

Design statistics:
   Minimum period:  13.740ns (Maximum frequency:  72.780MHz)
   Maximum path delay from/to any node:   4.555ns


Analysis completed Wed May 22 15:13:06 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 15 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
Done!

********************************************************************************
At Local date and time: Wed May 22 15:15:27 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing hdmi_in_0.jpg.....
Rasterizing pll_module_0.jpg.....
Rasterizing xps_iic_0.jpg.....
Rasterizing hdmi_out_0.jpg.....
Rasterizing simple_video_filter_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 63.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 3.333333333 HIGH
   50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -2.314ns|    36.478ns|      48|       66969
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP "clock_ge | HOLD        |    -0.097ns|            |     808|       77784
  nerator_0_clock_generator_0_SIG_PLL0_CLKO |             |            |            |        |            
  UT2" TS_sys_clk_pin * 0.75 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |    10.962ns|     2.371ns|       0|           0
  = PERIOD TIMEGRP "pll_module_0_pll_module | HOLD        |    -1.360ns|            |     199|      125107
  _0_CLKOUT1_BUF" TS_clock_generator_0_cloc | MINPERIOD   |     9.763ns|     3.570ns|       0|           0
  k_generator_0_SIG_PLL0_CLKOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     5.664ns|     1.002ns|       0|           0
  = PERIOD TIMEGRP "pll_module_0_pll_module | HOLD        |    -1.333ns|            |      20|       25939
  _0_CLKOUT2_BUF" TS_clock_generator_0_cloc | MINPERIOD   |     4.000ns|     2.666ns|       0|           0
  k_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 5 |             |            |            |        |            
  0|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP "clk_600_0000MHz180PLL0_nobuf" TS |             |            |            |        |            
  _sys_clk_pin * 6 PHASE 0.833333333 ns HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf" TS_sys_c |             |            |            |        |            
  lk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     0.234ns|     3.298ns|       0|           0
  "pll_module_0_CLKOUT3" TS_clock_generator | HOLD        |     0.145ns|            |       0|           0
  _0_clock_generator_0_SIG_PLL0_CLKOUT2 * 3 | MINPERIOD   |     0.430ns|     3.570ns|       0|           0
  .33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |    11.841ns|     1.492ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0" TS_pll_modul | HOLD        |     0.261ns|            |       0|           0
  e_0_pll_module_0_CLKOUT1_BUF              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |    12.271ns|     1.062ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0" TS_pll_module | HOLD        |     0.413ns|            |       0|           0
  _0_pll_module_0_CLKOUT1_BUF               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     0.648ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0" TS_clock_generator |             |            |            |        |            
  _0_clock_generator_0_SIG_PLL0_CLKOUT2 * 1 |             |            |            |        |            
  0 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     27.358ns|            0|         1075|            0|   
   601134|
| TS_clock_generator_0_clock_gen|     13.333ns|     36.478ns|     11.900ns|          856|          219|       520530|   
    80604|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |   
         |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      3.570ns|      1.492ns|          199|            0|         9864|   
      150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |   
         |
|   TS_ramdo_0                  |     13.333ns|      1.492ns|          N/A|            0|            0|           30|   
        0|
|   TS_ramra_0                  |     13.333ns|      1.062ns|          N/A|            0|            0|          120|   
        0|
|  TS_pll_module_0_CLKOUT3      |      4.000ns|      3.570ns|          N/A|            0|            0|        70471|   
        0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|   
        0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      2.666ns|          N/A|           20|            0|          119|   
        0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |   
         |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| f                             |             |             |             |             |             |             |   
         |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 26 secs 
Total CPU  time at the beginning of Placer: 3 mins 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:70433231) REAL time: 3 mins 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:70433231) REAL time: 3 mins 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:631957b1) REAL time: 3 mins 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bcb85ebd) REAL time: 4 mins 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bcb85ebd) REAL time: 4 mins 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 

Phase 9.8  Global Placement
...................................
...................................................................................................................................
..........................................................................................................................................................................................
.......................................................................................................................................................................................
.................
Phase 9.8  Global Placement (Checksum:2c3e998c) REAL time: 5 mins 56 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2c3e998c) REAL time: 5 mins 56 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:790ece98) REAL time: 6 mins 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:790ece98) REAL time: 6 mins 18 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:a2c2baf3) REAL time: 6 mins 19 secs 

Total REAL time to Placer completion: 6 mins 31 secs 
Total CPU  time to Placer completion: 6 mins 30 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   46
Slice Logic Utilization:
  Number of Slice Registers:                 7,519 out of  54,576   13
    Number used as Flip Flops:               7,510
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,039 out of  27,288   29
    Number used as logic:                    7,152 out of  27,288   26
      Number using O6 output only:           5,226
      Number using O5 output only:             200
      Number using O5 and O6:                1,726
      Number used as ROM:                        0
    Number used as Memory:                     740 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            43
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    147
      Number with same-slice register load:    125
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,329 out of   6,822   48
  Number of MUXCYs used:                     1,140 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,801
    Number with an unused Flip Flop:         3,060 out of   9,801   31
    Number with an unused LUT:               1,762 out of   9,801   17
    Number of fully used LUT-FF pairs:       4,979 out of   9,801   50
    Number of unique control sets:             552
    Number of slice register sites lost
      to control set restrictions:           2,132 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  702 MB
Total REAL time to MAP completion:  6 mins 39 secs 
Total CPU time to MAP completion:   6 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,519 out of  54,576   13
    Number used as Flip Flops:               7,510
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,039 out of  27,288   29
    Number used as logic:                    7,152 out of  27,288   26
      Number using O6 output only:           5,226
      Number using O5 output only:             200
      Number using O5 and O6:                1,726
      Number used as ROM:                        0
    Number used as Memory:                     740 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            43
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    147
      Number with same-slice register load:    125
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,329 out of   6,822   48
  Number of MUXCYs used:                     1,140 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,801
    Number with an unused Flip Flop:         3,060 out of   9,801   31
    Number with an unused LUT:               1,762 out of   9,801   17
    Number of fully used LUT-FF pairs:       4,979 out of   9,801   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 52598 unrouted;      REAL time: 16 secs 

Phase  2  : 44605 unrouted;      REAL time: 19 secs 

Phase  3  : 17117 unrouted;      REAL time: 37 secs 

Phase  4  : 17326 unrouted; (Setup:488531, Hold:291384, Component Switching Limit:0)     REAL time: 42 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:502528, Hold:276179, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  6  : 0 unrouted; (Setup:457930, Hold:276179, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:457930, Hold:276179, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  8  : 0 unrouted; (Setup:457930, Hold:276179, Component Switching Limit:0)     REAL time: 1 mins 42 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 78 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -4011
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3906
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<12>:A1 -3824
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3743
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3618
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:C1 -3597
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<12>:D2 -3594
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3579
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3522
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><4>:AX
-3502
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3473
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3429
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3416
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3413
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:A1 -3388
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<12>:D1 -3369
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3336
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<12>:A2 -3310
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:D1 -3297
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<28>:B2 -3273


Phase  9  : 0 unrouted; (Setup:457930, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 47 secs 

Phase 10  : 0 unrouted; (Setup:437404, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Total REAL time to Router completion: 1 mins 50 secs 
Total CPU time to Router completion: 1 mins 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2260 |  0.667     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  212 |  0.044     |  1.752      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   84 |  0.061     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   76 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   24 |  0.358     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   61 |  0.053     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |  169 |  1.638     |  2.438      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  3.570     |  5.877      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 437404 (Setup: 437404, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -6.207ns|    75.416ns|      48|      190319
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.232ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |    -1.843ns|     9.526ns|     513|      247085
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.261ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 3.33333333         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.888ns|     4.778ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.314ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     2.092ns|    11.241ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.029ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     6.126ns|     7.207ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.890ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |    10.263ns|     3.070ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.421ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     5.181ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     56.562ns|            0|          561|            0|       601134|
| TS_clock_generator_0_clock_gen|     13.333ns|     75.416ns|     31.753ns|           48|          513|       520530|        80604|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|     11.241ns|      7.207ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      3.070ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      7.207ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      4.000ns|      9.526ns|          N/A|          513|            0|        70471|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.778ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 58 secs 
Total CPU time to PAR completion: 1 mins 52 secs 

Peak Memory Usage:  671 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 561 errors found.

Number of error messages: 0
Number of warning messages: 49
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 561  Score: 437404 (Setup/Max: 437404, Hold: 0)

Constraints cover 601135 paths, 0 nets, and 40892 connections

Design statistics:
   Minimum period:  75.416ns (Maximum frequency:  13.260MHz)
   Maximum path delay from/to any node:   7.207ns


Analysis completed Wed May 22 15:27:01 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
Done!

********************************************************************************
At Local date and time: Wed May 22 15:35:00 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing hdmi_in_0.jpg.....
Rasterizing pll_module_0.jpg.....
Rasterizing xps_iic_0.jpg.....
Rasterizing hdmi_out_0.jpg.....
Rasterizing simple_video_filter_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 65.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 1.666666667 HIGH
   50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  36 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 27 secs 
Total CPU  time at the beginning of Placer: 3 mins 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:70433231) REAL time: 3 mins 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:70433231) REAL time: 3 mins 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:631957b1) REAL time: 3 mins 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bcb85ebd) REAL time: 4 mins 2 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 2 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bcb85ebd) REAL time: 4 mins 2 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 2 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:bcb85ebd) REAL time: 4 mins 3 secs 

Phase 9.8  Global Placement
...................................
..............................................................................
........................................................................
............................................................................................................
...........
Phase 9.8  Global Placement (Checksum:2b17bfef) REAL time: 5 mins 55 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2b17bfef) REAL time: 5 mins 55 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e47dc6d9) REAL time: 6 mins 16 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e47dc6d9) REAL time: 6 mins 16 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d6cb43e9) REAL time: 6 mins 16 secs 

Total REAL time to Placer completion: 6 mins 28 secs 
Total CPU  time to Placer completion: 6 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,519 out of  54,576   13
    Number used as Flip Flops:               7,510
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,113 out of  27,288   29
    Number used as logic:                    7,151 out of  27,288   26
      Number using O6 output only:           5,225
      Number using O5 output only:             200
      Number using O5 and O6:                1,726
      Number used as ROM:                        0
    Number used as Memory:                     740 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            43
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    222
      Number with same-slice register load:    200
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,195 out of   6,822   46
  Number of MUXCYs used:                     1,140 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,652
    Number with an unused Flip Flop:         2,996 out of   9,652   31
    Number with an unused LUT:               1,539 out of   9,652   15
    Number of fully used LUT-FF pairs:       5,117 out of   9,652   53
    Number of unique control sets:             552
    Number of slice register sites lost
      to control set restrictions:           2,132 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  703 MB
Total REAL time to MAP completion:  6 mins 36 secs 
Total CPU time to MAP completion:   6 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,519 out of  54,576   13
    Number used as Flip Flops:               7,510
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,113 out of  27,288   29
    Number used as logic:                    7,151 out of  27,288   26
      Number using O6 output only:           5,225
      Number using O5 output only:             200
      Number using O5 and O6:                1,726
      Number used as ROM:                        0
    Number used as Memory:                     740 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            43
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    222
      Number with same-slice register load:    200
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,195 out of   6,822   46
  Number of MUXCYs used:                     1,140 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,652
    Number with an unused Flip Flop:         2,996 out of   9,652   31
    Number with an unused LUT:               1,539 out of   9,652   15
    Number of fully used LUT-FF pairs:       5,117 out of   9,652   53
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 52489 unrouted;      REAL time: 16 secs 

Phase  2  : 44531 unrouted;      REAL time: 19 secs 

Phase  3  : 17750 unrouted;      REAL time: 34 secs 

Phase  4  : 17755 unrouted; (Setup:125292, Hold:260266, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:121763, Hold:249780, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  6  : 0 unrouted; (Setup:121371, Hold:249780, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:121371, Hold:249780, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  8  : 0 unrouted; (Setup:121371, Hold:249780, Component Switching Limit:0)     REAL time: 1 mins 29 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 66 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -4017
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3984
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3931
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3886
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3844
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3835
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3829
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D2 -3823
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:A2 -3799
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3722
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><4>:AX
-3691
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3685
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B1 -3617
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B2 -3546
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:D2 -3540
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B2 -3532
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3518
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3500
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C2 -3477
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:A1 -3472


Phase  9  : 0 unrouted; (Setup:121371, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 

Phase 10  : 0 unrouted; (Setup:121371, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 37 secs 
Total REAL time to Router completion: 1 mins 37 secs 
Total CPU time to Router completion: 1 mins 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2210 |  0.667     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  210 |  0.062     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   84 |  0.052     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   72 |  0.181     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   27 |  0.364     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   60 |  0.062     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |  161 |  0.016     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  6.456     |  8.546      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 121371 (Setup: 121371, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -4.812ns|    37.398ns|      48|      121199
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.208ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |    -0.172ns|     8.515ns|       1|         172
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.300ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 1.66666667         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.099ns|     5.567ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.349ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.117ns|     9.216ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.323ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.805ns|     5.528ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.889ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.461ns|     4.872ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.400ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     4.191ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     28.049ns|            0|           49|            0|       601134|
| TS_clock_generator_0_clock_gen|     13.333ns|     37.398ns|     14.192ns|           48|            1|       520530|        80604|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      9.216ns|      5.528ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      4.872ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      5.528ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      8.000ns|      8.515ns|          N/A|            1|            0|        70471|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.567ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 46 secs 
Total CPU time to PAR completion: 1 mins 39 secs 

Peak Memory Usage:  663 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 49 errors found.

Number of error messages: 0
Number of warning messages: 49
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 49  Score: 121371 (Setup/Max: 121371, Hold: 0)

Constraints cover 601135 paths, 0 nets, and 40785 connections

Design statistics:
   Minimum period:  37.398ns (Maximum frequency:  26.739MHz)
   Maximum path delay from/to any node:   5.528ns


Analysis completed Wed May 22 15:46:13 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 23 13:45:39 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 56.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 1.666666667 HIGH
   50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 23 secs 
Total CPU  time at the beginning of Placer: 3 mins 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7d9f73a7) REAL time: 3 mins 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7d9f73a7) REAL time: 3 mins 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:328f7397) REAL time: 3 mins 27 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fa5d93b6) REAL time: 3 mins 58 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 3 mins 58 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fa5d93b6) REAL time: 3 mins 58 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 3 mins 58 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 3 mins 58 secs 

Phase 9.8  Global Placement
...................................
................................................................
...................................................................................................................................
...........................................................................................................................................
.............
Phase 9.8  Global Placement (Checksum:90d23f2d) REAL time: 5 mins 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:90d23f2d) REAL time: 5 mins 45 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:448fb347) REAL time: 6 mins 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:448fb347) REAL time: 6 mins 1 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:da917236) REAL time: 6 mins 1 secs 

Total REAL time to Placer completion: 6 mins 13 secs 
Total CPU  time to Placer completion: 6 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,507 out of  27,288   27
    Number used as logic:                    6,649 out of  27,288   24
      Number using O6 output only:           4,962
      Number using O5 output only:             181
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    119
      Number with same-slice register load:     98
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,110 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,184
    Number with an unused Flip Flop:         2,866 out of   9,184   31
    Number with an unused LUT:               1,677 out of   9,184   18
    Number of fully used LUT-FF pairs:       4,641 out of   9,184   50
    Number of unique control sets:             541
    Number of slice register sites lost
      to control set restrictions:           2,092 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  686 MB
Total REAL time to MAP completion:  6 mins 21 secs 
Total CPU time to MAP completion:   6 mins 18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,507 out of  27,288   27
    Number used as logic:                    6,649 out of  27,288   24
      Number using O6 output only:           4,962
      Number using O5 output only:             181
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    119
      Number with same-slice register load:     98
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,110 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,184
    Number with an unused Flip Flop:         2,866 out of   9,184   31
    Number with an unused LUT:               1,677 out of   9,184   18
    Number of fully used LUT-FF pairs:       4,641 out of   9,184   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49799 unrouted;      REAL time: 16 secs 

Phase  2  : 42062 unrouted;      REAL time: 18 secs 

Phase  3  : 17111 unrouted;      REAL time: 35 secs 

Phase  4  : 17112 unrouted; (Setup:55401, Hold:266363, Component Switching Limit:0)     REAL time: 39 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 4 secs 

Phase  6  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Phase  7  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase  8  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 25 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 67 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -4118
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -4027
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -4022
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -4007
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3922
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3873
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3836
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3818
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3763
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B1 -3595
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><4>:BX
-3588
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3581
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:C1 -3571
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:A1 -3571
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:C1 -3561
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A1 -3534
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3533
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:A1 -3530
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset_dly1<0>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3465
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<28>:B2 -3447


Phase  9  : 0 unrouted; (Setup:55741, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase 10  : 0 unrouted; (Setup:55741, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 30 secs 
Total REAL time to Router completion: 1 mins 30 secs 
Total CPU time to Router completion: 1 mins 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2240 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  215 |  0.057     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   78 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   83 |  0.063     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   23 |  0.358     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.051     |  1.762      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.995     |  5.544      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |   19 |  0.010     |  0.814      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 55741 (Setup: 55741, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -3.732ns|    31.997ns|      24|       55741
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.239ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     0.999ns|     5.241ns|       0|           0
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.425ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 1.66666667         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.560ns|     5.106ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.335ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     3.973ns|     9.360ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.997ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.421ns|     8.912ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.041ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     7.722ns|     5.611ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.501ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.857ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     23.998ns|            0|           24|            0|       531355|
| TS_clock_generator_0_clock_gen|     13.333ns|     31.997ns|     10.212ns|           24|            0|       520720|        10635|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.912ns|      9.360ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.611ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      9.360ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      8.000ns|      5.241ns|          N/A|            0|            0|          502|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.106ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 39 secs 
Total CPU time to PAR completion: 1 mins 30 secs 

Peak Memory Usage:  658 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 24 errors found.

Number of error messages: 0
Number of warning messages: 49
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 24  Score: 55741 (Setup/Max: 55741, Hold: 0)

Constraints cover 531356 paths, 0 nets, and 38319 connections

Design statistics:
   Minimum period:  31.997ns (Maximum frequency:  31.253MHz)
   Maximum path delay from/to any node:   9.360ns


Analysis completed Thu May 23 13:56:05 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui

********************************************************************************
At Local date and time: Thu May 23 14:07:59 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 56.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 1.666666667 HIGH
   50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 29 secs 
Total CPU  time at the beginning of Placer: 3 mins 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7d9f73a7) REAL time: 3 mins 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7d9f73a7) REAL time: 3 mins 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:328f7397) REAL time: 3 mins 32 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fa5d93b6) REAL time: 4 mins 3 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 4 mins 3 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fa5d93b6) REAL time: 4 mins 3 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 4 mins 4 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 4 mins 4 secs 

Phase 9.8  Global Placement
...................................
................................................................
............................................................................................................................
.......................................................................................................
...............
Phase 9.8  Global Placement (Checksum:ae100d04) REAL time: 5 mins 56 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ae100d04) REAL time: 5 mins 56 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:88b9da7f) REAL time: 6 mins 14 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:88b9da7f) REAL time: 6 mins 14 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:678acf86) REAL time: 6 mins 14 secs 

Total REAL time to Placer completion: 6 mins 27 secs 
Total CPU  time to Placer completion: 6 mins 25 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,545 out of  27,288   27
    Number used as logic:                    6,647 out of  27,288   24
      Number using O6 output only:           4,963
      Number using O5 output only:             178
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    159
      Number with same-slice register load:    138
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,096 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,161
    Number with an unused Flip Flop:         2,873 out of   9,161   31
    Number with an unused LUT:               1,616 out of   9,161   17
    Number of fully used LUT-FF pairs:       4,672 out of   9,161   50
    Number of unique control sets:             541
    Number of slice register sites lost
      to control set restrictions:           2,092 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  683 MB
Total REAL time to MAP completion:  6 mins 35 secs 
Total CPU time to MAP completion:   6 mins 32 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,545 out of  27,288   27
    Number used as logic:                    6,647 out of  27,288   24
      Number using O6 output only:           4,963
      Number using O5 output only:             178
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    159
      Number with same-slice register load:    138
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,096 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,161
    Number with an unused Flip Flop:         2,873 out of   9,161   31
    Number with an unused LUT:               1,616 out of   9,161   17
    Number of fully used LUT-FF pairs:       4,672 out of   9,161   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49797 unrouted;      REAL time: 16 secs 

Phase  2  : 42059 unrouted;      REAL time: 19 secs 

Phase  3  : 16789 unrouted;      REAL time: 36 secs 

Phase  4  : 16789 unrouted; (Setup:56686, Hold:260465, Component Switching Limit:0)     REAL time: 40 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 1 mins 4 secs 

Phase  6  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Phase  7  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 1 mins 26 secs 

Phase  8  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 1 mins 26 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 74 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3973
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3931
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3927
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3809
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><4>:AX
-3785
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:C1 -3779
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3745
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3726
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3693
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3653
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<12>:D2 -3567
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:D1 -3538
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:D1 -3511
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B1 -3497
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A2 -3486
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3479
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3471
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3402
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A1 -3400
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C2 -3392


Phase  9  : 0 unrouted; (Setup:56895, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase 10  : 0 unrouted; (Setup:56895, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 30 secs 
Total REAL time to Router completion: 1 mins 30 secs 
Total CPU time to Router completion: 1 mins 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2247 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  213 |  0.043     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   78 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   83 |  0.060     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   27 |  0.362     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.054     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  3.287     |  5.877      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |   17 |  0.011     |  0.814      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 56895 (Setup: 56895, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -4.075ns|    33.712ns|      24|       56895
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.195ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     0.896ns|     5.310ns|       0|           0
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.264ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 1.66666667         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.297ns|     5.369ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.296ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.720ns|     8.613ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.260ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.092ns|     6.241ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.998ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     9.851ns|     3.482ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.410ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     4.977ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     25.284ns|            0|           24|            0|       531355|
| TS_clock_generator_0_clock_gen|     13.333ns|     33.712ns|     10.738ns|           24|            0|       520720|        10635|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.613ns|      6.241ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      3.482ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      6.241ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      8.000ns|      5.310ns|          N/A|            0|            0|          502|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.369ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 38 secs 
Total CPU time to PAR completion: 1 mins 32 secs 

Peak Memory Usage:  665 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 24 errors found.

Number of error messages: 0
Number of warning messages: 49
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 24  Score: 56895 (Setup/Max: 56895, Hold: 0)

Constraints cover 531356 paths, 0 nets, and 38323 connections

Design statistics:
   Minimum period:  33.712ns (Maximum frequency:  29.663MHz)
   Maximum path delay from/to any node:   6.241ns


Analysis completed Thu May 23 14:18:36 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 15 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui

********************************************************************************
At Local date and time: Thu May 23 14:39:10 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 1.666666667 HIGH
   50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  36 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 28 secs 
Total CPU  time at the beginning of Placer: 3 mins 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7d9f73a7) REAL time: 3 mins 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7d9f73a7) REAL time: 3 mins 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:328f7397) REAL time: 3 mins 32 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fa5d93b6) REAL time: 4 mins 1 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 4 mins 1 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fa5d93b6) REAL time: 4 mins 1 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 4 mins 2 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 4 mins 2 secs 

Phase 9.8  Global Placement
...................................
................................................................
............................................................................................................................
.......................................................................................................
...............
Phase 9.8  Global Placement (Checksum:ae100d04) REAL time: 5 mins 45 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ae100d04) REAL time: 5 mins 46 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:88b9da7f) REAL time: 6 mins 1 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:88b9da7f) REAL time: 6 mins 1 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:678acf86) REAL time: 6 mins 1 secs 

Total REAL time to Placer completion: 6 mins 14 secs 
Total CPU  time to Placer completion: 6 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,545 out of  27,288   27
    Number used as logic:                    6,647 out of  27,288   24
      Number using O6 output only:           4,963
      Number using O5 output only:             178
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    159
      Number with same-slice register load:    138
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,096 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,161
    Number with an unused Flip Flop:         2,873 out of   9,161   31
    Number with an unused LUT:               1,616 out of   9,161   17
    Number of fully used LUT-FF pairs:       4,672 out of   9,161   50
    Number of unique control sets:             541
    Number of slice register sites lost
      to control set restrictions:           2,092 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  686 MB
Total REAL time to MAP completion:  6 mins 20 secs 
Total CPU time to MAP completion:   6 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,545 out of  27,288   27
    Number used as logic:                    6,647 out of  27,288   24
      Number using O6 output only:           4,963
      Number using O5 output only:             178
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    159
      Number with same-slice register load:    138
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,096 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,161
    Number with an unused Flip Flop:         2,873 out of   9,161   31
    Number with an unused LUT:               1,616 out of   9,161   17
    Number of fully used LUT-FF pairs:       4,672 out of   9,161   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49797 unrouted;      REAL time: 16 secs 

Phase  2  : 42059 unrouted;      REAL time: 19 secs 

Phase  3  : 16789 unrouted;      REAL time: 34 secs 

Phase  4  : 16789 unrouted; (Setup:56686, Hold:260465, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 59 secs 

Phase  6  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 59 secs 

Phase  7  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  8  : 0 unrouted; (Setup:56895, Hold:248639, Component Switching Limit:0)     REAL time: 1 mins 19 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 74 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3973
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3931
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3927
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3809
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><4>:AX
-3785
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:C1 -3779
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3745
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3726
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3693
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3653
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<21>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<12>:D2 -3567
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:D1 -3538
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DMUX -> hdmi_out_0_VFBC_OUT_cmd_data<16>:D1 -3511
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:B1 -3497
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A2 -3486
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3479
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3471
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3402
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A1 -3400
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg1<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C2 -3392


Phase  9  : 0 unrouted; (Setup:56895, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 20 secs 

Phase 10  : 0 unrouted; (Setup:56895, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 
Total REAL time to Router completion: 1 mins 22 secs 
Total CPU time to Router completion: 1 mins 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2247 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  213 |  0.043     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   78 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   83 |  0.060     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   27 |  0.362     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.054     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  3.287     |  5.877      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |   17 |  0.011     |  0.814      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 56895 (Setup: 56895, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -4.075ns|    33.712ns|      24|       56895
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.195ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     0.896ns|     5.310ns|       0|           0
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.264ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 1.66666667         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.297ns|     5.369ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.296ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.720ns|     8.613ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.260ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.092ns|     6.241ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.998ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     9.851ns|     3.482ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.410ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     4.977ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     25.284ns|            0|           24|            0|       531355|
| TS_clock_generator_0_clock_gen|     13.333ns|     33.712ns|     10.738ns|           24|            0|       520720|        10635|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.613ns|      6.241ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      3.482ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      6.241ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      8.000ns|      5.310ns|          N/A|            0|            0|          502|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.369ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 30 secs 
Total CPU time to PAR completion: 1 mins 23 secs 

Peak Memory Usage:  665 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 24 errors found.

Number of error messages: 0
Number of warning messages: 49
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 24  Score: 56895 (Setup/Max: 56895, Hold: 0)

Constraints cover 531356 paths, 0 nets, and 38323 connections

Design statistics:
   Minimum period:  33.712ns (Maximum frequency:  29.663MHz)
   Maximum path delay from/to any node:   6.241ns


Analysis completed Thu May 23 14:49:23 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
Done!

********************************************************************************
At Local date and time: Thu May 23 14:52:09 2013
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0e00000-0xc0e0ffff) hdmi_out_0	mb_plb
  (0xc7000000-0xc700ffff) simple_video_filter_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_in_v1_00_a\d
   ata\hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: hdmi_out, INSTANCE:hdmi_out_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\hdmi_out_v1_01_a\
   data\hdmi_out_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: simple_video_filter, INSTANCE:simple_video_filter_0 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\simple_video_filt
   er_v1_00_a\data\simple_video_filter_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 1542 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_06_a\data\mp
   mc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 89 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 121 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 149 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 228 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 253 -
Copying cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 274 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 296 -
Copying cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:simple_video_filter INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 307 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simple_video_filter_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\system.mhs line 263 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/hdmi_in_0_w
rapper/system_hdmi_in_0_wrapper.ngc" ...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/Bus2UserFIFO.ngc"...
Loading design module
"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\implementation\hdmi_in_0_w
rapper/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/fpga.flw 
Using Option File(s): 
 D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system.ngc"
...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_push
_buttons_5bits_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_in_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_dlmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_ilmb
_cntlr_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_pll_
module_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_xps_
iic_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_hdmi
_out_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_simp
le_video_filter_0_wrapper.ngc"...
Loading design module
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_lmb_
bram_wrapper.ngc"...
Applying constraints in
"D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_mcb_
ddr2_wrapper.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/implementation/system_m
   cb_ddr2_wrapper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_pll_module_0_CLKOUT3 = PERIOD "pll_module_0_CLKOUT3"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 1.666666667 HIGH
   50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  29

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 25 secs 
Total CPU  time at the beginning of Placer: 3 mins 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7d9f73a7) REAL time: 3 mins 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7d9f73a7) REAL time: 3 mins 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:328f7397) REAL time: 3 mins 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fa5d93b6) REAL time: 3 mins 59 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 3 mins 59 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fa5d93b6) REAL time: 3 mins 59 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 3 mins 59 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fa5d93b6) REAL time: 3 mins 59 secs 

Phase 9.8  Global Placement
...................................
................................................................
...................................................................................................................................
...........................................................................................................................................
.............
Phase 9.8  Global Placement (Checksum:90d23f2d) REAL time: 5 mins 45 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:90d23f2d) REAL time: 5 mins 45 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:448fb347) REAL time: 6 mins 1 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:448fb347) REAL time: 6 mins 1 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:da917236) REAL time: 6 mins 2 secs 

Total REAL time to Placer completion: 6 mins 14 secs 
Total CPU  time to Placer completion: 6 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,507 out of  27,288   27
    Number used as logic:                    6,649 out of  27,288   24
      Number using O6 output only:           4,962
      Number using O5 output only:             181
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    119
      Number with same-slice register load:     98
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,110 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,184
    Number with an unused Flip Flop:         2,866 out of   9,184   31
    Number with an unused LUT:               1,677 out of   9,184   18
    Number of fully used LUT-FF pairs:       4,641 out of   9,184   50
    Number of unique control sets:             541
    Number of slice register sites lost
      to control set restrictions:           2,092 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  686 MB
Total REAL time to MAP completion:  6 mins 21 secs 
Total CPU time to MAP completion:   6 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-12-04".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,088 out of  54,576   12
    Number used as Flip Flops:               7,079
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      7,507 out of  27,288   27
    Number used as logic:                    6,649 out of  27,288   24
      Number using O6 output only:           4,962
      Number using O5 output only:             181
      Number using O5 and O6:                1,506
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            42
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    119
      Number with same-slice register load:     98
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,110 out of   6,822   45
  Number of MUXCYs used:                       784 out of  13,644    5
  Number of LUT Flip Flop pairs used:        9,184
    Number with an unused Flip Flop:         2,866 out of   9,184   31
    Number with an unused LUT:               1,677 out of   9,184   18
    Number of fully used LUT-FF pairs:       4,641 out of   9,184   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of     116   17
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49799 unrouted;      REAL time: 16 secs 

Phase  2  : 42062 unrouted;      REAL time: 19 secs 

Phase  3  : 17111 unrouted;      REAL time: 36 secs 

Phase  4  : 17112 unrouted; (Setup:55401, Hold:266363, Component Switching Limit:0)     REAL time: 39 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  6  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Phase  7  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  8  : 0 unrouted; (Setup:55741, Hold:254653, Component Switching Limit:0)     REAL time: 1 mins 24 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 67 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -4118
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -4027
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -4022
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -4007
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3922
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3873
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3836
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3818
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3763
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:B1 -3595
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><4>:BX
-3588
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:CQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:C1 -3581
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:C1 -3571
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<21>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<16>:A1 -3571
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:AQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:C1 -3561
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BQ -> hdmi_out_0_VFBC_OUT_cmd_data<24>:A1 -3534
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:BMUX -> hdmi_out_0_VFBC_OUT_cmd_data<20>:D1 -3533
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<14>:DQ -> hdmi_out_0_VFBC_OUT_cmd_data<20>:A1 -3530
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset_dly1<0>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3465
	hdmi_out_0/hdmi_out_0/USER_LOGIC_I/slv_reg0<6>:CMUX -> hdmi_out_0_VFBC_OUT_cmd_data<28>:B2 -3447


Phase  9  : 0 unrouted; (Setup:55741, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 26 secs 

Phase 10  : 0 unrouted; (Setup:55741, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 28 secs 
Total REAL time to Router completion: 1 mins 28 secs 
Total CPU time to Router completion: 1 mins 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2240 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  215 |  0.057     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   78 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   83 |  0.063     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   23 |  0.358     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.051     |  1.762      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.995     |  5.544      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT3 |              |      |      |            |             |
|                     |         Local|      |   19 |  0.010     |  0.814      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/USER_LOGIC_I/hdmi_ |              |      |      |            |             |
|out_inst/Inst_dvi_ou |              |      |      |            |             |
|    t_native/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 55741 (Setup: 55741, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -3.732ns|    31.997ns|      24|       55741
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.239ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT3 = PERIOD TIMEGRP  | SETUP       |     0.999ns|     5.241ns|       0|           0
  "pll_module_0_CLKOUT3"         TS_clock_g | HOLD        |     0.425ns|            |       0|           0
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 1.66666667         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.560ns|     5.106ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.335ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     3.973ns|     9.360ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.997ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.421ns|     8.912ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.041ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     7.722ns|     5.611ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.501ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.857ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     23.998ns|            0|           24|            0|       531355|
| TS_clock_generator_0_clock_gen|     13.333ns|     31.997ns|     10.212ns|           24|            0|       520720|        10635|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.912ns|      9.360ns|            0|            0|         9864|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.611ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      9.360ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT3      |      8.000ns|      5.241ns|          N/A|            0|            0|          502|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.106ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 45 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 38 secs 
Total CPU time to PAR completion: 1 mins 29 secs 

Peak Memory Usage:  667 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 24 errors found.

Number of error messages: 0
Number of warning messages: 49
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 24  Score: 55741 (Setup/Max: 55741, Hold: 0)

Constraints cover 531356 paths, 0 nets, and 38319 connections

Design statistics:
   Minimum period:  31.997ns (Maximum frequency:  31.253MHz)
   Maximum path delay from/to any node:   9.360ns


Analysis completed Thu May 23 15:02:29 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.filters
Done writing Tab View settings to:
	D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\etc\system.gui
