vendor_name = ModelSim
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/vgaclk.qip
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/vgaclk.v
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/framebuffer.qip
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/framebuffer.v
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/vga_out.sv
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/M4ToVGA_top.bdf
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/m4_input.sv
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/hvsync_generator.sv
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/M4ToVGA_top.sdc
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/LEDInverter.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/vgaclk_altpll.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/altsyncram_loj1.tdf
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/decode_bua.tdf
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/decode_4aa.tdf
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/mux_kob.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/add_sub_ngh.tdf
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/add_sub_rgh.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, Z:/Downloads/fpgaProjects/M4ToVGA/db/mult_rgt.tdf
design_name = M4ToVGA_top
instance = comp, \vga_vsync~output , vga_vsync~output, M4ToVGA_top, 1
instance = comp, \vga_hsync~output , vga_hsync~output, M4ToVGA_top, 1
instance = comp, \LEDS0~output , LEDS0~output, M4ToVGA_top, 1
instance = comp, \LEDS1~output , LEDS1~output, M4ToVGA_top, 1
instance = comp, \LEDS2~output , LEDS2~output, M4ToVGA_top, 1
instance = comp, \LEDS3~output , LEDS3~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[9]~output , highestDotCount[9]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[8]~output , highestDotCount[8]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[7]~output , highestDotCount[7]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[6]~output , highestDotCount[6]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[5]~output , highestDotCount[5]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[4]~output , highestDotCount[4]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[3]~output , highestDotCount[3]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[2]~output , highestDotCount[2]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[1]~output , highestDotCount[1]~output, M4ToVGA_top, 1
instance = comp, \highestDotCount[0]~output , highestDotCount[0]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[9]~output , OutputLEDB[9]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[8]~output , OutputLEDB[8]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[7]~output , OutputLEDB[7]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[6]~output , OutputLEDB[6]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[5]~output , OutputLEDB[5]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[4]~output , OutputLEDB[4]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[3]~output , OutputLEDB[3]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[2]~output , OutputLEDB[2]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[1]~output , OutputLEDB[1]~output, M4ToVGA_top, 1
instance = comp, \OutputLEDB[0]~output , OutputLEDB[0]~output, M4ToVGA_top, 1
instance = comp, \vb[1]~output , vb[1]~output, M4ToVGA_top, 1
instance = comp, \vb[0]~output , vb[0]~output, M4ToVGA_top, 1
instance = comp, \vg[1]~output , vg[1]~output, M4ToVGA_top, 1
instance = comp, \vg[0]~output , vg[0]~output, M4ToVGA_top, 1
instance = comp, \vr[1]~output , vr[1]~output, M4ToVGA_top, 1
instance = comp, \vr[0]~output , vr[0]~output, M4ToVGA_top, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, M4ToVGA_top, 1
instance = comp, \external_clock~input , external_clock~input, M4ToVGA_top, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, M4ToVGA_top, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~0 , inst2|hvsync|Add1~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~0 , inst2|hvsync|Add0~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX~2 , inst2|hvsync|o_HCounterX~2, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[0] , inst2|hvsync|o_HCounterX[0], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~2 , inst2|hvsync|Add0~2, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[1] , inst2|hvsync|o_HCounterX[1], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~4 , inst2|hvsync|Add0~4, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[2] , inst2|hvsync|o_HCounterX[2], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~6 , inst2|hvsync|Add0~6, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[3] , inst2|hvsync|o_HCounterX[3], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~8 , inst2|hvsync|Add0~8, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[4] , inst2|hvsync|o_HCounterX[4], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~10 , inst2|hvsync|Add0~10, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX~1 , inst2|hvsync|o_HCounterX~1, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[5] , inst2|hvsync|o_HCounterX[5], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~12 , inst2|hvsync|Add0~12, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[6] , inst2|hvsync|o_HCounterX[6], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~14 , inst2|hvsync|Add0~14, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[7] , inst2|hvsync|o_HCounterX[7], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~16 , inst2|hvsync|Add0~16, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX~0 , inst2|hvsync|o_HCounterX~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[8] , inst2|hvsync|o_HCounterX[8], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add0~18 , inst2|hvsync|Add0~18, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX~3 , inst2|hvsync|o_HCounterX~3, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterX[9] , inst2|hvsync|o_HCounterX[9], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Equal0~1 , inst2|hvsync|Equal0~1, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Equal0~0 , inst2|hvsync|Equal0~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Equal0~2 , inst2|hvsync|Equal0~2, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[0] , inst2|hvsync|o_HCounterY[0], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~2 , inst2|hvsync|Add1~2, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY~1 , inst2|hvsync|o_HCounterY~1, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[1] , inst2|hvsync|o_HCounterY[1], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~4 , inst2|hvsync|Add1~4, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY~0 , inst2|hvsync|o_HCounterY~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[2] , inst2|hvsync|o_HCounterY[2], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~6 , inst2|hvsync|Add1~6, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY~2 , inst2|hvsync|o_HCounterY~2, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[3] , inst2|hvsync|o_HCounterY[3], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~8 , inst2|hvsync|Add1~8, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[4] , inst2|hvsync|o_HCounterY[4], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~10 , inst2|hvsync|Add1~10, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[5] , inst2|hvsync|o_HCounterY[5], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~12 , inst2|hvsync|Add1~12, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[6] , inst2|hvsync|o_HCounterY[6], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~14 , inst2|hvsync|Add1~14, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[7] , inst2|hvsync|o_HCounterY[7], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~16 , inst2|hvsync|Add1~16, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[8] , inst2|hvsync|o_HCounterY[8], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Equal1~0 , inst2|hvsync|Equal1~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Equal1~1 , inst2|hvsync|Equal1~1, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Equal1~2 , inst2|hvsync|Equal1~2, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|Add1~18 , inst2|hvsync|Add1~18, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY~3 , inst2|hvsync|o_HCounterY~3, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_HCounterY[9] , inst2|hvsync|o_HCounterY[9], M4ToVGA_top, 1
instance = comp, \inst2|hvsync|LessThan5~0 , inst2|hvsync|LessThan5~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|vga_VS~0 , inst2|hvsync|vga_VS~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|vga_VS~1 , inst2|hvsync|vga_VS~1, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|vga_VS , inst2|hvsync|vga_VS, M4ToVGA_top, 1
instance = comp, \inst2|Equal2~0 , inst2|Equal2~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|vga_HS~0 , inst2|hvsync|vga_HS~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|vga_HS~1 , inst2|hvsync|vga_HS~1, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|vga_HS~2 , inst2|hvsync|vga_HS~2, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|vga_HS , inst2|hvsync|vga_HS, M4ToVGA_top, 1
instance = comp, \m4_dotclk~input , m4_dotclk~input, M4ToVGA_top, 1
instance = comp, \m4_dotclk~inputclkctrl , m4_dotclk~inputclkctrl, M4ToVGA_top, 1
instance = comp, \m4_hsync~input , m4_hsync~input, M4ToVGA_top, 1
instance = comp, \inst10|r_hsync_r2~feeder , inst10|r_hsync_r2~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_hsync_r2 , inst10|r_hsync_r2, M4ToVGA_top, 1
instance = comp, \inst10|r_hsync_r~feeder , inst10|r_hsync_r~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_hsync_r , inst10|r_hsync_r, M4ToVGA_top, 1
instance = comp, \inst10|o_leds0~0 , inst10|o_leds0~0, M4ToVGA_top, 1
instance = comp, \inst10|o_leds0 , inst10|o_leds0, M4ToVGA_top, 1
instance = comp, \m4_vsync~input , m4_vsync~input, M4ToVGA_top, 1
instance = comp, \inst10|r_vsync_r2~feeder , inst10|r_vsync_r2~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_vsync_r2 , inst10|r_vsync_r2, M4ToVGA_top, 1
instance = comp, \inst10|r_vsync_r~feeder , inst10|r_vsync_r~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_vsync_r , inst10|r_vsync_r, M4ToVGA_top, 1
instance = comp, \inst10|o_leds1~0 , inst10|o_leds1~0, M4ToVGA_top, 1
instance = comp, \inst10|o_leds1 , inst10|o_leds1, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[0]~10 , inst10|r_INCounterX[0]~10, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[0]~93 , inst10|r_nextline_r[0]~93, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[0] , inst10|r_nextline_r[0], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[1]~31 , inst10|r_nextline_r[1]~31, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[1] , inst10|r_nextline_r[1], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[2]~33 , inst10|r_nextline_r[2]~33, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[2] , inst10|r_nextline_r[2], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[2]~feeder , inst10|r_nextline_r2[2]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[2] , inst10|r_nextline_r2[2], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[3]~35 , inst10|r_nextline_r[3]~35, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[3] , inst10|r_nextline_r[3], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[3]~feeder , inst10|r_nextline_r2[3]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[3] , inst10|r_nextline_r2[3], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[31]~0 , inst10|r_oldlinectr[31]~0, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[2] , inst10|r_oldlinectr[2], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[3]~feeder , inst10|r_oldlinectr[3]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[3] , inst10|r_oldlinectr[3], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~1 , inst10|Equal0~1, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[0]~feeder , inst10|r_nextline_r2[0]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[0] , inst10|r_nextline_r2[0], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[0]~feeder , inst10|r_oldlinectr[0]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[0] , inst10|r_oldlinectr[0], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[1]~feeder , inst10|r_nextline_r2[1]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[1] , inst10|r_nextline_r2[1], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[1] , inst10|r_oldlinectr[1], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~0 , inst10|Equal0~0, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[4]~37 , inst10|r_nextline_r[4]~37, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[4] , inst10|r_nextline_r[4], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[5]~39 , inst10|r_nextline_r[5]~39, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[5] , inst10|r_nextline_r[5], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[5]~feeder , inst10|r_nextline_r2[5]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[5] , inst10|r_nextline_r2[5], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[5]~feeder , inst10|r_oldlinectr[5]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[5] , inst10|r_oldlinectr[5], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[4]~feeder , inst10|r_nextline_r2[4]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[4] , inst10|r_nextline_r2[4], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[4] , inst10|r_oldlinectr[4], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~2 , inst10|Equal0~2, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[6]~41 , inst10|r_nextline_r[6]~41, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[6] , inst10|r_nextline_r[6], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[7]~43 , inst10|r_nextline_r[7]~43, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[7] , inst10|r_nextline_r[7], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[7]~feeder , inst10|r_nextline_r2[7]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[7] , inst10|r_nextline_r2[7], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[7]~feeder , inst10|r_oldlinectr[7]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[7] , inst10|r_oldlinectr[7], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[6]~feeder , inst10|r_nextline_r2[6]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[6] , inst10|r_nextline_r2[6], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[6] , inst10|r_oldlinectr[6], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~3 , inst10|Equal0~3, M4ToVGA_top, 1
instance = comp, \inst10|Equal0~4 , inst10|Equal0~4, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[8]~45 , inst10|r_nextline_r[8]~45, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[8] , inst10|r_nextline_r[8], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[9]~47 , inst10|r_nextline_r[9]~47, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[9] , inst10|r_nextline_r[9], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[10]~49 , inst10|r_nextline_r[10]~49, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[10] , inst10|r_nextline_r[10], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[11]~51 , inst10|r_nextline_r[11]~51, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[11] , inst10|r_nextline_r[11], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[12]~53 , inst10|r_nextline_r[12]~53, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[12] , inst10|r_nextline_r[12], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[13]~55 , inst10|r_nextline_r[13]~55, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[13] , inst10|r_nextline_r[13], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[14]~57 , inst10|r_nextline_r[14]~57, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[14] , inst10|r_nextline_r[14], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[15]~59 , inst10|r_nextline_r[15]~59, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[15] , inst10|r_nextline_r[15], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[16]~61 , inst10|r_nextline_r[16]~61, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[16] , inst10|r_nextline_r[16], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[17]~63 , inst10|r_nextline_r[17]~63, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[17] , inst10|r_nextline_r[17], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[18]~65 , inst10|r_nextline_r[18]~65, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[18] , inst10|r_nextline_r[18], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[19]~67 , inst10|r_nextline_r[19]~67, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[19] , inst10|r_nextline_r[19], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[20]~69 , inst10|r_nextline_r[20]~69, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[20] , inst10|r_nextline_r[20], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[21]~71 , inst10|r_nextline_r[21]~71, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[21] , inst10|r_nextline_r[21], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[22]~73 , inst10|r_nextline_r[22]~73, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[22] , inst10|r_nextline_r[22], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[23]~75 , inst10|r_nextline_r[23]~75, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[23] , inst10|r_nextline_r[23], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[24]~77 , inst10|r_nextline_r[24]~77, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[24] , inst10|r_nextline_r[24], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[25]~79 , inst10|r_nextline_r[25]~79, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[25] , inst10|r_nextline_r[25], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[26]~81 , inst10|r_nextline_r[26]~81, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[26] , inst10|r_nextline_r[26], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[27]~83 , inst10|r_nextline_r[27]~83, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[27] , inst10|r_nextline_r[27], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[28]~85 , inst10|r_nextline_r[28]~85, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[28] , inst10|r_nextline_r[28], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[29]~87 , inst10|r_nextline_r[29]~87, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[29] , inst10|r_nextline_r[29], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[30]~89 , inst10|r_nextline_r[30]~89, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[30] , inst10|r_nextline_r[30], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[30]~feeder , inst10|r_nextline_r2[30]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[30] , inst10|r_nextline_r2[30], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[31]~91 , inst10|r_nextline_r[31]~91, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r[31] , inst10|r_nextline_r[31], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[31]~feeder , inst10|r_nextline_r2[31]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[31] , inst10|r_nextline_r2[31], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[31] , inst10|r_oldlinectr[31], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[30] , inst10|r_oldlinectr[30], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~18 , inst10|Equal0~18, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[26]~feeder , inst10|r_nextline_r2[26]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[26] , inst10|r_nextline_r2[26], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[26]~feeder , inst10|r_oldlinectr[26]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[26] , inst10|r_oldlinectr[26], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[27]~feeder , inst10|r_nextline_r2[27]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[27] , inst10|r_nextline_r2[27], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[27] , inst10|r_oldlinectr[27], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~16 , inst10|Equal0~16, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[24]~feeder , inst10|r_nextline_r2[24]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[24] , inst10|r_nextline_r2[24], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[25]~feeder , inst10|r_nextline_r2[25]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[25] , inst10|r_nextline_r2[25], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[25]~feeder , inst10|r_oldlinectr[25]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[25] , inst10|r_oldlinectr[25], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[24] , inst10|r_oldlinectr[24], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~15 , inst10|Equal0~15, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[29]~feeder , inst10|r_nextline_r2[29]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[29] , inst10|r_nextline_r2[29], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[29]~feeder , inst10|r_oldlinectr[29]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[29] , inst10|r_oldlinectr[29], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[28]~feeder , inst10|r_nextline_r2[28]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[28] , inst10|r_nextline_r2[28], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[28] , inst10|r_oldlinectr[28], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~17 , inst10|Equal0~17, M4ToVGA_top, 1
instance = comp, \inst10|Equal0~19 , inst10|Equal0~19, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[23]~feeder , inst10|r_nextline_r2[23]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[23] , inst10|r_nextline_r2[23], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[23]~feeder , inst10|r_oldlinectr[23]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[23] , inst10|r_oldlinectr[23], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[22]~feeder , inst10|r_nextline_r2[22]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[22] , inst10|r_nextline_r2[22], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[22] , inst10|r_oldlinectr[22], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~13 , inst10|Equal0~13, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[16]~feeder , inst10|r_nextline_r2[16]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[16] , inst10|r_nextline_r2[16], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[17]~feeder , inst10|r_nextline_r2[17]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[17] , inst10|r_nextline_r2[17], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[17]~feeder , inst10|r_oldlinectr[17]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[17] , inst10|r_oldlinectr[17], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[16] , inst10|r_oldlinectr[16], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~10 , inst10|Equal0~10, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[19]~feeder , inst10|r_nextline_r2[19]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[19] , inst10|r_nextline_r2[19], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[19]~feeder , inst10|r_oldlinectr[19]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[19] , inst10|r_oldlinectr[19], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[18]~feeder , inst10|r_nextline_r2[18]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[18] , inst10|r_nextline_r2[18], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[18] , inst10|r_oldlinectr[18], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~11 , inst10|Equal0~11, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[20]~feeder , inst10|r_nextline_r2[20]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[20] , inst10|r_nextline_r2[20], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[21]~feeder , inst10|r_nextline_r2[21]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[21] , inst10|r_nextline_r2[21], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[21]~feeder , inst10|r_oldlinectr[21]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[21] , inst10|r_oldlinectr[21], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[20] , inst10|r_oldlinectr[20], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~12 , inst10|Equal0~12, M4ToVGA_top, 1
instance = comp, \inst10|Equal0~14 , inst10|Equal0~14, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[11]~feeder , inst10|r_nextline_r2[11]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[11] , inst10|r_nextline_r2[11], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[11]~feeder , inst10|r_oldlinectr[11]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[11] , inst10|r_oldlinectr[11], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[10]~feeder , inst10|r_nextline_r2[10]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[10] , inst10|r_nextline_r2[10], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[10] , inst10|r_oldlinectr[10], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~6 , inst10|Equal0~6, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[12]~feeder , inst10|r_nextline_r2[12]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[12] , inst10|r_nextline_r2[12], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[13]~feeder , inst10|r_nextline_r2[13]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[13] , inst10|r_nextline_r2[13], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[13]~feeder , inst10|r_oldlinectr[13]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[13] , inst10|r_oldlinectr[13], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[12] , inst10|r_oldlinectr[12], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~7 , inst10|Equal0~7, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[15]~feeder , inst10|r_nextline_r2[15]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[15] , inst10|r_nextline_r2[15], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[15]~feeder , inst10|r_oldlinectr[15]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[15] , inst10|r_oldlinectr[15], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[14]~feeder , inst10|r_nextline_r2[14]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[14] , inst10|r_nextline_r2[14], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[14] , inst10|r_oldlinectr[14], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~8 , inst10|Equal0~8, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[9]~feeder , inst10|r_nextline_r2[9]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[9] , inst10|r_nextline_r2[9], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[9]~feeder , inst10|r_oldlinectr[9]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[9] , inst10|r_oldlinectr[9], M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[8]~feeder , inst10|r_nextline_r2[8]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_nextline_r2[8] , inst10|r_nextline_r2[8], M4ToVGA_top, 1
instance = comp, \inst10|r_oldlinectr[8] , inst10|r_oldlinectr[8], M4ToVGA_top, 1
instance = comp, \inst10|Equal0~5 , inst10|Equal0~5, M4ToVGA_top, 1
instance = comp, \inst10|Equal0~9 , inst10|Equal0~9, M4ToVGA_top, 1
instance = comp, \inst10|Equal0~20 , inst10|Equal0~20, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[2]~30 , inst10|r_INCounterX[2]~30, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[0] , inst10|r_INCounterX[0], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[1]~12 , inst10|r_INCounterX[1]~12, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[1] , inst10|r_INCounterX[1], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[2]~14 , inst10|r_INCounterX[2]~14, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[2] , inst10|r_INCounterX[2], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[3]~16 , inst10|r_INCounterX[3]~16, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[3] , inst10|r_INCounterX[3], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[4]~18 , inst10|r_INCounterX[4]~18, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[4] , inst10|r_INCounterX[4], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[5]~20 , inst10|r_INCounterX[5]~20, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[5] , inst10|r_INCounterX[5], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[6]~22 , inst10|r_INCounterX[6]~22, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[6] , inst10|r_INCounterX[6], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~4 , inst10|r_highestDotCount~4, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[7]~24 , inst10|r_INCounterX[7]~24, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[7] , inst10|r_INCounterX[7], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[8]~26 , inst10|r_INCounterX[8]~26, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[8] , inst10|r_INCounterX[8], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[9]~28 , inst10|r_INCounterX[9]~28, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterX[9] , inst10|r_INCounterX[9], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~0 , inst10|r_highestDotCount~0, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[9] , inst10|r_highestDotCount[9], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~2 , inst10|r_highestDotCount~2, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[8] , inst10|r_highestDotCount[8], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~3 , inst10|r_highestDotCount~3, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[7] , inst10|r_highestDotCount[7], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~5 , inst10|r_highestDotCount~5, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[5] , inst10|r_highestDotCount[5], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~6 , inst10|r_highestDotCount~6, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[4] , inst10|r_highestDotCount[4], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~7 , inst10|r_highestDotCount~7, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[3] , inst10|r_highestDotCount[3], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~8 , inst10|r_highestDotCount~8, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[2] , inst10|r_highestDotCount[2], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~9 , inst10|r_highestDotCount~9, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[1] , inst10|r_highestDotCount[1], M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount~10 , inst10|r_highestDotCount~10, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[0] , inst10|r_highestDotCount[0], M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~1 , inst10|LessThan4~1, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~3 , inst10|LessThan4~3, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~5 , inst10|LessThan4~5, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~7 , inst10|LessThan4~7, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~9 , inst10|LessThan4~9, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~11 , inst10|LessThan4~11, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~13 , inst10|LessThan4~13, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~15 , inst10|LessThan4~15, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~17 , inst10|LessThan4~17, M4ToVGA_top, 1
instance = comp, \inst10|LessThan4~18 , inst10|LessThan4~18, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[9]~1 , inst10|r_highestDotCount[9]~1, M4ToVGA_top, 1
instance = comp, \inst10|r_highestDotCount[6] , inst10|r_highestDotCount[6], M4ToVGA_top, 1
instance = comp, \inst10|LessThan2~0 , inst10|LessThan2~0, M4ToVGA_top, 1
instance = comp, \inst10|LessThan2~1 , inst10|LessThan2~1, M4ToVGA_top, 1
instance = comp, \inst10|LessThan2~2 , inst10|LessThan2~2, M4ToVGA_top, 1
instance = comp, \inst10|LessThan3~0 , inst10|LessThan3~0, M4ToVGA_top, 1
instance = comp, \inst10|LessThan3~1 , inst10|LessThan3~1, M4ToVGA_top, 1
instance = comp, \inst10|r_screenMode~0 , inst10|r_screenMode~0, M4ToVGA_top, 1
instance = comp, \inst10|r_screenMode , inst10|r_screenMode, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[0]~24 , inst10|r_memCtr[0]~24, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[0] , inst10|r_memCtr[0], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[1]~26 , inst10|r_memCtr[1]~26, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[1] , inst10|r_memCtr[1], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[2]~28 , inst10|r_memCtr[2]~28, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[2] , inst10|r_memCtr[2], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[3]~30 , inst10|r_memCtr[3]~30, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[3] , inst10|r_memCtr[3], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[4]~32 , inst10|r_memCtr[4]~32, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[4] , inst10|r_memCtr[4], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[5]~34 , inst10|r_memCtr[5]~34, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[5] , inst10|r_memCtr[5], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[6]~36 , inst10|r_memCtr[6]~36, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[6] , inst10|r_memCtr[6], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[7]~38 , inst10|r_memCtr[7]~38, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[7] , inst10|r_memCtr[7], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[8]~40 , inst10|r_memCtr[8]~40, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[8] , inst10|r_memCtr[8], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[9]~42 , inst10|r_memCtr[9]~42, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[9] , inst10|r_memCtr[9], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[10]~44 , inst10|r_memCtr[10]~44, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[10] , inst10|r_memCtr[10], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[11]~46 , inst10|r_memCtr[11]~46, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[11] , inst10|r_memCtr[11], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[12]~48 , inst10|r_memCtr[12]~48, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[12] , inst10|r_memCtr[12], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[13]~50 , inst10|r_memCtr[13]~50, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[13] , inst10|r_memCtr[13], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[14]~52 , inst10|r_memCtr[14]~52, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[14] , inst10|r_memCtr[14], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[15]~54 , inst10|r_memCtr[15]~54, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[15] , inst10|r_memCtr[15], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[16]~56 , inst10|r_memCtr[16]~56, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[16] , inst10|r_memCtr[16], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[17]~58 , inst10|r_memCtr[17]~58, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[17] , inst10|r_memCtr[17], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[18]~60 , inst10|r_memCtr[18]~60, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[18] , inst10|r_memCtr[18], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[19]~62 , inst10|r_memCtr[19]~62, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[19] , inst10|r_memCtr[19], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[20]~64 , inst10|r_memCtr[20]~64, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[20] , inst10|r_memCtr[20], M4ToVGA_top, 1
instance = comp, \inst10|r_state_reg~6 , inst10|r_state_reg~6, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[21]~66 , inst10|r_memCtr[21]~66, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[21] , inst10|r_memCtr[21], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[22]~68 , inst10|r_memCtr[22]~68, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[22] , inst10|r_memCtr[22], M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[23]~70 , inst10|r_memCtr[23]~70, M4ToVGA_top, 1
instance = comp, \inst10|r_memCtr[23] , inst10|r_memCtr[23], M4ToVGA_top, 1
instance = comp, \inst10|r_state_reg~7 , inst10|r_state_reg~7, M4ToVGA_top, 1
instance = comp, \inst10|r_state_reg~8 , inst10|r_state_reg~8, M4ToVGA_top, 1
instance = comp, \inst10|r_state_reg~9 , inst10|r_state_reg~9, M4ToVGA_top, 1
instance = comp, \inst10|r_state_reg~10 , inst10|r_state_reg~10, M4ToVGA_top, 1
instance = comp, \inst10|r_state_reg~11 , inst10|r_state_reg~11, M4ToVGA_top, 1
instance = comp, \inst10|r_state_reg.c_MEMCLEAR , inst10|r_state_reg.c_MEMCLEAR, M4ToVGA_top, 1
instance = comp, \inst10|o_leds2~0 , inst10|o_leds2~0, M4ToVGA_top, 1
instance = comp, \inst10|o_leds2 , inst10|o_leds2, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[20]~feeder , inst10|r_ledsreg[20]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[20] , inst10|r_ledsreg[20], M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[0]~0 , inst10|r_ledsreg[0]~0, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[0] , inst10|r_ledsreg[0], M4ToVGA_top, 1
instance = comp, \inst10|Add2~0 , inst10|Add2~0, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[1] , inst10|r_ledsreg[1], M4ToVGA_top, 1
instance = comp, \inst10|Add2~2 , inst10|Add2~2, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[2] , inst10|r_ledsreg[2], M4ToVGA_top, 1
instance = comp, \inst10|Add2~4 , inst10|Add2~4, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[3] , inst10|r_ledsreg[3], M4ToVGA_top, 1
instance = comp, \inst10|Add2~6 , inst10|Add2~6, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[4] , inst10|r_ledsreg[4], M4ToVGA_top, 1
instance = comp, \inst10|Add2~8 , inst10|Add2~8, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[5] , inst10|r_ledsreg[5], M4ToVGA_top, 1
instance = comp, \inst10|Add2~10 , inst10|Add2~10, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[6] , inst10|r_ledsreg[6], M4ToVGA_top, 1
instance = comp, \inst10|Add2~12 , inst10|Add2~12, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[7] , inst10|r_ledsreg[7], M4ToVGA_top, 1
instance = comp, \inst10|Add2~14 , inst10|Add2~14, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[8] , inst10|r_ledsreg[8], M4ToVGA_top, 1
instance = comp, \inst10|Add2~16 , inst10|Add2~16, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[9] , inst10|r_ledsreg[9], M4ToVGA_top, 1
instance = comp, \inst10|Add2~18 , inst10|Add2~18, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[10] , inst10|r_ledsreg[10], M4ToVGA_top, 1
instance = comp, \inst10|Add2~20 , inst10|Add2~20, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[11] , inst10|r_ledsreg[11], M4ToVGA_top, 1
instance = comp, \inst10|Add2~22 , inst10|Add2~22, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[12] , inst10|r_ledsreg[12], M4ToVGA_top, 1
instance = comp, \inst10|Add2~24 , inst10|Add2~24, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[13] , inst10|r_ledsreg[13], M4ToVGA_top, 1
instance = comp, \inst10|Add2~26 , inst10|Add2~26, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[14] , inst10|r_ledsreg[14], M4ToVGA_top, 1
instance = comp, \inst10|Add2~28 , inst10|Add2~28, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[15] , inst10|r_ledsreg[15], M4ToVGA_top, 1
instance = comp, \inst10|Add2~30 , inst10|Add2~30, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[16] , inst10|r_ledsreg[16], M4ToVGA_top, 1
instance = comp, \inst10|Add2~32 , inst10|Add2~32, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[17] , inst10|r_ledsreg[17], M4ToVGA_top, 1
instance = comp, \inst10|Add2~34 , inst10|Add2~34, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[18] , inst10|r_ledsreg[18], M4ToVGA_top, 1
instance = comp, \inst10|Add2~36 , inst10|Add2~36, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[19] , inst10|r_ledsreg[19], M4ToVGA_top, 1
instance = comp, \inst10|Add2~38 , inst10|Add2~38, M4ToVGA_top, 1
instance = comp, \inst10|o_leds3 , inst10|o_leds3, M4ToVGA_top, 1
instance = comp, \inst10|r_ledsreg[20]~clkctrl , inst10|r_ledsreg[20]~clkctrl, M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr~2 , inst10|r_kitctr~2, M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr[1] , inst10|r_kitctr[1], M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr~0 , inst10|r_kitctr~0, M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr[3] , inst10|r_kitctr[3], M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr~1 , inst10|r_kitctr~1, M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr[0] , inst10|r_kitctr[0], M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr~3 , inst10|r_kitctr~3, M4ToVGA_top, 1
instance = comp, \inst10|r_kitctr[2] , inst10|r_kitctr[2], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~0 , inst10|ShiftLeft0~0, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[9] , inst10|o_outputLEDA[9], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~1 , inst10|ShiftLeft0~1, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[8] , inst10|o_outputLEDA[8], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~2 , inst10|ShiftLeft0~2, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[7] , inst10|o_outputLEDA[7], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~3 , inst10|ShiftLeft0~3, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[6] , inst10|o_outputLEDA[6], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~4 , inst10|ShiftLeft0~4, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[5] , inst10|o_outputLEDA[5], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~5 , inst10|ShiftLeft0~5, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[4] , inst10|o_outputLEDA[4], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~6 , inst10|ShiftLeft0~6, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[3] , inst10|o_outputLEDA[3], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~7 , inst10|ShiftLeft0~7, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[2] , inst10|o_outputLEDA[2], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~8 , inst10|ShiftLeft0~8, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[1] , inst10|o_outputLEDA[1], M4ToVGA_top, 1
instance = comp, \inst10|ShiftLeft0~9 , inst10|ShiftLeft0~9, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDA[0] , inst10|o_outputLEDA[0], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[9] , inst10|o_outputLEDB[9], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[8]~feeder , inst10|o_outputLEDB[8]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[8] , inst10|o_outputLEDB[8], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[7]~feeder , inst10|o_outputLEDB[7]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[7] , inst10|o_outputLEDB[7], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[6] , inst10|o_outputLEDB[6], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[5]~feeder , inst10|o_outputLEDB[5]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[5] , inst10|o_outputLEDB[5], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[4] , inst10|o_outputLEDB[4], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[3]~feeder , inst10|o_outputLEDB[3]~feeder, M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[3] , inst10|o_outputLEDB[3], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[2] , inst10|o_outputLEDB[2], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[1] , inst10|o_outputLEDB[1], M4ToVGA_top, 1
instance = comp, \inst10|o_outputLEDB[0] , inst10|o_outputLEDB[0], M4ToVGA_top, 1
instance = comp, \inst2|Equal2~1 , inst2|Equal2~1, M4ToVGA_top, 1
instance = comp, \inst2|LessThan4~0 , inst2|LessThan4~0, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~0 , inst2|drawLogo~0, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~1 , inst2|drawLogo~1, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|_~0 , inst2|Mult0|mult_core|_~0, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~2 , inst2|drawLogo~2, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~3 , inst2|drawLogo~3, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~5 , inst2|drawLogo~5, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~4 , inst2|drawLogo~4, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~0 , inst2|o_vb~0, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~6 , inst2|drawLogo~6, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~7 , inst2|drawLogo~7, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~2 , inst2|o_vb~2, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~0 , inst2|o_vr~0, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~1 , inst2|o_vr~1, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~8 , inst2|drawLogo~8, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~15 , inst2|o_raddr[0]~15, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~3 , inst2|o_vb~3, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~9 , inst2|drawLogo~9, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~4 , inst2|o_vb~4, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[0]~93 , inst2|r_clkCtr[0]~93, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[0] , inst2|r_clkCtr[0], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[1]~31 , inst2|r_clkCtr[1]~31, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[1] , inst2|r_clkCtr[1], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[2]~33 , inst2|r_clkCtr[2]~33, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[2] , inst2|r_clkCtr[2], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[3]~35 , inst2|r_clkCtr[3]~35, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[3] , inst2|r_clkCtr[3], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[4]~37 , inst2|r_clkCtr[4]~37, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[4] , inst2|r_clkCtr[4], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[5]~39 , inst2|r_clkCtr[5]~39, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[5] , inst2|r_clkCtr[5], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[6]~41 , inst2|r_clkCtr[6]~41, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[6] , inst2|r_clkCtr[6], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[7]~43 , inst2|r_clkCtr[7]~43, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[7] , inst2|r_clkCtr[7], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[8]~45 , inst2|r_clkCtr[8]~45, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[8] , inst2|r_clkCtr[8], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[9]~47 , inst2|r_clkCtr[9]~47, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[9] , inst2|r_clkCtr[9], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[10]~49 , inst2|r_clkCtr[10]~49, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[10] , inst2|r_clkCtr[10], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[11]~51 , inst2|r_clkCtr[11]~51, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[11] , inst2|r_clkCtr[11], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[12]~53 , inst2|r_clkCtr[12]~53, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[12] , inst2|r_clkCtr[12], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[13]~55 , inst2|r_clkCtr[13]~55, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[13] , inst2|r_clkCtr[13], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[14]~57 , inst2|r_clkCtr[14]~57, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[14] , inst2|r_clkCtr[14], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[15]~59 , inst2|r_clkCtr[15]~59, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[15] , inst2|r_clkCtr[15], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[16]~61 , inst2|r_clkCtr[16]~61, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[16] , inst2|r_clkCtr[16], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[17]~63 , inst2|r_clkCtr[17]~63, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[17] , inst2|r_clkCtr[17], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[18]~65 , inst2|r_clkCtr[18]~65, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[18] , inst2|r_clkCtr[18], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[19]~67 , inst2|r_clkCtr[19]~67, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[19] , inst2|r_clkCtr[19], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[20]~69 , inst2|r_clkCtr[20]~69, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[20] , inst2|r_clkCtr[20], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[21]~71 , inst2|r_clkCtr[21]~71, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[21] , inst2|r_clkCtr[21], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[22]~73 , inst2|r_clkCtr[22]~73, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[22] , inst2|r_clkCtr[22], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[23]~75 , inst2|r_clkCtr[23]~75, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[23] , inst2|r_clkCtr[23], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[24]~77 , inst2|r_clkCtr[24]~77, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[24] , inst2|r_clkCtr[24], M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~9 , inst2|r_bShowLogo~9, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[25]~79 , inst2|r_clkCtr[25]~79, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[25] , inst2|r_clkCtr[25], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[26]~81 , inst2|r_clkCtr[26]~81, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[26] , inst2|r_clkCtr[26], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[27]~83 , inst2|r_clkCtr[27]~83, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[27] , inst2|r_clkCtr[27], M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~10 , inst2|r_bShowLogo~10, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~3 , inst2|r_bShowLogo~3, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~4 , inst2|r_bShowLogo~4, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~5 , inst2|r_bShowLogo~5, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~2 , inst2|r_bShowLogo~2, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~6 , inst2|r_bShowLogo~6, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~7 , inst2|r_bShowLogo~7, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~1 , inst2|r_bShowLogo~1, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~8 , inst2|r_bShowLogo~8, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[28]~85 , inst2|r_clkCtr[28]~85, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[28] , inst2|r_clkCtr[28], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[29]~87 , inst2|r_clkCtr[29]~87, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[29] , inst2|r_clkCtr[29], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[30]~89 , inst2|r_clkCtr[30]~89, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[30] , inst2|r_clkCtr[30], M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[31]~91 , inst2|r_clkCtr[31]~91, M4ToVGA_top, 1
instance = comp, \inst2|r_clkCtr[31] , inst2|r_clkCtr[31], M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~0 , inst2|r_bShowLogo~0, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo~11 , inst2|r_bShowLogo~11, M4ToVGA_top, 1
instance = comp, \inst2|r_bShowLogo , inst2|r_bShowLogo, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~53 , inst2|o_vb[1]~53, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_inDisplayArea~0 , inst2|hvsync|o_inDisplayArea~0, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_inDisplayArea~1 , inst2|hvsync|o_inDisplayArea~1, M4ToVGA_top, 1
instance = comp, \inst2|hvsync|o_inDisplayArea , inst2|hvsync|o_inDisplayArea, M4ToVGA_top, 1
instance = comp, \inst2|Equal2~3 , inst2|Equal2~3, M4ToVGA_top, 1
instance = comp, \inst2|Equal2~4 , inst2|Equal2~4, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb~10 , inst2|r_logo_rgb~10, M4ToVGA_top, 1
instance = comp, \inst2|Equal1~1 , inst2|Equal1~1, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[1]~4 , inst2|r_logo_rgb[1]~4, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[0]~_wirecell , inst2|r_logo_rgb[0]~_wirecell, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[0]~25 , inst2|r_QSecCtr[0]~25, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[0] , inst2|r_QSecCtr[0], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[1]~27 , inst2|r_QSecCtr[1]~27, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[1] , inst2|r_QSecCtr[1], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[2]~29 , inst2|r_QSecCtr[2]~29, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[2] , inst2|r_QSecCtr[2], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[3]~31 , inst2|r_QSecCtr[3]~31, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[3] , inst2|r_QSecCtr[3], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[4]~33 , inst2|r_QSecCtr[4]~33, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[4] , inst2|r_QSecCtr[4], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[5]~35 , inst2|r_QSecCtr[5]~35, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[5] , inst2|r_QSecCtr[5], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[6]~37 , inst2|r_QSecCtr[6]~37, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[6] , inst2|r_QSecCtr[6], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[7]~39 , inst2|r_QSecCtr[7]~39, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[7] , inst2|r_QSecCtr[7], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[8]~41 , inst2|r_QSecCtr[8]~41, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[8] , inst2|r_QSecCtr[8], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[9]~43 , inst2|r_QSecCtr[9]~43, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[9] , inst2|r_QSecCtr[9], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[10]~45 , inst2|r_QSecCtr[10]~45, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[10] , inst2|r_QSecCtr[10], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[11]~47 , inst2|r_QSecCtr[11]~47, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[11] , inst2|r_QSecCtr[11], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[12]~49 , inst2|r_QSecCtr[12]~49, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[12] , inst2|r_QSecCtr[12], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[13]~51 , inst2|r_QSecCtr[13]~51, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[13] , inst2|r_QSecCtr[13], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[14]~53 , inst2|r_QSecCtr[14]~53, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[14] , inst2|r_QSecCtr[14], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[15]~55 , inst2|r_QSecCtr[15]~55, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[15] , inst2|r_QSecCtr[15], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[16]~57 , inst2|r_QSecCtr[16]~57, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[16] , inst2|r_QSecCtr[16], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[17]~59 , inst2|r_QSecCtr[17]~59, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[17] , inst2|r_QSecCtr[17], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[18]~61 , inst2|r_QSecCtr[18]~61, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[18] , inst2|r_QSecCtr[18], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[19]~63 , inst2|r_QSecCtr[19]~63, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[19] , inst2|r_QSecCtr[19], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[20]~65 , inst2|r_QSecCtr[20]~65, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[20] , inst2|r_QSecCtr[20], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[21]~67 , inst2|r_QSecCtr[21]~67, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[21] , inst2|r_QSecCtr[21], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[22]~69 , inst2|r_QSecCtr[22]~69, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[22] , inst2|r_QSecCtr[22], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[23]~71 , inst2|r_QSecCtr[23]~71, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[23] , inst2|r_QSecCtr[23], M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[24]~73 , inst2|r_QSecCtr[24]~73, M4ToVGA_top, 1
instance = comp, \inst2|r_QSecCtr[24] , inst2|r_QSecCtr[24], M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~1 , inst2|LessThan1~1, M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~0 , inst2|LessThan1~0, M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~2 , inst2|LessThan1~2, M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~3 , inst2|LessThan1~3, M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~5 , inst2|LessThan1~5, M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~4 , inst2|LessThan1~4, M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~6 , inst2|LessThan1~6, M4ToVGA_top, 1
instance = comp, \inst2|LessThan1~7 , inst2|LessThan1~7, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb~11 , inst2|r_logo_rgb~11, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[1] , inst2|r_logo_rgb[1], M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[3]~2 , inst2|r_logo_rgb[3]~2, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[3] , inst2|r_logo_rgb[3], M4ToVGA_top, 1
instance = comp, \inst2|Equal1~0 , inst2|Equal1~0, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb~13 , inst2|r_logo_rgb~13, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb~14 , inst2|r_logo_rgb~14, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb~9 , inst2|r_logo_rgb~9, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb~12 , inst2|r_logo_rgb~12, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[0] , inst2|r_logo_rgb[0], M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[2]~3 , inst2|r_logo_rgb[2]~3, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[2] , inst2|r_logo_rgb[2], M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[4]~0 , inst2|r_logo_rgb[4]~0, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[4] , inst2|r_logo_rgb[4], M4ToVGA_top, 1
instance = comp, \inst2|o_vb~55 , inst2|o_vb~55, M4ToVGA_top, 1
instance = comp, \FG_B1~input , FG_B1~input, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_b1_ff1 , inst2|r_fg_b1_ff1, M4ToVGA_top, 1
instance = comp, \BG_B0~input , BG_B0~input, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_b0_ff1 , inst2|r_bg_b0_ff1, M4ToVGA_top, 1
instance = comp, \BG_B1~input , BG_B1~input, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_b1_ff1 , inst2|r_bg_b1_ff1, M4ToVGA_top, 1
instance = comp, \FG_B0~input , FG_B0~input, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_b0_ff1~feeder , inst2|r_fg_b0_ff1~feeder, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_b0_ff1 , inst2|r_fg_b0_ff1, M4ToVGA_top, 1
instance = comp, \inst2|Equal0~2 , inst2|Equal0~2, M4ToVGA_top, 1
instance = comp, \FG_R0~input , FG_R0~input, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r0_ff1~feeder , inst2|r_fg_r0_ff1~feeder, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r0_ff1 , inst2|r_fg_r0_ff1, M4ToVGA_top, 1
instance = comp, \FG_R1~input , FG_R1~input, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r1_ff1~feeder , inst2|r_fg_r1_ff1~feeder, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r1_ff1 , inst2|r_fg_r1_ff1, M4ToVGA_top, 1
instance = comp, \BG_R1~input , BG_R1~input, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_r1_ff1 , inst2|r_bg_r1_ff1, M4ToVGA_top, 1
instance = comp, \BG_R0~input , BG_R0~input, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_r0_ff1 , inst2|r_bg_r0_ff1, M4ToVGA_top, 1
instance = comp, \inst2|Equal0~0 , inst2|Equal0~0, M4ToVGA_top, 1
instance = comp, \BG_G1~input , BG_G1~input, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g1_ff1~feeder , inst2|r_bg_g1_ff1~feeder, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g1_ff1 , inst2|r_bg_g1_ff1, M4ToVGA_top, 1
instance = comp, \FG_G0~input , FG_G0~input, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_g0_ff1~feeder , inst2|r_fg_g0_ff1~feeder, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_g0_ff1 , inst2|r_fg_g0_ff1, M4ToVGA_top, 1
instance = comp, \FG_G1~input , FG_G1~input, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_g1_ff1 , inst2|r_fg_g1_ff1, M4ToVGA_top, 1
instance = comp, \BG_G0~input , BG_G0~input, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g0_ff1~feeder , inst2|r_bg_g0_ff1~feeder, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g0_ff1 , inst2|r_bg_g0_ff1, M4ToVGA_top, 1
instance = comp, \inst2|Equal0~1 , inst2|Equal0~1, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_b1_ff2~0 , inst2|r_bg_b1_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_b1_ff2 , inst2|r_bg_b1_ff2, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_b1_ff2~0 , inst2|r_fg_b1_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_b1_ff2 , inst2|r_fg_b1_ff2, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][12]~9 , inst2|Mult0|mult_core|romout[1][12]~9, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][11]~8 , inst2|Mult0|mult_core|romout[1][11]~8, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][10]~0 , inst2|Mult0|mult_core|romout[1][10]~0, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[0][13]~2 , inst2|Mult0|mult_core|romout[0][13]~2, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][9]~1 , inst2|Mult0|mult_core|romout[1][9]~1, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][8]~3 , inst2|Mult0|mult_core|romout[1][8]~3, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[0][12] , inst2|Mult0|mult_core|romout[0][12], M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[0][11]~4 , inst2|Mult0|mult_core|romout[0][11]~4, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[0][10]~5 , inst2|Mult0|mult_core|romout[0][10]~5, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[0][9]~6 , inst2|Mult0|mult_core|romout[0][9]~6, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[0][8]~7 , inst2|Mult0|mult_core|romout[0][8]~7, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[5]~16 , inst2|o_raddr[5]~16, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[6]~18 , inst2|o_raddr[6]~18, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[7]~20 , inst2|o_raddr[7]~20, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[8]~22 , inst2|o_raddr[8]~22, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[9]~24 , inst2|o_raddr[9]~24, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[10]~26 , inst2|o_raddr[10]~26, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[11]~28 , inst2|o_raddr[11]~28, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[12]~30 , inst2|o_raddr[12]~30, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[13]~32 , inst2|o_raddr[13]~32, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[14]~34 , inst2|o_raddr[14]~34, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[15]~48 , inst2|o_raddr[15]~48, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[16]~50 , inst2|o_raddr[16]~50, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[13]~36 , inst2|o_raddr[13]~36, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~2 , inst2|Mux5~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~0 , inst2|Mux5~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~1 , inst2|Mux5~1, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~33 , inst2|o_vb[1]~33, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~34 , inst2|o_vb[1]~34, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~16 , inst2|drawLogo~16, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~17 , inst2|drawLogo~17, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~5 , inst2|Mux5~5, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~4 , inst2|Mux5~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~6 , inst2|Mux5~6, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~7 , inst2|Mux5~7, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~3 , inst2|Mux5~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux5~8 , inst2|Mux5~8, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~35 , inst2|o_vb[1]~35, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~18 , inst2|drawLogo~18, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~5 , inst2|Mux4~5, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~3 , inst2|Mux4~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~4 , inst2|Mux4~4, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~38 , inst2|o_vb[1]~38, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~39 , inst2|o_vb[1]~39, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~1 , inst2|Mux4~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~6 , inst2|Mux4~6, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~7 , inst2|Mux4~7, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~0 , inst2|Mux4~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux4~2 , inst2|Mux4~2, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~40 , inst2|o_vb[1]~40, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~12 , inst2|drawLogo~12, M4ToVGA_top, 1
instance = comp, \inst2|Mux3~1 , inst2|Mux3~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux3~2 , inst2|Mux3~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux3~3 , inst2|Mux3~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux3~4 , inst2|Mux3~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux3~0 , inst2|Mux3~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux3~5 , inst2|Mux3~5, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~17 , inst2|o_vb[1]~17, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~68 , inst2|o_vb[1]~68, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~69 , inst2|o_vb[1]~69, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~18 , inst2|o_vb[1]~18, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~19 , inst2|o_vb[1]~19, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~45 , inst2|o_raddr[0]~45, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~65 , inst2|o_vb~65, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~46 , inst2|o_raddr[0]~46, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~37 , inst2|o_raddr[0]~37, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~14 , inst2|drawLogo~14, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~32 , inst2|o_vb[1]~32, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~8 , inst2|Mux9~8, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~7 , inst2|Mux9~7, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~9 , inst2|Mux9~9, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~10 , inst2|Mux9~10, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~6 , inst2|Mux9~6, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~11 , inst2|Mux9~11, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~48 , inst2|o_vb[1]~48, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~2 , inst2|Mux9~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~0 , inst2|Mux9~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~3 , inst2|Mux9~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~4 , inst2|Mux9~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~1 , inst2|Mux9~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux9~5 , inst2|Mux9~5, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~47 , inst2|o_vb[1]~47, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~64 , inst2|o_vb[1]~64, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~20 , inst2|drawLogo~20, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~1 , inst2|Mux12~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~2 , inst2|Mux12~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~3 , inst2|Mux12~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~0 , inst2|Mux12~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~4 , inst2|Mux12~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~9 , inst2|Mux12~9, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~5 , inst2|Mux12~5, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~7 , inst2|Mux12~7, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~6 , inst2|Mux12~6, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~8 , inst2|Mux12~8, M4ToVGA_top, 1
instance = comp, \inst2|Mux12~10 , inst2|Mux12~10, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~46 , inst2|o_vb[1]~46, M4ToVGA_top, 1
instance = comp, \inst2|Mux11~5 , inst2|Mux11~5, M4ToVGA_top, 1
instance = comp, \inst2|Mux11~2 , inst2|Mux11~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux11~3 , inst2|Mux11~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux11~4 , inst2|Mux11~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux11~1 , inst2|Mux11~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux11~6 , inst2|Mux11~6, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~19 , inst2|drawLogo~19, M4ToVGA_top, 1
instance = comp, \inst2|Mux11~0 , inst2|Mux11~0, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~43 , inst2|o_vb[1]~43, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~44 , inst2|o_vb[1]~44, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~38 , inst2|o_raddr[0]~38, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~39 , inst2|o_raddr[0]~39, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~40 , inst2|o_raddr[0]~40, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~22 , inst2|drawLogo~22, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~4 , inst2|Mux10~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~1 , inst2|Mux10~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~2 , inst2|Mux10~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~3 , inst2|Mux10~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~0 , inst2|Mux10~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~5 , inst2|Mux10~5, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~10 , inst2|Mux10~10, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~6 , inst2|Mux10~6, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~8 , inst2|Mux10~8, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~7 , inst2|Mux10~7, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~9 , inst2|Mux10~9, M4ToVGA_top, 1
instance = comp, \inst2|Mux10~11 , inst2|Mux10~11, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~50 , inst2|o_vb[1]~50, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~54 , inst2|o_raddr[0]~54, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~15 , inst2|drawLogo~15, M4ToVGA_top, 1
instance = comp, \inst2|Mux7~2 , inst2|Mux7~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux7~0 , inst2|Mux7~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux7~1 , inst2|Mux7~1, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~20 , inst2|o_vb[1]~20, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~24 , inst2|o_vb[1]~24, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~25 , inst2|o_vb[1]~25, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~28 , inst2|o_vb[1]~28, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~29 , inst2|o_vb[1]~29, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~30 , inst2|o_vb[1]~30, M4ToVGA_top, 1
instance = comp, \inst2|Mux8~0 , inst2|Mux8~0, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~27 , inst2|o_vb[1]~27, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~31 , inst2|o_vb[1]~31, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~41 , inst2|o_raddr[0]~41, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~42 , inst2|o_raddr[0]~42, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~11 , inst2|drawLogo~11, M4ToVGA_top, 1
instance = comp, \inst2|Mux1~3 , inst2|Mux1~3, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~7 , inst2|o_vb[1]~7, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~8 , inst2|o_vb[1]~8, M4ToVGA_top, 1
instance = comp, \inst2|Mux1~4 , inst2|Mux1~4, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~9 , inst2|o_vb[1]~9, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~10 , inst2|drawLogo~10, M4ToVGA_top, 1
instance = comp, \inst2|Mux1~0 , inst2|Mux1~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux1~1 , inst2|Mux1~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux1~5 , inst2|Mux1~5, M4ToVGA_top, 1
instance = comp, \inst2|Mux1~6 , inst2|Mux1~6, M4ToVGA_top, 1
instance = comp, \inst2|Mux1~2 , inst2|Mux1~2, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~10 , inst2|o_vb[1]~10, M4ToVGA_top, 1
instance = comp, \inst2|Equal2~2 , inst2|Equal2~2, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~66 , inst2|o_vb[1]~66, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~67 , inst2|o_vb[1]~67, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~21 , inst2|o_vb[1]~21, M4ToVGA_top, 1
instance = comp, \inst2|Mux2~2 , inst2|Mux2~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux2~1 , inst2|Mux2~1, M4ToVGA_top, 1
instance = comp, \inst2|Mux2~3 , inst2|Mux2~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux2~4 , inst2|Mux2~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux2~0 , inst2|Mux2~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux2~5 , inst2|Mux2~5, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~13 , inst2|drawLogo~13, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~22 , inst2|o_vb[1]~22, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~12 , inst2|o_vb[1]~12, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~0 , inst2|Mux0~0, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~1 , inst2|Mux0~1, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~11 , inst2|o_vb[1]~11, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~13 , inst2|o_vb[1]~13, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~3 , inst2|Mux0~3, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~4 , inst2|Mux0~4, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~5 , inst2|Mux0~5, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~2 , inst2|Mux0~2, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~6 , inst2|Mux0~6, M4ToVGA_top, 1
instance = comp, \inst2|Mux0~7 , inst2|Mux0~7, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~14 , inst2|o_vb[1]~14, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~43 , inst2|o_raddr[0]~43, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0]~44 , inst2|o_raddr[0]~44, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[13]~47 , inst2|o_raddr[13]~47, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[16] , inst2|o_raddr[16], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|address_reg_b[3] , inst1|altsyncram_component|auto_generated|address_reg_b[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder , inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|out_address_reg_b[3] , inst1|altsyncram_component|auto_generated|out_address_reg_b[3], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[15] , inst2|o_raddr[15], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder , inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|address_reg_b[2] , inst1|altsyncram_component|auto_generated|address_reg_b[2], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|out_address_reg_b[2] , inst1|altsyncram_component|auto_generated|out_address_reg_b[2], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[14] , inst2|o_raddr[14], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|address_reg_b[1] , inst1|altsyncram_component|auto_generated|address_reg_b[1], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|out_address_reg_b[1] , inst1|altsyncram_component|auto_generated|out_address_reg_b[1], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[0]~10 , inst10|r_INCounterY[0]~10, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~1 , inst10|o_waddr~1, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[0] , inst10|r_INCounterY[0], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[1]~12 , inst10|r_INCounterY[1]~12, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[1] , inst10|r_INCounterY[1], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[2]~14 , inst10|r_INCounterY[2]~14, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[2] , inst10|r_INCounterY[2], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[3]~16 , inst10|r_INCounterY[3]~16, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[3] , inst10|r_INCounterY[3], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[4]~18 , inst10|r_INCounterY[4]~18, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[4] , inst10|r_INCounterY[4], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[5]~20 , inst10|r_INCounterY[5]~20, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[5] , inst10|r_INCounterY[5], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[6]~22 , inst10|r_INCounterY[6]~22, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[6] , inst10|r_INCounterY[6], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[7]~24 , inst10|r_INCounterY[7]~24, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[7] , inst10|r_INCounterY[7], M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[8]~26 , inst10|r_INCounterY[8]~26, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[8] , inst10|r_INCounterY[8], M4ToVGA_top, 1
instance = comp, \inst10|Add6~0 , inst10|Add6~0, M4ToVGA_top, 1
instance = comp, \inst10|Add6~2 , inst10|Add6~2, M4ToVGA_top, 1
instance = comp, \inst10|Add6~4 , inst10|Add6~4, M4ToVGA_top, 1
instance = comp, \inst10|Add6~6 , inst10|Add6~6, M4ToVGA_top, 1
instance = comp, \inst10|Add6~8 , inst10|Add6~8, M4ToVGA_top, 1
instance = comp, \inst10|Add6~10 , inst10|Add6~10, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[9]~28 , inst10|r_INCounterY[9]~28, M4ToVGA_top, 1
instance = comp, \inst10|r_INCounterY[9] , inst10|r_INCounterY[9], M4ToVGA_top, 1
instance = comp, \inst10|Add6~12 , inst10|Add6~12, M4ToVGA_top, 1
instance = comp, \inst10|Add6~14 , inst10|Add6~14, M4ToVGA_top, 1
instance = comp, \inst10|Mult1|auto_generated|mac_mult1 , inst10|Mult1|auto_generated|mac_mult1, M4ToVGA_top, 1
instance = comp, \inst10|Mult1|auto_generated|mac_out2 , inst10|Mult1|auto_generated|mac_out2, M4ToVGA_top, 1
instance = comp, \inst10|Add7~0 , inst10|Add7~0, M4ToVGA_top, 1
instance = comp, \inst10|Add7~2 , inst10|Add7~2, M4ToVGA_top, 1
instance = comp, \inst10|Add7~4 , inst10|Add7~4, M4ToVGA_top, 1
instance = comp, \inst10|Add7~6 , inst10|Add7~6, M4ToVGA_top, 1
instance = comp, \inst10|Add7~8 , inst10|Add7~8, M4ToVGA_top, 1
instance = comp, \inst10|Add7~10 , inst10|Add7~10, M4ToVGA_top, 1
instance = comp, \inst10|Add7~12 , inst10|Add7~12, M4ToVGA_top, 1
instance = comp, \inst10|Add7~14 , inst10|Add7~14, M4ToVGA_top, 1
instance = comp, \inst10|Add7~16 , inst10|Add7~16, M4ToVGA_top, 1
instance = comp, \inst10|Add7~18 , inst10|Add7~18, M4ToVGA_top, 1
instance = comp, \inst10|Add7~20 , inst10|Add7~20, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[1]~17 , inst10|r_calc[1]~17, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[2]~19 , inst10|r_calc[2]~19, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[3]~21 , inst10|r_calc[3]~21, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[4]~23 , inst10|r_calc[4]~23, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[5]~25 , inst10|r_calc[5]~25, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[6]~27 , inst10|r_calc[6]~27, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[7]~29 , inst10|r_calc[7]~29, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[8]~31 , inst10|r_calc[8]~31, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[9]~33 , inst10|r_calc[9]~33, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[10]~35 , inst10|r_calc[10]~35, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[11]~37 , inst10|r_calc[11]~37, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[12]~39 , inst10|r_calc[12]~39, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[13]~41 , inst10|r_calc[13]~41, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[14]~43 , inst10|r_calc[14]~43, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[15]~45 , inst10|r_calc[15]~45, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[1][11]~1 , inst10|Mult0|mult_core|romout[1][11]~1, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[1][10]~2 , inst10|Mult0|mult_core|romout[1][10]~2, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[0][13]~4 , inst10|Mult0|mult_core|romout[0][13]~4, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[1][9]~3 , inst10|Mult0|mult_core|romout[1][9]~3, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[0][12] , inst10|Mult0|mult_core|romout[0][12], M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[1][8]~5 , inst10|Mult0|mult_core|romout[1][8]~5, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[0][11]~6 , inst10|Mult0|mult_core|romout[0][11]~6, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[0][10]~7 , inst10|Mult0|mult_core|romout[0][10]~7, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[0][9]~8 , inst10|Mult0|mult_core|romout[0][9]~8, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[0][8]~9 , inst10|Mult0|mult_core|romout[0][8]~9, M4ToVGA_top, 1
instance = comp, \inst10|Add4~0 , inst10|Add4~0, M4ToVGA_top, 1
instance = comp, \inst10|Add4~2 , inst10|Add4~2, M4ToVGA_top, 1
instance = comp, \inst10|Add4~4 , inst10|Add4~4, M4ToVGA_top, 1
instance = comp, \inst10|Add4~6 , inst10|Add4~6, M4ToVGA_top, 1
instance = comp, \inst10|Add4~8 , inst10|Add4~8, M4ToVGA_top, 1
instance = comp, \inst10|Add4~10 , inst10|Add4~10, M4ToVGA_top, 1
instance = comp, \inst10|Add4~12 , inst10|Add4~12, M4ToVGA_top, 1
instance = comp, \inst10|Add4~14 , inst10|Add4~14, M4ToVGA_top, 1
instance = comp, \inst10|Add4~16 , inst10|Add4~16, M4ToVGA_top, 1
instance = comp, \inst10|Add4~18 , inst10|Add4~18, M4ToVGA_top, 1
instance = comp, \inst10|Add4~20 , inst10|Add4~20, M4ToVGA_top, 1
instance = comp, \inst10|Add5~0 , inst10|Add5~0, M4ToVGA_top, 1
instance = comp, \inst10|Add5~2 , inst10|Add5~2, M4ToVGA_top, 1
instance = comp, \inst10|Add5~4 , inst10|Add5~4, M4ToVGA_top, 1
instance = comp, \inst10|Add5~6 , inst10|Add5~6, M4ToVGA_top, 1
instance = comp, \inst10|Add5~8 , inst10|Add5~8, M4ToVGA_top, 1
instance = comp, \inst10|Add5~10 , inst10|Add5~10, M4ToVGA_top, 1
instance = comp, \inst10|Add5~12 , inst10|Add5~12, M4ToVGA_top, 1
instance = comp, \inst10|Add5~14 , inst10|Add5~14, M4ToVGA_top, 1
instance = comp, \inst10|Add5~16 , inst10|Add5~16, M4ToVGA_top, 1
instance = comp, \inst10|Add5~18 , inst10|Add5~18, M4ToVGA_top, 1
instance = comp, \inst10|Add5~20 , inst10|Add5~20, M4ToVGA_top, 1
instance = comp, \inst10|Add5~22 , inst10|Add5~22, M4ToVGA_top, 1
instance = comp, \inst10|LessThan5~0 , inst10|LessThan5~0, M4ToVGA_top, 1
instance = comp, \inst10|LessThan5~1 , inst10|LessThan5~1, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[16]~49 , inst10|r_calc[16]~49, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[16]~50 , inst10|r_calc[16]~50, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[15] , inst10|r_calc[15], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~5 , inst10|o_waddr~5, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[15] , inst10|o_waddr[15], M4ToVGA_top, 1
instance = comp, \inst10|Add7~22 , inst10|Add7~22, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[16]~47 , inst10|r_calc[16]~47, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[1][12]~0 , inst10|Mult0|mult_core|romout[1][12]~0, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, M4ToVGA_top, 1
instance = comp, \inst10|Add4~22 , inst10|Add4~22, M4ToVGA_top, 1
instance = comp, \inst10|Add5~24 , inst10|Add5~24, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[16] , inst10|r_calc[16], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~0 , inst10|o_waddr~0, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[16] , inst10|o_waddr[16], M4ToVGA_top, 1
instance = comp, \inst10|Add7~24 , inst10|Add7~24, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[17]~51 , inst10|r_calc[17]~51, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[1][13]~10 , inst10|Mult0|mult_core|romout[1][13]~10, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|romout[2][9]~11 , inst10|Mult0|mult_core|romout[2][9]~11, M4ToVGA_top, 1
instance = comp, \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, M4ToVGA_top, 1
instance = comp, \inst10|Add4~24 , inst10|Add4~24, M4ToVGA_top, 1
instance = comp, \inst10|Add5~26 , inst10|Add5~26, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[17] , inst10|r_calc[17], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~2 , inst10|o_waddr~2, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[17] , inst10|o_waddr[17], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w[2] , inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w[2], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[13] , inst10|r_calc[13], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~4 , inst10|o_waddr~4, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[13] , inst10|o_waddr[13], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[14] , inst10|r_calc[14], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~3 , inst10|o_waddr~3, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[14] , inst10|o_waddr[14], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode614w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode614w[3], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[13] , inst2|o_raddr[13], M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][13]~10 , inst2|Mult0|mult_core|romout[1][13]~10, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, M4ToVGA_top, 1
instance = comp, \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[17]~52 , inst2|o_raddr[17]~52, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[17] , inst2|o_raddr[17], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w[2] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w[2], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3], M4ToVGA_top, 1
instance = comp, \inst10|r_dot_r2~feeder , inst10|r_dot_r2~feeder, M4ToVGA_top, 1
instance = comp, \m4_video~input , m4_video~input, M4ToVGA_top, 1
instance = comp, \inst10|r_dot_r2 , inst10|r_dot_r2, M4ToVGA_top, 1
instance = comp, \inst10|o_pixel_state~0 , inst10|o_pixel_state~0, M4ToVGA_top, 1
instance = comp, \inst10|o_pixel_state , inst10|o_pixel_state, M4ToVGA_top, 1
instance = comp, \inst10|o_pixel_state~_wirecell , inst10|o_pixel_state~_wirecell, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[0]~53 , inst10|r_calc[0]~53, M4ToVGA_top, 1
instance = comp, \inst10|r_calc[0] , inst10|r_calc[0], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~6 , inst10|o_waddr~6, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[0] , inst10|o_waddr[0], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[1] , inst10|r_calc[1], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~7 , inst10|o_waddr~7, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[1] , inst10|o_waddr[1], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[2] , inst10|r_calc[2], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~8 , inst10|o_waddr~8, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[2] , inst10|o_waddr[2], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[3] , inst10|r_calc[3], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~9 , inst10|o_waddr~9, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[3] , inst10|o_waddr[3], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[4] , inst10|r_calc[4], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~10 , inst10|o_waddr~10, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[4] , inst10|o_waddr[4], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[5] , inst10|r_calc[5], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~11 , inst10|o_waddr~11, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[5] , inst10|o_waddr[5], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[6] , inst10|r_calc[6], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~12 , inst10|o_waddr~12, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[6] , inst10|o_waddr[6], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[7] , inst10|r_calc[7], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~13 , inst10|o_waddr~13, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[7] , inst10|o_waddr[7], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[8] , inst10|r_calc[8], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~14 , inst10|o_waddr~14, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[8] , inst10|o_waddr[8], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[9] , inst10|r_calc[9], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~15 , inst10|o_waddr~15, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[9] , inst10|o_waddr[9], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[10] , inst10|r_calc[10], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~16 , inst10|o_waddr~16, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[10] , inst10|o_waddr[10], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[11] , inst10|r_calc[11], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~17 , inst10|o_waddr~17, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[11] , inst10|o_waddr[11], M4ToVGA_top, 1
instance = comp, \inst10|r_calc[12] , inst10|r_calc[12], M4ToVGA_top, 1
instance = comp, \inst10|o_waddr~18 , inst10|o_waddr~18, M4ToVGA_top, 1
instance = comp, \inst10|o_waddr[12] , inst10|o_waddr[12], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[0] , inst2|o_raddr[0], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[1]~feeder , inst2|o_raddr[1]~feeder, M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[1] , inst2|o_raddr[1], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[2] , inst2|o_raddr[2], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[3] , inst2|o_raddr[3], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[4] , inst2|o_raddr[4], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[5] , inst2|o_raddr[5], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[6] , inst2|o_raddr[6], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[7] , inst2|o_raddr[7], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[8] , inst2|o_raddr[8], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[9] , inst2|o_raddr[9], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[10] , inst2|o_raddr[10], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[11] , inst2|o_raddr[11], M4ToVGA_top, 1
instance = comp, \inst2|o_raddr[12] , inst2|o_raddr[12], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a22 , inst1|altsyncram_component|auto_generated|ram_block1a22, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode604w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode604w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a21 , inst1|altsyncram_component|auto_generated|ram_block1a21, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|address_reg_b[0] , inst1|altsyncram_component|auto_generated|address_reg_b[0], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|out_address_reg_b[0] , inst1|altsyncram_component|auto_generated|out_address_reg_b[0], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode594w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode594w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a20 , inst1|altsyncram_component|auto_generated|ram_block1a20, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~0 , inst1|altsyncram_component|auto_generated|mux3|_~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode624w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode624w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a23 , inst1|altsyncram_component|auto_generated|ram_block1a23, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~1 , inst1|altsyncram_component|auto_generated|mux3|_~1, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|address_reg_b[4] , inst1|altsyncram_component|auto_generated|address_reg_b[4], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|out_address_reg_b[4] , inst1|altsyncram_component|auto_generated|out_address_reg_b[4], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode584w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode584w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a19 , inst1|altsyncram_component|auto_generated|ram_block1a19, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode553w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode553w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a16 , inst1|altsyncram_component|auto_generated|ram_block1a16, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode574w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode574w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a18 , inst1|altsyncram_component|auto_generated|ram_block1a18, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~2 , inst1|altsyncram_component|auto_generated|mux3|_~2, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode564w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode564w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a17 , inst1|altsyncram_component|auto_generated|ram_block1a17, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~3 , inst1|altsyncram_component|auto_generated|mux3|_~3, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode453w[2] , inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode453w[2], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode533w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode533w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w[2] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w[2], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a15 , inst1|altsyncram_component|auto_generated|ram_block1a15, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode523w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode523w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a14 , inst1|altsyncram_component|auto_generated|ram_block1a14, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode503w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode503w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a12 , inst1|altsyncram_component|auto_generated|ram_block1a12, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode513w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode513w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a13 , inst1|altsyncram_component|auto_generated|ram_block1a13, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode483w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode483w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a10 , inst1|altsyncram_component|auto_generated|ram_block1a10, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode493w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode493w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a11 , inst1|altsyncram_component|auto_generated|ram_block1a11, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode462w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode462w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a8 , inst1|altsyncram_component|auto_generated|ram_block1a8, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode473w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode473w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a9 , inst1|altsyncram_component|auto_generated|ram_block1a9, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0 , inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0 , inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a3 , inst1|altsyncram_component|auto_generated|ram_block1a3, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0 , inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a1 , inst1|altsyncram_component|auto_generated|ram_block1a1, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode364w[3] , inst1|altsyncram_component|auto_generated|decode2|w_anode364w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w[3] , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w[3], M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a0 , inst1|altsyncram_component|auto_generated|ram_block1a0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0 , inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a2 , inst1|altsyncram_component|auto_generated|ram_block1a2, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~6 , inst1|altsyncram_component|auto_generated|mux3|_~6, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~7 , inst1|altsyncram_component|auto_generated|mux3|_~7, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0 , inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a5 , inst1|altsyncram_component|auto_generated|ram_block1a5, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0 , inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a6 , inst1|altsyncram_component|auto_generated|ram_block1a6, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1 , inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a4 , inst1|altsyncram_component|auto_generated|ram_block1a4, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~4 , inst1|altsyncram_component|auto_generated|mux3|_~4, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0 , inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0 , inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a7 , inst1|altsyncram_component|auto_generated|ram_block1a7, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|_~5 , inst1|altsyncram_component|auto_generated|mux3|_~5, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7, M4ToVGA_top, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~9 , inst1|altsyncram_component|auto_generated|mux3|result_node[0]~9, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~58 , inst2|o_vb~58, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~1 , inst2|o_vb~1, M4ToVGA_top, 1
instance = comp, \inst2|drawLogo~21 , inst2|drawLogo~21, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~49 , inst2|o_vb[1]~49, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~51 , inst2|o_vb[1]~51, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~52 , inst2|o_vb[1]~52, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~37 , inst2|o_vb[1]~37, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~26 , inst2|o_vb[1]~26, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~36 , inst2|o_vb[1]~36, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~6 , inst2|o_vb~6, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~23 , inst2|o_vb[1]~23, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~41 , inst2|o_vb[1]~41, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~5 , inst2|o_vb[1]~5, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~15 , inst2|o_vb[1]~15, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~16 , inst2|o_vb[1]~16, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~42 , inst2|o_vb[1]~42, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1]~45 , inst2|o_vb[1]~45, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~54 , inst2|o_vb~54, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[5]~1 , inst2|r_logo_rgb[5]~1, M4ToVGA_top, 1
instance = comp, \inst2|r_logo_rgb[5] , inst2|r_logo_rgb[5], M4ToVGA_top, 1
instance = comp, \inst2|o_vb~56 , inst2|o_vb~56, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~57 , inst2|o_vb~57, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~59 , inst2|o_vb~59, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[1] , inst2|o_vb[1], M4ToVGA_top, 1
instance = comp, \inst2|r_fg_b0_ff2~0 , inst2|r_fg_b0_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_b0_ff2 , inst2|r_fg_b0_ff2, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_b0_ff2~0 , inst2|r_bg_b0_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_b0_ff2 , inst2|r_bg_b0_ff2, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~62 , inst2|o_vb~62, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~61 , inst2|o_vb~61, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~60 , inst2|o_vb~60, M4ToVGA_top, 1
instance = comp, \inst2|o_vb~63 , inst2|o_vb~63, M4ToVGA_top, 1
instance = comp, \inst2|o_vb[0] , inst2|o_vb[0], M4ToVGA_top, 1
instance = comp, \inst2|o_vg~1 , inst2|o_vg~1, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_g1_ff2~0 , inst2|r_fg_g1_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_g1_ff2 , inst2|r_fg_g1_ff2, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g1_ff2~0 , inst2|r_bg_g1_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g1_ff2 , inst2|r_bg_g1_ff2, M4ToVGA_top, 1
instance = comp, \inst2|o_vg~2 , inst2|o_vg~2, M4ToVGA_top, 1
instance = comp, \inst2|o_vg~0 , inst2|o_vg~0, M4ToVGA_top, 1
instance = comp, \inst2|o_vg~3 , inst2|o_vg~3, M4ToVGA_top, 1
instance = comp, \inst2|o_vg[1] , inst2|o_vg[1], M4ToVGA_top, 1
instance = comp, \inst2|o_vg~4 , inst2|o_vg~4, M4ToVGA_top, 1
instance = comp, \inst2|o_vg~5 , inst2|o_vg~5, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_g0_ff2~0 , inst2|r_fg_g0_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_g0_ff2 , inst2|r_fg_g0_ff2, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g0_ff2~0 , inst2|r_bg_g0_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_g0_ff2 , inst2|r_bg_g0_ff2, M4ToVGA_top, 1
instance = comp, \inst2|o_vg~6 , inst2|o_vg~6, M4ToVGA_top, 1
instance = comp, \inst2|o_vg~7 , inst2|o_vg~7, M4ToVGA_top, 1
instance = comp, \inst2|o_vg[0] , inst2|o_vg[0], M4ToVGA_top, 1
instance = comp, \inst2|r_bg_r1_ff2~0 , inst2|r_bg_r1_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_r1_ff2 , inst2|r_bg_r1_ff2, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r1_ff2~0 , inst2|r_fg_r1_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r1_ff2 , inst2|r_fg_r1_ff2, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~4 , inst2|o_vr~4, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~2 , inst2|o_vr~2, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~3 , inst2|o_vr~3, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~5 , inst2|o_vr~5, M4ToVGA_top, 1
instance = comp, \inst2|o_vr[1] , inst2|o_vr[1], M4ToVGA_top, 1
instance = comp, \inst2|r_bg_r0_ff2~0 , inst2|r_bg_r0_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_bg_r0_ff2 , inst2|r_bg_r0_ff2, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r0_ff2~0 , inst2|r_fg_r0_ff2~0, M4ToVGA_top, 1
instance = comp, \inst2|r_fg_r0_ff2 , inst2|r_fg_r0_ff2, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~6 , inst2|o_vr~6, M4ToVGA_top, 1
instance = comp, \inst2|o_vr~7 , inst2|o_vr~7, M4ToVGA_top, 1
instance = comp, \inst2|o_vr[0] , inst2|o_vr[0], M4ToVGA_top, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, M4ToVGA_top, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, M4ToVGA_top, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, M4ToVGA_top, 1
