// Seed: 1500916325
module module_0 #(
    parameter id_0 = 32'd28,
    parameter id_1 = 32'd26,
    parameter id_8 = 32'd23
) (
    input tri0 _id_0,
    input wire _id_1
);
  parameter id_3 = -1 == -1;
  wire [1 : id_0] id_4 = id_0;
  parameter id_5 = id_3;
  logic id_6;
  ;
  logic [7:0] id_7;
  ;
  supply1 _id_8 = -1;
  assign id_4 = id_7[id_8];
  wire [id_1  &&  -1 : id_8] id_9 = id_7;
  wire id_10 = id_8, id_11 = id_9;
  tri id_12 = -1;
  tri0 [-1 'b0 : 1] id_13 = 1;
  assign id_6 = "";
endmodule
module module_1 #(
    parameter id_4 = 32'd18,
    parameter id_7 = 32'd69
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_8 = 1;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  always id_5[id_7][id_4 : id_4] = id_1;
  wire id_9 = 1'b0;
endmodule
