vendor_name = ModelSim
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/soc_system.qsys
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.ocp
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.sdc
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_bht_ram.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_dc_tag_ram.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_ic_tag_ram.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_ociram_default_contents.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_rf_ram_a.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_rf_ram_b.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.ocp
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.sdc
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_bht_ram.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_dc_tag_ram.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_ic_tag_ram.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_ociram_default_contents.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_rf_ram_a.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_rf_ram_b.mif
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_leds_0.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_009.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_015.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mutex_0.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.hex
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.hex
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_perf_count_0.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_timer_0.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_spj1.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_pgj1.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_pdj1.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_voi1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altera_mult_add_37p2.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_jmi1.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_4kl1.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_baj1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_qid1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/scfifo_3291.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/a_dpfifo_5771.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/a_fefifo_7cf.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/cntr_vg7.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_7pu1.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/cntr_jgb.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_1qn1.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/decode_5la.tdf
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/mux_2hb.tdf
source_file = 1, soc_system_onchip_memory2_0.hex
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/altsyncram_2qn1.tdf
source_file = 1, soc_system_onchip_memory2_1.hex
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/sld70280c26/alt_sld_fab.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/vm/Desktop/Projects/git_repo/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = DE1_SoC_top_level
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, DE1_SoC_top_level, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE1_SoC_top_level, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|ret~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|ret~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2\, u0|mm_interconnect_0|cmd_mux_003|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_sdr~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_sdr~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~13\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.100\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.100, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_cdr\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_cdr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|clr_break_line~feeder\, u0|cpu_0|cpu|clr_break_line~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|clr_break_line\, u0|cpu_0|cpu|clr_break_line, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[11]~DUPLICATE\, u0|cpu_0|cpu|D_iw[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rst_for_bp~feeder\, u0|mailbox_simple_0|rst_for_bp~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \KEY_N[0]~input\, KEY_N[0]~input, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_sdr~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_sdr~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|clr_break_line~feeder\, u0|cpu_1|cpu|clr_break_line~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|merged_reset~0\, u0|rst_controller_001|rst_controller|merged_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[2], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain[3]~feeder\, u0|rst_controller_001|rst_controller|r_sync_rst_chain[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain[3]\, u0|rst_controller_001|rst_controller|r_sync_rst_chain[3], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain~1\, u0|rst_controller_001|rst_controller|r_sync_rst_chain~1, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain[2]\, u0|rst_controller_001|rst_controller|r_sync_rst_chain[2], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain~0\, u0|rst_controller_001|rst_controller|r_sync_rst_chain~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain[1]\, u0|rst_controller_001|rst_controller|r_sync_rst_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[3], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|WideOr0~0\, u0|rst_controller_001|rst_controller|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst\, u0|rst_controller_001|rst_controller|r_sync_rst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|clr_break_line\, u0|cpu_1|cpu|clr_break_line, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ic_fill_starting_d1\, u0|cpu_1|cpu|D_ic_fill_starting_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~3\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[1]\, u0|cpu_1|cpu|D_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[4]~DUPLICATE\, u0|cpu_1|cpu|F_pc[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[3]~DUPLICATE\, u0|cpu_1|cpu|F_pc[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~53\, u0|cpu_1|cpu|Add3~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[2]\, u0|cpu_1|cpu|E_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[4]~feeder\, u0|cpu_1|cpu|E_iw[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[4]\, u0|cpu_1|cpu|E_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ld_st_bus~0\, u0|cpu_1|cpu|E_ld_st_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_st_bypass\, u0|cpu_1|cpu|M_ctrl_ld_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_ld_st_bypass\, u0|cpu_1|cpu|A_ctrl_ld_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[6]~feeder\, u0|cpu_1|cpu|E_src2[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_ld~0\, u0|cpu_1|cpu|D_ctrl_ld~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[3]\, u0|cpu_1|cpu|E_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal249~0\, u0|cpu_1|cpu|Equal249~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[6]~DUPLICATE\, u0|cpu_1|cpu|F_pc[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~13\, u0|cpu_1|cpu|Add3~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~17\, u0|cpu_1|cpu|Add3~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~21\, u0|cpu_1|cpu|Add3~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[16]~DUPLICATE\, u0|cpu_1|cpu|E_iw[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[13]\, u0|cpu_1|cpu|E_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[8]~DUPLICATE\, u0|cpu_1|cpu|F_pc[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~25\, u0|cpu_1|cpu|Add3~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~9\, u0|cpu_1|cpu|Add3~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~5\, u0|cpu_1|cpu|Add3~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[9]~DUPLICATE\, u0|cpu_1|cpu|F_pc[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~29\, u0|cpu_1|cpu|Add3~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[11]\, u0|cpu_1|cpu|A_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_en_d1~0\, u0|cpu_1|cpu|A_en_d1~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_en_d1\, u0|cpu_1|cpu|A_en_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_starting_d1\, u0|cpu_1|cpu|A_dc_fill_starting_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[7]~feeder\, u0|cpu_1|cpu|E_src2[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|always2~0\, u0|rst_controller_001|rst_controller|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_early_rst\, u0|rst_controller_001|rst_controller|r_early_rst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset_nxt[0]~1\, u0|cpu_1|cpu|A_dc_fill_dp_offset_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_want_fill~DUPLICATE\, u0|cpu_1|cpu|A_dc_want_fill~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_has_started_nxt~0\, u0|cpu_1|cpu|A_dc_fill_has_started_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_has_started\, u0|cpu_1|cpu|A_dc_fill_has_started, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[1][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_data_starting\, u0|cpu_1|cpu|A_dc_xfer_rd_data_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[2]\, u0|cpu_1|cpu|A_dc_wb_line[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field_nxt[2]~4\, u0|cpu_1|cpu|d_address_line_field_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field[2]\, u0|cpu_1|cpu|d_address_line_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1\, u0|mm_interconnect_0|router_001|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[5]~feeder\, u0|cpu_1|cpu|E_src2[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_b_is_dst~0\, u0|cpu_1|cpu|F_ctrl_b_is_dst~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_b_is_dst\, u0|cpu_1|cpu|D_ctrl_b_is_dst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_any\, u0|cpu_1|cpu|A_exc_any, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_implicit_dst_retaddr~0\, u0|cpu_1|cpu|F_ctrl_implicit_dst_retaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_implicit_dst_retaddr\, u0|cpu_1|cpu|D_ctrl_implicit_dst_retaddr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[17]\, u0|cpu_1|cpu|D_iw[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~1\, u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_ignore_dst~2\, u0|cpu_1|cpu|F_ctrl_ignore_dst~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~5\, u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~4\, u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~2\, u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal0~0\, u0|cpu_1|cpu|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_src2_choose_imm~0\, u0|cpu_1|cpu|F_ctrl_src2_choose_imm~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~0\, u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_ignore_dst~1\, u0|cpu_1|cpu|F_ctrl_ignore_dst~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~3\, u0|cpu_1|cpu|F_ctrl_implicit_dst_eretaddr~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_implicit_dst_eretaddr\, u0|cpu_1|cpu|D_ctrl_implicit_dst_eretaddr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[22]\, u0|cpu_1|cpu|D_iw[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_dst_regnum[0]~2\, u0|cpu_1|cpu|D_dst_regnum[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_dst_regnum[0]\, u0|cpu_1|cpu|E_dst_regnum[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dst_regnum[0]~feeder\, u0|cpu_1|cpu|M_dst_regnum[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dst_regnum[0]\, u0|cpu_1|cpu|M_dst_regnum[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum_from_M[0]\, u0|cpu_1|cpu|A_dst_regnum_from_M[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum~0\, u0|cpu_1|cpu|A_dst_regnum~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[23]\, u0|cpu_1|cpu|D_iw[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[4]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_reset_req\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_reset_req, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src5_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src5_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_req_accepted~0\, u0|cpu_1|cpu|ic_fill_req_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_channel[0]\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_channel[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_002|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_011|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~0\, u0|mm_interconnect_0|cmd_mux_011|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_011|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_011|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[0]\, u0|cpu_1|cpu|M_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[0]\, u0|cpu_1|cpu|A_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset[0]\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset[1]\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset[2]\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_done_nxt\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_done_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_done\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_done, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_active_nxt~0\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_active\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_data_active\, u0|cpu_1|cpu|A_dc_xfer_rd_data_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_active~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_active~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_active\, u0|cpu_1|cpu|A_dc_xfer_wr_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_bypass_delayed~0\, u0|cpu_1|cpu|A_ld_bypass_delayed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_bypass_delayed\, u0|cpu_1|cpu|A_ld_bypass_delayed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_bypass_delayed_started~0\, u0|cpu_1|cpu|A_ld_bypass_delayed_started~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_bypass_delayed_started\, u0|cpu_1|cpu|A_ld_bypass_delayed_started, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_read_nxt~1\, u0|cpu_1|cpu|d_read_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~0\, u0|mm_interconnect_0|router_001|Equal5~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_starting~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_starting~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_starting\, u0|cpu_1|cpu|A_dc_xfer_wr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_addr_starting\, u0|cpu_1|cpu|A_dc_wb_rd_addr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_data_starting\, u0|cpu_1|cpu|A_dc_wb_rd_data_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_data_first_nxt~0\, u0|cpu_1|cpu|A_dc_wb_rd_data_first_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_data_first\, u0|cpu_1|cpu|A_dc_wb_rd_data_first, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[1]~0\, u0|cpu_1|cpu|d_address_offset_field[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_src2_choose_imm~2\, u0|cpu_1|cpu|F_ctrl_src2_choose_imm~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_ignore_dst~0\, u0|cpu_1|cpu|F_ctrl_ignore_dst~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_src2_choose_imm~1\, u0|cpu_1|cpu|F_ctrl_src2_choose_imm~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_src2_choose_imm\, u0|cpu_1|cpu|D_ctrl_src2_choose_imm, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_hi_imm16~0\, u0|cpu_1|cpu|F_ctrl_hi_imm16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_hi_imm16\, u0|cpu_1|cpu|D_ctrl_hi_imm16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[27]~3\, u0|cpu_1|cpu|E_src2[27]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[3]~2\, u0|cpu_1|cpu|E_src2[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[10]~DUPLICATE\, u0|cpu_1|cpu|D_iw[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_b_cmp_D\, u0|cpu_1|cpu|M_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_b_cmp_F~0\, u0|cpu_1|cpu|M_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~6\, u0|cpu_1|cpu|D_src2_reg[31]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[17]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~9\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_uir\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_uir, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|sync2_uir\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|sync2_uir, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jxuir~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jxuir~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jxuir\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jxuir, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|ir[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|ir[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_udr~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_udr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|sync2_udr\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|sync2_udr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|update_jdo_strobe~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|update_jdo_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|update_jdo_strobe\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|update_jdo_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|enable_action_strobe\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|enable_action_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|ir[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|ir[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[27]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[24]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_rd~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_rd~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_b\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_b, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_rd\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_rd, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_rd_d1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_rd_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~17\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~0\, u0|mm_interconnect_0|cmd_mux_012|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_012|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_012|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|WideOr0~1\, u0|mm_interconnect_0|cmd_demux_002|WideOr0~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_req_accepted~1\, u0|cpu_1|cpu|ic_fill_req_accepted~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[0]\, u0|cpu_1|cpu|D_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_offset_nxt[0]~0\, u0|cpu_1|cpu|ic_fill_ap_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_offset[2]~0\, u0|cpu_1|cpu|ic_fill_ap_offset[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_offset[0]\, u0|cpu_1|cpu|ic_fill_ap_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_offset_nxt[1]~2\, u0|cpu_1|cpu|ic_fill_ap_offset_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_offset[1]\, u0|cpu_1|cpu|ic_fill_ap_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[3]\, u0|cpu_1|cpu|E_src2[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[0]\, u0|cpu_1|cpu|W_wr_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[0]~7\, u0|cpu_1|cpu|D_src2_reg[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_cmp~3\, u0|cpu_1|cpu|D_ctrl_cmp~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~2\, u0|cpu_1|cpu|Equal149~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~1\, u0|cpu_1|cpu|Equal149~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~7\, u0|cpu_1|cpu|Equal149~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_cmp~0\, u0|cpu_1|cpu|D_ctrl_cmp~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_cmp~1\, u0|cpu_1|cpu|D_ctrl_cmp~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_cmp~2\, u0|cpu_1|cpu|D_ctrl_cmp~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_cmp\, u0|cpu_1|cpu|E_ctrl_cmp, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[0]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[0]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_offset_nxt[0]~0\, u0|cpu_1|cpu|A_dc_xfer_wr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_offset[0]\, u0|cpu_1|cpu|A_dc_xfer_wr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_offset_nxt[1]~1\, u0|cpu_1|cpu|A_dc_xfer_wr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_offset[1]\, u0|cpu_1|cpu|A_dc_xfer_wr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_offset_nxt[2]~2\, u0|cpu_1|cpu|A_dc_xfer_wr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_offset[2]\, u0|cpu_1|cpu|A_dc_xfer_wr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0\, u0|cpu_1|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_addr_offset[0]\, u0|cpu_1|cpu|A_dc_wb_rd_addr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1\, u0|cpu_1|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_addr_offset[1]\, u0|cpu_1|cpu|A_dc_wb_rd_addr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2\, u0|cpu_1|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_addr_offset[2]\, u0|cpu_1|cpu|A_dc_wb_rd_addr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[2]\, u0|cpu_1|cpu|M_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[2]~DUPLICATE\, u0|cpu_1|cpu|A_mem_baddr[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_addr[0]~0\, u0|cpu_1|cpu|dc_data_wr_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[3]\, u0|cpu_1|cpu|A_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset[1]\, u0|cpu_1|cpu|A_dc_fill_dp_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset_nxt[1]~2\, u0|cpu_1|cpu|A_dc_fill_dp_offset_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset[1]~DUPLICATE\, u0|cpu_1|cpu|A_dc_fill_dp_offset[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_addr[1]~1\, u0|cpu_1|cpu|dc_data_wr_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[4]~feeder\, u0|cpu_1|cpu|A_mem_baddr[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[4]\, u0|cpu_1|cpu|A_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_addr[2]~2\, u0|cpu_1|cpu|dc_data_wr_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[8]~feeder\, u0|cpu_1|cpu|E_src2[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dst_regnum[2]\, u0|cpu_1|cpu|M_dst_regnum[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum_from_M[2]\, u0|cpu_1|cpu|A_dst_regnum_from_M[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum~2\, u0|cpu_1|cpu|A_dst_regnum~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[9]~feeder\, u0|cpu_1|cpu|E_src2[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[15]\, u0|cpu_1|cpu|D_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_retaddr~3\, u0|cpu_1|cpu|D_ctrl_retaddr~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal95~1\, u0|cpu_1|cpu|Equal95~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~0\, u0|cpu_1|cpu|Equal149~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_trap_inst_nxt\, u0|cpu_1|cpu|E_ctrl_trap_inst_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_retaddr~0\, u0|cpu_1|cpu|D_ctrl_retaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_retaddr~2\, u0|cpu_1|cpu|D_ctrl_retaddr~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_retaddr~1\, u0|cpu_1|cpu|D_ctrl_retaddr~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_retaddr\, u0|cpu_1|cpu|E_ctrl_retaddr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~29\, u0|cpu_1|cpu|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[7]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[7]~feeder\, u0|cpu_1|cpu|E_extra_pc[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[7]\, u0|cpu_1|cpu|D_pc_plus_one[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_br_cond_nxt~0\, u0|cpu_1|cpu|E_ctrl_br_cond_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_br_cond\, u0|cpu_1|cpu|E_ctrl_br_cond, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_br_cond\, u0|cpu_1|cpu|M_ctrl_br_cond, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_wr_en_unfiltered\, u0|cpu_1|cpu|M_bht_wr_en_unfiltered, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_logic_op[0]~1\, u0|cpu_1|cpu|D_logic_op[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_op[0]\, u0|cpu_1|cpu|E_logic_op[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[14]~feeder\, u0|cpu_1|cpu|E_src2[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[11]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~13\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[30]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[27]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[41]\, u0|mm_interconnect_0|cmd_mux_011|src_data[41], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~21\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[3]~3\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~25\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[4]~4\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[43]\, u0|mm_interconnect_0|cmd_mux_011|src_data[43], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~29\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~38\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[24]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|resetlatch~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|resetlatch~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|resetlatch\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|resetlatch, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~42\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[21]~15\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[21]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[33]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[33], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[33]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[33], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[3]\, u0|cpu_1|cpu|A_dc_wb_line[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field_nxt[3]~0\, u0|cpu_1|cpu|d_address_line_field_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field[3]\, u0|cpu_1|cpu|d_address_line_field[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[44]\, u0|mm_interconnect_0|cmd_mux_011|src_data[44], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~33\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[31]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[4]~feeder\, u0|cpu_1|cpu|A_dc_wb_line[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[4]\, u0|cpu_1|cpu|A_dc_wb_line[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field_nxt[4]~1\, u0|cpu_1|cpu|d_address_line_field_nxt[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field[4]\, u0|cpu_1|cpu|d_address_line_field[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[45]\, u0|mm_interconnect_0|cmd_mux_011|src_data[45], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~5\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[9]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[7]~7\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_mem16~0\, u0|cpu_1|cpu|D_ctrl_mem16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_mem16\, u0|cpu_1|cpu|E_ctrl_mem16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_mem8~0\, u0|cpu_1|cpu|D_ctrl_mem8~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_mem8\, u0|cpu_1|cpu|E_ctrl_mem8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[12]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[9]~feeder\, u0|cpu_1|cpu|M_st_data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[9]\, u0|cpu_1|cpu|E_src2_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[9]\, u0|cpu_1|cpu|M_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[10]~feeder\, u0|cpu_1|cpu|E_src2[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[8]\, u0|cpu_1|cpu|D_pc_plus_one[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[8]~DUPLICATE\, u0|cpu_1|cpu|E_extra_pc[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_logic~0\, u0|cpu_1|cpu|D_ctrl_logic~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_logic~1\, u0|cpu_1|cpu|D_ctrl_logic~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_logic\, u0|cpu_1|cpu|E_ctrl_logic, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~0\, u0|cpu_1|cpu|E_alu_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal212~0\, u0|cpu_1|cpu|Equal212~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal212~1\, u0|cpu_1|cpu|Equal212~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld8\, u0|cpu_1|cpu|M_ctrl_ld8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ld_align_byte1_fill~0\, u0|cpu_1|cpu|M_ld_align_byte1_fill~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_align_byte1_fill\, u0|cpu_1|cpu|A_ld_align_byte1_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[8]\, u0|cpu_1|cpu|D_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[8]\, u0|cpu_1|cpu|E_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[7]~feeder\, u0|cpu_1|cpu|E_pc[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[7]\, u0|cpu_1|cpu|E_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[6]~feeder\, u0|cpu_1|cpu|E_pc[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[6]\, u0|cpu_1|cpu|E_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[5]\, u0|cpu_1|cpu|E_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[4]\, u0|cpu_1|cpu|D_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[4]\, u0|cpu_1|cpu|E_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[3]\, u0|cpu_1|cpu|D_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[3]\, u0|cpu_1|cpu|E_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[2]\, u0|cpu_1|cpu|E_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[0]~DUPLICATE\, u0|cpu_1|cpu|E_pc[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[1]~feeder\, u0|cpu_1|cpu|E_pc[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[1]\, u0|cpu_1|cpu|E_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~21\, u0|cpu_1|cpu|Add7~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~29\, u0|cpu_1|cpu|Add7~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~37\, u0|cpu_1|cpu|Add7~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~45\, u0|cpu_1|cpu|Add7~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~53\, u0|cpu_1|cpu|Add7~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~5\, u0|cpu_1|cpu|Add7~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~13\, u0|cpu_1|cpu|Add7~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~17\, u0|cpu_1|cpu|Add7~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[8]\, u0|cpu_1|cpu|M_pc_plus_one[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[12]~feeder\, u0|cpu_1|cpu|E_iw[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[12]\, u0|cpu_1|cpu|E_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[14]\, u0|cpu_1|cpu|E_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_op_rdctl\, u0|cpu_1|cpu|E_op_rdctl, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_rd_ctl_reg\, u0|cpu_1|cpu|M_ctrl_rd_ctl_reg, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_ld\, u0|cpu_1|cpu|E_ctrl_ld, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld\, u0|cpu_1|cpu|M_ctrl_ld, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[1]~0\, u0|cpu_1|cpu|A_inst_result[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_st~0\, u0|cpu_1|cpu|E_ctrl_st~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_st\, u0|cpu_1|cpu|M_ctrl_st, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_st\, u0|cpu_1|cpu|A_ctrl_st, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_byte_en[1]\, u0|cpu_1|cpu|A_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[3]~DUPLICATE\, u0|cpu_1|cpu|A_mem_baddr[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_wr_data~0\, u0|cpu_1|cpu|A_dc_fill_wr_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_wr_data[15]~3\, u0|cpu_1|cpu|A_dc_fill_wr_data[15]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][75]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][57]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_012|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0\, u0|mm_interconnect_0|router_001|Equal3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|cpu_1_data_master_limiter|suppress_change_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[82]~3\, u0|mm_interconnect_0|router_001|src_data[82]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[3]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|Equal0~0\, u0|mm_interconnect_0|cpu_1_data_master_limiter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~1\, u0|mm_interconnect_0|router_001|Equal5~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[0]~1\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[0]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[80]~4\, u0|mm_interconnect_0|router_001|src_data[80]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[1]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_0|cpu_1_data_master_limiter|suppress_change_dest_id~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_agent|cp_valid\, u0|mm_interconnect_0|cpu_1_data_master_agent|cp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|cpu_1_data_master_limiter|save_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|save_dest_id~1\, u0|mm_interconnect_0|cpu_1_data_master_limiter|save_dest_id~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[7]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent|m0_write~0\, u0|mm_interconnect_0|timer_1_s1_agent|m0_write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent|m0_write~1\, u0|mm_interconnect_0|timer_1_s1_agent|m0_write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|timer_1_s1_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|timer_1_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|timer_1_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[2]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~0\, u0|jtag_uart_1|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~2\, u0|jtag_uart_1|av_waitrequest~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~3\, u0|jtag_uart_1|av_waitrequest~3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest\, u0|jtag_uart_1|av_waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~1\, u0|jtag_uart_1|av_waitrequest~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|fifo_rd~0\, u0|jtag_uart_1|fifo_rd~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|wr_rfifo\, u0|jtag_uart_1|wr_rfifo, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|t_dav\, u0|jtag_uart_1|t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~14, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~15, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|state~1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|state~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|state, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|write2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rst2\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rst2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate2\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|fifo_rd~1\, u0|jtag_uart_1|fifo_rd~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|read_0\, u0|jtag_uart_1|read_0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|pause_irq~0\, u0|jtag_uart_1|pause_irq~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|pause_irq\, u0|jtag_uart_1|pause_irq, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add0~21\, u0|jtag_uart_1|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add0~25\, u0|jtag_uart_1|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add0~17\, u0|jtag_uart_1|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|LessThan1~0\, u0|jtag_uart_1|LessThan1~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add0~1\, u0|jtag_uart_1|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add0~5\, u0|jtag_uart_1|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add0~9\, u0|jtag_uart_1|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add0~13\, u0|jtag_uart_1|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|LessThan1~1\, u0|jtag_uart_1|LessThan1~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|fifo_AF\, u0|jtag_uart_1|fifo_AF, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|ien_AF~feeder\, u0|jtag_uart_1|ien_AF~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|ien_AE~0\, u0|jtag_uart_1|ien_AE~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|ien_AF\, u0|jtag_uart_1|ien_AF, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|av_readdata[8]~0\, u0|jtag_uart_1|av_readdata[8]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[8]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[5]~feeder\, u0|cpu_1|cpu|A_dc_wb_line[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[5]\, u0|cpu_1|cpu|A_dc_wb_line[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field_nxt[5]~2\, u0|cpu_1|cpu|d_address_line_field_nxt[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field[5]\, u0|cpu_1|cpu|d_address_line_field[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[46]\, u0|mm_interconnect_0|cmd_mux_011|src_data[46], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_wr_strobe~0\, u0|timer_1|period_l_wr_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|force_reload~0\, u0|timer_1|force_reload~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|force_reload\, u0|timer_1|force_reload, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[1]~4\, u0|timer_1|period_l_register[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal6~0\, u0|timer_1|Equal6~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_wr_strobe\, u0|timer_1|period_l_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[1]\, u0|timer_1|period_l_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~77\, u0|timer_1|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[0]~5\, u0|timer_1|period_l_register[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[0]\, u0|timer_1|period_l_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~5\, u0|timer_1|internal_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|control_wr_strobe\, u0|timer_1|control_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_is_running~0\, u0|timer_1|counter_is_running~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|control_register[1]\, u0|timer_1|control_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_is_running~1\, u0|timer_1|counter_is_running~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_is_running\, u0|timer_1|counter_is_running, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|always0~1\, u0|timer_1|always0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[0]\, u0|timer_1|internal_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~73\, u0|timer_1|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~4\, u0|timer_1|internal_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[1]\, u0|timer_1|internal_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~69\, u0|timer_1|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[2]~3\, u0|timer_1|period_l_register[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[2]\, u0|timer_1|period_l_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~3\, u0|timer_1|internal_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[2]\, u0|timer_1|internal_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~65\, u0|timer_1|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[3]~2\, u0|timer_1|period_l_register[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[3]\, u0|timer_1|period_l_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~2\, u0|timer_1|internal_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[3]\, u0|timer_1|internal_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~61\, u0|timer_1|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_mem_byte_en~2\, u0|cpu_1|cpu|E_mem_byte_en~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_byte_en[0]\, u0|cpu_1|cpu|M_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_byte_en[0]\, u0|cpu_1|cpu|A_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_byte_en[0]~0\, u0|cpu_1|cpu|dc_data_wr_port_byte_en[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[0]~0\, u0|cpu_1|cpu|dc_data_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[1]~1\, u0|cpu_1|cpu|dc_data_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[2]~2\, u0|cpu_1|cpu|dc_data_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[3]~3\, u0|cpu_1|cpu|dc_data_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[6]\, u0|cpu_1|cpu|A_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[4]~4\, u0|cpu_1|cpu|dc_data_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[5]~5\, u0|cpu_1|cpu|dc_data_rd_port_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[6]~6\, u0|cpu_1|cpu|dc_data_rd_port_addr[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[7]~7\, u0|cpu_1|cpu|dc_data_rd_port_addr[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_rd_port_addr[8]~8\, u0|cpu_1|cpu|dc_data_rd_port_addr[8]~8, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~0\, u0|perf_count_1|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~1\, u0|perf_count_1|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[4]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|write_strobe~0\, u0|perf_count_1|write_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|perf_count_1_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|perf_count_1_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~10\, u0|perf_count_1|Equal0~10, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|global_reset~0\, u0|perf_count_1|global_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~11\, u0|perf_count_1|Equal0~11, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|write_strobe~1\, u0|perf_count_1|write_strobe~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_0~0\, u0|perf_count_1|time_counter_enable_0~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_0\, u0|perf_count_1|time_counter_enable_0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_1~0\, u0|perf_count_1|time_counter_enable_1~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_1\, u0|perf_count_1|time_counter_enable_1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always3~0\, u0|perf_count_1|always3~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[33]\, u0|perf_count_1|time_counter_1[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~1\, u0|perf_count_1|Add2~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[0]\, u0|perf_count_1|time_counter_1[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~33\, u0|perf_count_1|Add2~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[1]\, u0|perf_count_1|time_counter_1[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~65\, u0|perf_count_1|Add2~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[2]\, u0|perf_count_1|time_counter_1[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~97\, u0|perf_count_1|Add2~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[3]\, u0|perf_count_1|time_counter_1[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~129\, u0|perf_count_1|Add2~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[4]\, u0|perf_count_1|time_counter_1[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~161\, u0|perf_count_1|Add2~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[5]\, u0|perf_count_1|time_counter_1[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~193\, u0|perf_count_1|Add2~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[6]\, u0|perf_count_1|time_counter_1[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~225\, u0|perf_count_1|Add2~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[7]\, u0|perf_count_1|time_counter_1[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~17\, u0|perf_count_1|Add2~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[8]\, u0|perf_count_1|time_counter_1[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~49\, u0|perf_count_1|Add2~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[9]\, u0|perf_count_1|time_counter_1[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~81\, u0|perf_count_1|Add2~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[10]\, u0|perf_count_1|time_counter_1[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~113\, u0|perf_count_1|Add2~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[11]\, u0|perf_count_1|time_counter_1[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~145\, u0|perf_count_1|Add2~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[12]\, u0|perf_count_1|time_counter_1[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~177\, u0|perf_count_1|Add2~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[13]\, u0|perf_count_1|time_counter_1[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~209\, u0|perf_count_1|Add2~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[14]\, u0|perf_count_1|time_counter_1[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~241\, u0|perf_count_1|Add2~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[15]\, u0|perf_count_1|time_counter_1[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~9\, u0|perf_count_1|Add2~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[16]\, u0|perf_count_1|time_counter_1[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~41\, u0|perf_count_1|Add2~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[17]\, u0|perf_count_1|time_counter_1[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~73\, u0|perf_count_1|Add2~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[18]\, u0|perf_count_1|time_counter_1[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~105\, u0|perf_count_1|Add2~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[19]\, u0|perf_count_1|time_counter_1[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~137\, u0|perf_count_1|Add2~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[20]\, u0|perf_count_1|time_counter_1[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~169\, u0|perf_count_1|Add2~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[21]\, u0|perf_count_1|time_counter_1[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~201\, u0|perf_count_1|Add2~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[22]\, u0|perf_count_1|time_counter_1[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~233\, u0|perf_count_1|Add2~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[23]\, u0|perf_count_1|time_counter_1[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~25\, u0|perf_count_1|Add2~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[24]\, u0|perf_count_1|time_counter_1[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~57\, u0|perf_count_1|Add2~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[25]\, u0|perf_count_1|time_counter_1[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~89\, u0|perf_count_1|Add2~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[26]\, u0|perf_count_1|time_counter_1[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~121\, u0|perf_count_1|Add2~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[27]\, u0|perf_count_1|time_counter_1[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~153\, u0|perf_count_1|Add2~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[28]\, u0|perf_count_1|time_counter_1[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~185\, u0|perf_count_1|Add2~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[29]\, u0|perf_count_1|time_counter_1[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~217\, u0|perf_count_1|Add2~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[30]\, u0|perf_count_1|time_counter_1[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~249\, u0|perf_count_1|Add2~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[31]\, u0|perf_count_1|time_counter_1[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~5\, u0|perf_count_1|Add2~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[32]\, u0|perf_count_1|time_counter_1[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~37\, u0|perf_count_1|Add2~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[33]~DUPLICATE\, u0|perf_count_1|time_counter_1[33]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[1]~24\, u0|perf_count_1|read_mux_out[1]~24, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~6\, u0|perf_count_1|Equal0~6, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~7\, u0|perf_count_1|Equal0~7, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~1\, u0|perf_count_1|Add6~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_3~0\, u0|perf_count_1|time_counter_enable_3~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_3\, u0|perf_count_1|time_counter_enable_3, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_0~DUPLICATE\, u0|perf_count_1|time_counter_enable_0~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always9~0\, u0|perf_count_1|always9~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[0]\, u0|perf_count_1|time_counter_3[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~33\, u0|perf_count_1|Add6~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[1]\, u0|perf_count_1|time_counter_3[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~65\, u0|perf_count_1|Add6~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[2]\, u0|perf_count_1|time_counter_3[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~97\, u0|perf_count_1|Add6~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[3]\, u0|perf_count_1|time_counter_3[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~129\, u0|perf_count_1|Add6~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[4]\, u0|perf_count_1|time_counter_3[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~161\, u0|perf_count_1|Add6~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[5]\, u0|perf_count_1|time_counter_3[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~193\, u0|perf_count_1|Add6~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[6]\, u0|perf_count_1|time_counter_3[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~225\, u0|perf_count_1|Add6~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[7]~DUPLICATE\, u0|perf_count_1|time_counter_3[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~17\, u0|perf_count_1|Add6~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[8]\, u0|perf_count_1|time_counter_3[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~49\, u0|perf_count_1|Add6~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[9]\, u0|perf_count_1|time_counter_3[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~81\, u0|perf_count_1|Add6~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[10]\, u0|perf_count_1|time_counter_3[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~113\, u0|perf_count_1|Add6~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[11]\, u0|perf_count_1|time_counter_3[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~145\, u0|perf_count_1|Add6~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[12]\, u0|perf_count_1|time_counter_3[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~177\, u0|perf_count_1|Add6~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[13]\, u0|perf_count_1|time_counter_3[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~209\, u0|perf_count_1|Add6~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[14]\, u0|perf_count_1|time_counter_3[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~241\, u0|perf_count_1|Add6~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[15]\, u0|perf_count_1|time_counter_3[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~9\, u0|perf_count_1|Add6~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[16]\, u0|perf_count_1|time_counter_3[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~41\, u0|perf_count_1|Add6~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[17]\, u0|perf_count_1|time_counter_3[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~73\, u0|perf_count_1|Add6~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[18]\, u0|perf_count_1|time_counter_3[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~105\, u0|perf_count_1|Add6~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[19]\, u0|perf_count_1|time_counter_3[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~137\, u0|perf_count_1|Add6~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[20]\, u0|perf_count_1|time_counter_3[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~169\, u0|perf_count_1|Add6~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[21]\, u0|perf_count_1|time_counter_3[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~201\, u0|perf_count_1|Add6~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[22]\, u0|perf_count_1|time_counter_3[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~233\, u0|perf_count_1|Add6~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[23]\, u0|perf_count_1|time_counter_3[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~25\, u0|perf_count_1|Add6~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[24]\, u0|perf_count_1|time_counter_3[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~57\, u0|perf_count_1|Add6~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[25]\, u0|perf_count_1|time_counter_3[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~89\, u0|perf_count_1|Add6~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[26]\, u0|perf_count_1|time_counter_3[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~121\, u0|perf_count_1|Add6~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[27]\, u0|perf_count_1|time_counter_3[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~153\, u0|perf_count_1|Add6~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[28]\, u0|perf_count_1|time_counter_3[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~185\, u0|perf_count_1|Add6~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[29]\, u0|perf_count_1|time_counter_3[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~217\, u0|perf_count_1|Add6~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[30]\, u0|perf_count_1|time_counter_3[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~249\, u0|perf_count_1|Add6~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[31]\, u0|perf_count_1|time_counter_3[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~5\, u0|perf_count_1|Add6~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[32]\, u0|perf_count_1|time_counter_3[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~37\, u0|perf_count_1|Add6~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[33]\, u0|perf_count_1|time_counter_3[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[1]~27\, u0|perf_count_1|read_mux_out[1]~27, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always1~0\, u0|perf_count_1|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[1]\, u0|perf_count_1|event_counter_0[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~1\, u0|perf_count_1|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[0]\, u0|perf_count_1|event_counter_0[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~17\, u0|perf_count_1|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[1]~DUPLICATE\, u0|perf_count_1|event_counter_0[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~8\, u0|perf_count_1|Equal0~8, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~1\, u0|perf_count_1|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always0~0\, u0|perf_count_1|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[0]\, u0|perf_count_1|time_counter_0[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~33\, u0|perf_count_1|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[1]\, u0|perf_count_1|time_counter_0[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~65\, u0|perf_count_1|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[2]\, u0|perf_count_1|time_counter_0[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~97\, u0|perf_count_1|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[3]\, u0|perf_count_1|time_counter_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~129\, u0|perf_count_1|Add0~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[4]\, u0|perf_count_1|time_counter_0[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~161\, u0|perf_count_1|Add0~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[5]\, u0|perf_count_1|time_counter_0[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~193\, u0|perf_count_1|Add0~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[6]\, u0|perf_count_1|time_counter_0[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~225\, u0|perf_count_1|Add0~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[7]\, u0|perf_count_1|time_counter_0[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~17\, u0|perf_count_1|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[8]\, u0|perf_count_1|time_counter_0[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~49\, u0|perf_count_1|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[9]\, u0|perf_count_1|time_counter_0[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~81\, u0|perf_count_1|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[10]\, u0|perf_count_1|time_counter_0[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~113\, u0|perf_count_1|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[11]\, u0|perf_count_1|time_counter_0[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~145\, u0|perf_count_1|Add0~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[12]\, u0|perf_count_1|time_counter_0[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~177\, u0|perf_count_1|Add0~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[13]\, u0|perf_count_1|time_counter_0[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~209\, u0|perf_count_1|Add0~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[14]\, u0|perf_count_1|time_counter_0[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~241\, u0|perf_count_1|Add0~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[15]\, u0|perf_count_1|time_counter_0[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~9\, u0|perf_count_1|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[16]\, u0|perf_count_1|time_counter_0[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~41\, u0|perf_count_1|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[17]\, u0|perf_count_1|time_counter_0[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~73\, u0|perf_count_1|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[18]\, u0|perf_count_1|time_counter_0[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~105\, u0|perf_count_1|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[19]\, u0|perf_count_1|time_counter_0[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~137\, u0|perf_count_1|Add0~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[20]\, u0|perf_count_1|time_counter_0[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~169\, u0|perf_count_1|Add0~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[21]\, u0|perf_count_1|time_counter_0[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~201\, u0|perf_count_1|Add0~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[22]\, u0|perf_count_1|time_counter_0[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~233\, u0|perf_count_1|Add0~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[23]\, u0|perf_count_1|time_counter_0[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~25\, u0|perf_count_1|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[24]\, u0|perf_count_1|time_counter_0[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~57\, u0|perf_count_1|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[25]\, u0|perf_count_1|time_counter_0[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~89\, u0|perf_count_1|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[26]\, u0|perf_count_1|time_counter_0[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~121\, u0|perf_count_1|Add0~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[27]\, u0|perf_count_1|time_counter_0[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~153\, u0|perf_count_1|Add0~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[28]\, u0|perf_count_1|time_counter_0[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~185\, u0|perf_count_1|Add0~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[29]\, u0|perf_count_1|time_counter_0[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~217\, u0|perf_count_1|Add0~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[30]\, u0|perf_count_1|time_counter_0[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~249\, u0|perf_count_1|Add0~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[31]\, u0|perf_count_1|time_counter_0[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~5\, u0|perf_count_1|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[32]\, u0|perf_count_1|time_counter_0[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~37\, u0|perf_count_1|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[33]\, u0|perf_count_1|time_counter_0[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[1]~28\, u0|perf_count_1|read_mux_out[1]~28, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~9\, u0|perf_count_1|Equal0~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always4~0\, u0|perf_count_1|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[1]\, u0|perf_count_1|event_counter_1[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~1\, u0|perf_count_1|Add3~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[0]\, u0|perf_count_1|event_counter_1[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~17\, u0|perf_count_1|Add3~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[1]~DUPLICATE\, u0|perf_count_1|event_counter_1[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[1]~29\, u0|perf_count_1|read_mux_out[1]~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~4\, u0|perf_count_1|Equal0~4, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~1\, u0|perf_count_1|Add5~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~3\, u0|perf_count_1|Equal0~3, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always7~0\, u0|perf_count_1|always7~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[0]\, u0|perf_count_1|event_counter_2[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~17\, u0|perf_count_1|Add5~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[1]\, u0|perf_count_1|event_counter_2[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~1\, u0|perf_count_1|Add7~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always10~0\, u0|perf_count_1|always10~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[0]\, u0|perf_count_1|event_counter_3[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~17\, u0|perf_count_1|Add7~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[1]\, u0|perf_count_1|event_counter_3[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~5\, u0|perf_count_1|Equal0~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[1]~26\, u0|perf_count_1|read_mux_out[1]~26, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Equal0~2\, u0|perf_count_1|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~1\, u0|perf_count_1|Add4~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_2~0\, u0|perf_count_1|time_counter_enable_2~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_enable_2\, u0|perf_count_1|time_counter_enable_2, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|always6~0\, u0|perf_count_1|always6~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[0]\, u0|perf_count_1|time_counter_2[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~33\, u0|perf_count_1|Add4~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[1]\, u0|perf_count_1|time_counter_2[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~65\, u0|perf_count_1|Add4~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[2]\, u0|perf_count_1|time_counter_2[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~97\, u0|perf_count_1|Add4~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[3]\, u0|perf_count_1|time_counter_2[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~129\, u0|perf_count_1|Add4~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[4]\, u0|perf_count_1|time_counter_2[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~161\, u0|perf_count_1|Add4~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[5]\, u0|perf_count_1|time_counter_2[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~193\, u0|perf_count_1|Add4~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[6]\, u0|perf_count_1|time_counter_2[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~225\, u0|perf_count_1|Add4~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[7]\, u0|perf_count_1|time_counter_2[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~17\, u0|perf_count_1|Add4~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[8]\, u0|perf_count_1|time_counter_2[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~49\, u0|perf_count_1|Add4~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[9]\, u0|perf_count_1|time_counter_2[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~81\, u0|perf_count_1|Add4~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[10]\, u0|perf_count_1|time_counter_2[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~113\, u0|perf_count_1|Add4~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[11]\, u0|perf_count_1|time_counter_2[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~145\, u0|perf_count_1|Add4~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[12]\, u0|perf_count_1|time_counter_2[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~177\, u0|perf_count_1|Add4~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[13]\, u0|perf_count_1|time_counter_2[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~209\, u0|perf_count_1|Add4~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[14]\, u0|perf_count_1|time_counter_2[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~241\, u0|perf_count_1|Add4~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[15]\, u0|perf_count_1|time_counter_2[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~9\, u0|perf_count_1|Add4~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[16]\, u0|perf_count_1|time_counter_2[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~41\, u0|perf_count_1|Add4~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[17]\, u0|perf_count_1|time_counter_2[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~73\, u0|perf_count_1|Add4~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[18]\, u0|perf_count_1|time_counter_2[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~105\, u0|perf_count_1|Add4~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[19]\, u0|perf_count_1|time_counter_2[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~137\, u0|perf_count_1|Add4~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[20]\, u0|perf_count_1|time_counter_2[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~169\, u0|perf_count_1|Add4~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[21]\, u0|perf_count_1|time_counter_2[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~201\, u0|perf_count_1|Add4~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[22]\, u0|perf_count_1|time_counter_2[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~233\, u0|perf_count_1|Add4~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[23]\, u0|perf_count_1|time_counter_2[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~25\, u0|perf_count_1|Add4~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[24]\, u0|perf_count_1|time_counter_2[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~57\, u0|perf_count_1|Add4~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[25]\, u0|perf_count_1|time_counter_2[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~89\, u0|perf_count_1|Add4~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[26]\, u0|perf_count_1|time_counter_2[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~121\, u0|perf_count_1|Add4~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[27]\, u0|perf_count_1|time_counter_2[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~153\, u0|perf_count_1|Add4~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[28]\, u0|perf_count_1|time_counter_2[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~185\, u0|perf_count_1|Add4~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[29]\, u0|perf_count_1|time_counter_2[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~217\, u0|perf_count_1|Add4~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[30]\, u0|perf_count_1|time_counter_2[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~249\, u0|perf_count_1|Add4~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[31]\, u0|perf_count_1|time_counter_2[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~5\, u0|perf_count_1|Add4~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[32]\, u0|perf_count_1|time_counter_2[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~37\, u0|perf_count_1|Add4~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[33]\, u0|perf_count_1|time_counter_2[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[1]~25\, u0|perf_count_1|read_mux_out[1]~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[1]\, u0|perf_count_1|read_mux_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[1]\, u0|perf_count_1|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal6~1\, u0|timer_1|Equal6~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal6~2\, u0|timer_1|Equal6~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[1]~1\, u0|timer_1|counter_snapshot[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|snap_strobe~0\, u0|timer_1|snap_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[1]\, u0|timer_1|counter_snapshot[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[1]~2\, u0|timer_1|read_mux_out[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[1]~6\, u0|timer_1|period_h_register[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_wr_strobe\, u0|timer_1|period_h_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[1]\, u0|timer_1|period_h_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~85\, u0|timer_1|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~125\, u0|timer_1|Add0~125, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[5]\, u0|cpu_1|cpu|E_src2_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[13]~feeder\, u0|cpu_1|cpu|M_st_data[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~1\, u0|cpu_0|cpu|Add3~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[0]\, u0|cpu_0|cpu|E_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[6]~DUPLICATE\, u0|cpu_0|cpu|F_pc[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~17\, u0|cpu_0|cpu|Add3~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~21\, u0|cpu_0|cpu|Add3~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~25\, u0|cpu_0|cpu|Add3~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~13\, u0|cpu_0|cpu|Add3~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_implicit_dst_retaddr~0\, u0|cpu_0|cpu|F_ctrl_implicit_dst_retaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_implicit_dst_retaddr\, u0|cpu_0|cpu|D_ctrl_implicit_dst_retaddr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[8]~DUPLICATE\, u0|cpu_0|cpu|F_pc[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[7]~DUPLICATE\, u0|cpu_0|cpu|F_pc[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~29\, u0|cpu_0|cpu|Add3~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~33\, u0|cpu_0|cpu|Add3~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw_valid~DUPLICATE\, u0|cpu_0|cpu|D_iw_valid~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_br_uncond~0\, u0|cpu_0|cpu|F_ctrl_br_uncond~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_br_uncond\, u0|cpu_0|cpu|D_ctrl_br_uncond, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_br~0\, u0|cpu_0|cpu|F_ctrl_br~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_br\, u0|cpu_0|cpu|D_ctrl_br, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_pred_taken~0\, u0|cpu_0|cpu|D_br_pred_taken~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~0\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~25\, u0|cpu_0|cpu|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~29\, u0|cpu_0|cpu|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~33\, u0|cpu_0|cpu|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[8]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[5]~12\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_shift_rot_left~0\, u0|cpu_0|cpu|D_ctrl_shift_rot_left~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_shift_rot_left\, u0|cpu_0|cpu|E_ctrl_shift_rot_left, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[9]\, u0|cpu_0|cpu|E_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[9]\, u0|cpu_0|cpu|M_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[3]~1\, u0|cpu_0|cpu|A_pipe_flush_waddr[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[3]~0\, u0|cpu_0|cpu|A_pipe_flush_waddr[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain[3]\, u0|rst_controller|rst_controller|r_sync_rst_chain[3], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain~1\, u0|rst_controller|rst_controller|r_sync_rst_chain~1, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain[2]\, u0|rst_controller|rst_controller|r_sync_rst_chain[2], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|always2~0\, u0|rst_controller|rst_controller|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|r_early_rst\, u0|rst_controller|rst_controller|r_early_rst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[7]~feeder\, u0|cpu_0|cpu|E_src2[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_data_starting\, u0|cpu_0|cpu|A_dc_xfer_rd_data_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_starting\, u0|cpu_0|cpu|A_dc_xfer_wr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_starting~feeder\, u0|cpu_0|cpu|A_dc_wb_rd_addr_starting~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_starting\, u0|cpu_0|cpu|A_dc_wb_rd_addr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_data_starting\, u0|cpu_0|cpu|A_dc_wb_rd_data_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_data_first_nxt~0\, u0|cpu_0|cpu|A_dc_wb_rd_data_first_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_data_first\, u0|cpu_0|cpu|A_dc_wb_rd_data_first, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[15]~DUPLICATE\, u0|cpu_0|cpu|D_iw[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~5\, u0|cpu_0|cpu|Equal149~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[1]\, u0|cpu_0|cpu|D_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[2]\, u0|cpu_0|cpu|D_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_alu_signed_comparison~0\, u0|cpu_0|cpu|D_ctrl_alu_signed_comparison~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~4\, u0|cpu_0|cpu|Equal149~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_alu_signed_comparison~1\, u0|cpu_0|cpu|D_ctrl_alu_signed_comparison~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_alu_signed_comparison\, u0|cpu_0|cpu|E_ctrl_alu_signed_comparison, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_op_opx_rsv63~0\, u0|cpu_0|cpu|D_op_opx_rsv63~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[3]\, u0|cpu_0|cpu|D_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal95~2\, u0|cpu_0|cpu|Equal95~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_mul_lsw~0\, u0|cpu_0|cpu|D_ctrl_mul_lsw~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[15]\, u0|cpu_0|cpu|D_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[12]\, u0|cpu_0|cpu|D_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~10\, u0|cpu_0|cpu|Equal149~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_mul_lsw\, u0|cpu_0|cpu|D_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_mul_lsw\, u0|cpu_0|cpu|E_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_mul_lsw\, u0|cpu_0|cpu|M_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_mul_lsw~feeder\, u0|cpu_0|cpu|A_ctrl_mul_lsw~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_mul_lsw~DUPLICATE\, u0|cpu_0|cpu|A_ctrl_mul_lsw~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[11]~1\, u0|cpu_0|cpu|A_wr_data_unfiltered[11]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[3]\, u0|cpu_0|cpu|E_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[1]\, u0|cpu_0|cpu|E_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal212~0\, u0|cpu_0|cpu|Equal212~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal212~1\, u0|cpu_0|cpu|Equal212~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld8\, u0|cpu_0|cpu|M_ctrl_ld8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_break\, u0|cpu_0|cpu|A_exc_break, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0]\, u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_logic~0\, u0|cpu_0|cpu|D_ctrl_logic~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_logic~1\, u0|cpu_0|cpu|D_ctrl_logic~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_logic\, u0|cpu_0|cpu|E_ctrl_logic, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_flush_pipe_always~0\, u0|cpu_0|cpu|D_ctrl_flush_pipe_always~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_flush_pipe_always~1\, u0|cpu_0|cpu|D_ctrl_flush_pipe_always~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_retaddr~3\, u0|cpu_0|cpu|D_ctrl_retaddr~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_retaddr~2\, u0|cpu_0|cpu|D_ctrl_retaddr~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal95~1\, u0|cpu_0|cpu|Equal95~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_retaddr~0\, u0|cpu_0|cpu|D_ctrl_retaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_retaddr~1\, u0|cpu_0|cpu|D_ctrl_retaddr~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_retaddr\, u0|cpu_0|cpu|E_ctrl_retaddr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_cmp~1\, u0|cpu_0|cpu|D_ctrl_cmp~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_cmp~3\, u0|cpu_0|cpu|D_ctrl_cmp~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~1\, u0|cpu_0|cpu|Equal149~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~7\, u0|cpu_0|cpu|Equal149~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~2\, u0|cpu_0|cpu|Equal149~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~6\, u0|cpu_0|cpu|Equal149~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_cmp~0\, u0|cpu_0|cpu|D_ctrl_cmp~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_cmp~2\, u0|cpu_0|cpu|D_ctrl_cmp~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_cmp\, u0|cpu_0|cpu|E_ctrl_cmp, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~0\, u0|cpu_0|cpu|E_alu_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_alu_force_xor~0\, u0|cpu_0|cpu|D_ctrl_alu_force_xor~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~3\, u0|cpu_0|cpu|Equal149~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_alu_force_xor~1\, u0|cpu_0|cpu|D_ctrl_alu_force_xor~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_logic_op[0]~1\, u0|cpu_0|cpu|D_logic_op[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_op[0]\, u0|cpu_0|cpu|E_logic_op[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_logic_op[1]~0\, u0|cpu_0|cpu|D_logic_op[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_op[1]\, u0|cpu_0|cpu|E_logic_op[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[8]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~1_wirecell\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~1_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[20]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_udr~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_udr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|sync2_udr\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|sync2_udr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|update_jdo_strobe\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|update_jdo_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[20]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[20]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~21\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[37]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[37]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]~22\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[37]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[37], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[37]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[37], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~23\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]~DUPLICATE\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[36]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[36], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|enable_action_strobe\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|enable_action_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_uir\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_phy|virtual_state_uir, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|sync2_uir\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|sync2_uir, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jxuir~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jxuir~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jxuir\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jxuir, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|ir[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|ir[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|ir[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|ir[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25]~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25]~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[20]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[23]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[23]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[24]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[24]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[24]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[24]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[31]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_reset_req\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_reset_req, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[35]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[35], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_b\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_b, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd_d1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_rd\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_rd, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_rd_d1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_rd_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~9\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[26]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[26]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~17\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~13\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~5\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[18]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[15]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[0]~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[1]~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[0]\, u0|cpu_0|cpu|D_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset_nxt[0]~0\, u0|cpu_0|cpu|ic_fill_ap_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset[2]~0\, u0|cpu_0|cpu|ic_fill_ap_offset[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset[0]\, u0|cpu_0|cpu|ic_fill_ap_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset_nxt[1]~2\, u0|cpu_0|cpu|ic_fill_ap_offset_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset[1]\, u0|cpu_0|cpu|ic_fill_ap_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset[2]\, u0|cpu_0|cpu|ic_fill_ap_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset_nxt[2]~1\, u0|cpu_0|cpu|ic_fill_ap_offset_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_offset[2]~DUPLICATE\, u0|cpu_0|cpu|ic_fill_ap_offset[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40]\, u0|mm_interconnect_0|cmd_mux_003|src_data[40], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[2]~2\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~21\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[3]\, u0|cpu_0|cpu|A_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_dp_offset_nxt[1]~2\, u0|cpu_0|cpu|A_dc_fill_dp_offset_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_has_started_nxt~0\, u0|cpu_0|cpu|A_dc_fill_has_started_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_has_started\, u0|cpu_0|cpu|A_dc_fill_has_started, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_dp_offset_en\, u0|cpu_0|cpu|A_dc_fill_dp_offset_en, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_dp_offset[1]\, u0|cpu_0|cpu|A_dc_fill_dp_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_addr[1]~1\, u0|cpu_0|cpu|dc_data_wr_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~9\, u0|cpu_0|cpu|Add3~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~5\, u0|cpu_0|cpu|Add3~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset[0]\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset[1]\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset[2]\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_done_nxt\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_done_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_done\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_done, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_active_nxt~0\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_active\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_data_active~feeder\, u0|cpu_0|cpu|A_dc_xfer_rd_data_active~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_data_active\, u0|cpu_0|cpu|A_dc_xfer_rd_data_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_active~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_active~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_active\, u0|cpu_0|cpu|A_dc_xfer_wr_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_wb_rd_port_en~0\, u0|cpu_0|cpu|dc_wb_rd_port_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_wb_rd_port_en\, u0|cpu_0|cpu|dc_wb_rd_port_en, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[8]~feeder\, u0|cpu_0|cpu|E_src2[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[6]~feeder\, u0|cpu_0|cpu|E_extra_pc[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[6]\, u0|cpu_0|cpu|D_pc_plus_one[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_pred_not_taken\, u0|cpu_0|cpu|D_br_pred_not_taken, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[6]\, u0|cpu_0|cpu|E_extra_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[2]\, u0|cpu_0|cpu|E_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_ld_signed~0\, u0|cpu_0|cpu|E_ctrl_ld_signed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_signed\, u0|cpu_0|cpu|M_ctrl_ld_signed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_ld_signed~DUPLICATE\, u0|cpu_0|cpu|A_ctrl_ld_signed~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0\, u0|cpu_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_offset[0]\, u0|cpu_0|cpu|A_dc_xfer_wr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1\, u0|cpu_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_offset[1]\, u0|cpu_0|cpu|A_dc_xfer_wr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2\, u0|cpu_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_offset[2]\, u0|cpu_0|cpu|A_dc_xfer_wr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0\, u0|cpu_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_offset[0]\, u0|cpu_0|cpu|A_dc_wb_rd_addr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1\, u0|cpu_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_offset[1]\, u0|cpu_0|cpu|A_dc_wb_rd_addr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2\, u0|cpu_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_rd_addr_offset[2]\, u0|cpu_0|cpu|A_dc_wb_rd_addr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[1]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[1]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~9\, u0|cpu_0|cpu|Equal149~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal159~0\, u0|cpu_0|cpu|Equal159~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_shift_right_arith~0\, u0|cpu_0|cpu|D_ctrl_shift_right_arith~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_shift_right_arith\, u0|cpu_0|cpu|E_ctrl_shift_right_arith, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[31]~4\, u0|cpu_0|cpu|E_logic_result[31]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~22\, u0|cpu_0|cpu|E_alu_result~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[31]\, u0|cpu_0|cpu|E_alu_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[31]\, u0|cpu_0|cpu|M_alu_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[10]~feeder\, u0|cpu_0|cpu|E_src2[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[10]~feeder\, u0|cpu_0|cpu|W_wr_data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[10]\, u0|cpu_0|cpu|W_wr_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[8]~feeder\, u0|cpu_0|cpu|E_extra_pc[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[8]\, u0|cpu_0|cpu|D_pc_plus_one[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[8]\, u0|cpu_0|cpu|E_extra_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~26\, u0|cpu_0|cpu|E_alu_result~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[10]\, u0|cpu_0|cpu|E_alu_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[10]~feeder\, u0|cpu_0|cpu|M_alu_result[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[10]\, u0|cpu_0|cpu|M_alu_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[10]~61\, u0|cpu_0|cpu|D_src2_reg[10]~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~3\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30]~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~25\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[2]\, u0|cpu_0|cpu|A_dc_wb_line[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field_nxt[2]~4\, u0|cpu_0|cpu|d_address_line_field_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field[2]\, u0|cpu_0|cpu|d_address_line_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43]\, u0|mm_interconnect_0|cmd_mux_003|src_data[43], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~29\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[5]~5\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[3]~feeder\, u0|cpu_0|cpu|A_dc_wb_line[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[3]\, u0|cpu_0|cpu|A_dc_wb_line[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field_nxt[3]~0\, u0|cpu_0|cpu|d_address_line_field_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field[3]\, u0|cpu_0|cpu|d_address_line_field[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44]\, u0|mm_interconnect_0|cmd_mux_003|src_data[44], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~33\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[32]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[32], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[6]~6\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~5\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|resetlatch~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|resetlatch~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|resetlatch\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|resetlatch, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~42\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[19]~15\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[19]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[33]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[33], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[33]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[33], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[9]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[4]~feeder\, u0|cpu_0|cpu|A_dc_wb_line[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[4]\, u0|cpu_0|cpu|A_dc_wb_line[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field_nxt[4]~1\, u0|cpu_0|cpu|d_address_line_field_nxt[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field[4]\, u0|cpu_0|cpu|d_address_line_field[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45]\, u0|mm_interconnect_0|cmd_mux_003|src_data[45], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[7]~7\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable_nxt[3]~0\, u0|cpu_0|cpu|d_byteenable_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_mem16~0\, u0|cpu_0|cpu|D_ctrl_mem16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_mem16\, u0|cpu_0|cpu|E_ctrl_mem16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_mem8~0\, u0|cpu_0|cpu|D_ctrl_mem8~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_mem8\, u0|cpu_0|cpu|E_ctrl_mem8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_mem_byte_en[1]~3\, u0|cpu_0|cpu|E_mem_byte_en[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_byte_en[1]\, u0|cpu_0|cpu|M_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_byte_en[1]\, u0|cpu_0|cpu|A_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable_nxt[1]~3\, u0|cpu_0|cpu|d_byteenable_nxt[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable[1]\, u0|cpu_0|cpu|d_byteenable[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33]\, u0|mm_interconnect_0|cmd_mux_003|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_mem_byte_en~2\, u0|cpu_0|cpu|E_mem_byte_en~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_byte_en[0]\, u0|cpu_0|cpu|M_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_byte_en[0]\, u0|cpu_0|cpu|A_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_byte_en[0]~0\, u0|cpu_0|cpu|dc_data_wr_port_byte_en[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum_from_M[2]\, u0|cpu_0|cpu|A_dst_regnum_from_M[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum~2\, u0|cpu_0|cpu|A_dst_regnum~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[8]~feeder\, u0|cpu_0|cpu|M_st_data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[8]\, u0|cpu_0|cpu|E_src2_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[8]\, u0|cpu_0|cpu|M_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[8]\, u0|cpu_0|cpu|A_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[5]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[5]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[1]~1\, u0|cpu_0|cpu|dc_data_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[2]~2\, u0|cpu_0|cpu|dc_data_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[3]~3\, u0|cpu_0|cpu|dc_data_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[4]~4\, u0|cpu_0|cpu|dc_data_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[5]~5\, u0|cpu_0|cpu|dc_data_rd_port_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[6]~6\, u0|cpu_0|cpu|dc_data_rd_port_addr[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[7]~7\, u0|cpu_0|cpu|dc_data_rd_port_addr[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[8]~8\, u0|cpu_0|cpu|dc_data_rd_port_addr[8]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_starting_d1~feeder\, u0|cpu_0|cpu|A_dc_fill_starting_d1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_starting_d1\, u0|cpu_0|cpu|A_dc_fill_starting_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_dc_addr_inv~0\, u0|cpu_0|cpu|E_ctrl_dc_addr_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_dc_addr_inv\, u0|cpu_0|cpu|M_ctrl_dc_addr_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_dc_addr_inv\, u0|cpu_0|cpu|A_ctrl_dc_addr_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_dc_index_nowb_inv~0\, u0|cpu_0|cpu|E_ctrl_dc_index_nowb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_dc_index_wb_inv~0\, u0|cpu_0|cpu|E_ctrl_dc_index_wb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_dc_index_inv\, u0|cpu_0|cpu|E_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_dc_index_inv\, u0|cpu_0|cpu|M_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_dc_index_inv\, u0|cpu_0|cpu|A_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_tag_dcache_management_wr_en~0\, u0|cpu_0|cpu|A_dc_tag_dcache_management_wr_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_en_d1~0\, u0|cpu_0|cpu|A_en_d1~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_en_d1\, u0|cpu_0|cpu|A_en_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_wr_port_en\, u0|cpu_0|cpu|dc_tag_wr_port_en, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~10\, u0|mm_interconnect_0|cmd_mux_004|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38]\, u0|mm_interconnect_0|cmd_mux_004|src_data[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39]\, u0|mm_interconnect_0|cmd_mux_004|src_data[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[40]\, u0|mm_interconnect_0|cmd_mux_004|src_data[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[41]\, u0|mm_interconnect_0|cmd_mux_004|src_data[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[42]\, u0|mm_interconnect_0|cmd_mux_004|src_data[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[43]\, u0|mm_interconnect_0|cmd_mux_004|src_data[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[44]\, u0|mm_interconnect_0|cmd_mux_004|src_data[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[45]\, u0|mm_interconnect_0|cmd_mux_004|src_data[45], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[5]\, u0|cpu_0|cpu|A_dc_wb_line[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field_nxt[5]~2\, u0|cpu_0|cpu|d_address_line_field_nxt[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field[5]\, u0|cpu_0|cpu|d_address_line_field[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[46]\, u0|mm_interconnect_0|cmd_mux_004|src_data[46], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[47]\, u0|mm_interconnect_0|cmd_mux_004|src_data[47], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[48]\, u0|mm_interconnect_0|cmd_mux_004|src_data[48], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_byte_en[1]~2\, u0|cpu_0|cpu|dc_data_wr_port_byte_en[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_dp_offset_nxt[2]~0\, u0|cpu_0|cpu|A_dc_fill_dp_offset_nxt[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_dp_offset[2]\, u0|cpu_0|cpu|A_dc_fill_dp_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[2]~feeder\, u0|cpu_0|cpu|M_mem_baddr[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[2]\, u0|cpu_0|cpu|M_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[2]\, u0|cpu_0|cpu|A_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_wr_data~0\, u0|cpu_0|cpu|A_dc_fill_wr_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_st~0\, u0|cpu_0|cpu|E_ctrl_st~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_st\, u0|cpu_0|cpu|M_ctrl_st, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_st\, u0|cpu_0|cpu|A_ctrl_st, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_wr_data[15]~3\, u0|cpu_0|cpu|A_dc_fill_wr_data[15]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[9]~feeder\, u0|cpu_0|cpu|M_st_data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dst_regnum[4]\, u0|cpu_0|cpu|M_dst_regnum[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum_from_M[4]\, u0|cpu_0|cpu|A_dst_regnum_from_M[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum~4\, u0|cpu_0|cpu|A_dst_regnum~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_b_rd_port_addr[0]~0\, u0|cpu_0|cpu|rf_b_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_b_rd_port_addr[1]~1\, u0|cpu_0|cpu|rf_b_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_b_rd_port_addr[2]~2\, u0|cpu_0|cpu|rf_b_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_b_rd_port_addr[3]~3\, u0|cpu_0|cpu|rf_b_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[7]\, u0|cpu_0|cpu|E_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[6]~feeder\, u0|cpu_0|cpu|E_pc[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[6]\, u0|cpu_0|cpu|E_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[5]\, u0|cpu_0|cpu|D_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[5]~feeder\, u0|cpu_0|cpu|E_pc[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[5]\, u0|cpu_0|cpu|E_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[4]\, u0|cpu_0|cpu|D_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[4]~feeder\, u0|cpu_0|cpu|E_pc[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[4]\, u0|cpu_0|cpu|E_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[3]\, u0|cpu_0|cpu|D_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[3]~DUPLICATE\, u0|cpu_0|cpu|E_pc[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[2]~feeder\, u0|cpu_0|cpu|E_pc[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[2]\, u0|cpu_0|cpu|E_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[0]\, u0|cpu_0|cpu|E_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[1]~feeder\, u0|cpu_0|cpu|E_pc[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[1]\, u0|cpu_0|cpu|E_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~21\, u0|cpu_0|cpu|Add7~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~29\, u0|cpu_0|cpu|Add7~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~37\, u0|cpu_0|cpu|Add7~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~45\, u0|cpu_0|cpu|Add7~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~53\, u0|cpu_0|cpu|Add7~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~5\, u0|cpu_0|cpu|Add7~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~13\, u0|cpu_0|cpu|Add7~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[7]\, u0|cpu_0|cpu|M_pc_plus_one[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_ld~0\, u0|cpu_0|cpu|D_ctrl_ld~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_ld\, u0|cpu_0|cpu|E_ctrl_ld, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld\, u0|cpu_0|cpu|M_ctrl_ld, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[9]~feeder\, u0|cpu_0|cpu|E_src2[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_hi_imm16~0\, u0|cpu_0|cpu|F_ctrl_hi_imm16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_hi_imm16\, u0|cpu_0|cpu|D_ctrl_hi_imm16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_src2_choose_imm~2\, u0|cpu_0|cpu|F_ctrl_src2_choose_imm~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_ignore_dst~0\, u0|cpu_0|cpu|F_ctrl_ignore_dst~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal0~0\, u0|cpu_0|cpu|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_src2_choose_imm~1\, u0|cpu_0|cpu|F_ctrl_src2_choose_imm~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_src2_choose_imm\, u0|cpu_0|cpu|D_ctrl_src2_choose_imm, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[28]~3\, u0|cpu_0|cpu|E_src2[28]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[13]~2\, u0|cpu_0|cpu|E_src2[13]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[9]\, u0|cpu_0|cpu|E_src2[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~16\, u0|cpu_0|cpu|E_alu_result~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[7]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[7]~feeder\, u0|cpu_0|cpu|E_extra_pc[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[7]\, u0|cpu_0|cpu|D_pc_plus_one[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[7]~DUPLICATE\, u0|cpu_0|cpu|E_extra_pc[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[9]\, u0|cpu_0|cpu|E_alu_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[9]~feeder\, u0|cpu_0|cpu|M_alu_result[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[9]\, u0|cpu_0|cpu|M_alu_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[10]~feeder\, u0|cpu_0|cpu|M_st_data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[10]\, u0|cpu_0|cpu|E_src2_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[10]\, u0|cpu_0|cpu|M_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[10]~feeder\, u0|cpu_0|cpu|A_st_data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[10]\, u0|cpu_0|cpu|A_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_dc_index_nowb_inv\, u0|cpu_0|cpu|M_ctrl_dc_index_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[10]\, u0|cpu_0|cpu|A_dc_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0\, u0|mm_interconnect_0|router|Equal3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0\, u0|mm_interconnect_0|router|Equal4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0\, u0|mm_interconnect_0|router|Equal5~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~0\, u0|mm_interconnect_0|router|Equal6~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[82]~1\, u0|mm_interconnect_0|router|src_data[82]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_dest_id[3]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_dest_id[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|Equal0~0\, u0|mm_interconnect_0|cpu_0_data_master_limiter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_dest_id[2]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_dest_id[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[5]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[80]~2\, u0|mm_interconnect_0|router|src_data[80]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_dest_id[1]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_dest_id[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_0|cpu_0_data_master_limiter|suppress_change_dest_id~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_agent|cp_valid\, u0|mm_interconnect_0|cpu_0_data_master_agent|cp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|cpu_0_data_master_limiter|save_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|save_dest_id~1\, u0|mm_interconnect_0|cpu_0_data_master_limiter|save_dest_id~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[7]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~0\, u0|timer_0|period_l_wr_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~1\, u0|timer_0|period_l_wr_strobe~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[10]~feeder\, u0|mailbox_simple_0|command_reg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~0\, u0|mm_interconnect_0|router_001|Equal4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~1\, u0|mm_interconnect_0|router_001|Equal4~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[3]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent|m0_write~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent|m0_write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter~2\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter~1\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_waitrequest_generated~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent|m0_write~1\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent|m0_write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent|m0_read~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent|m0_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pending~0\, u0|mailbox_simple_0|pending~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|status_reg[0]\, u0|mailbox_simple_0|status_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|avmm_snd_waitrequest~0\, u0|mailbox_simple_0|avmm_snd_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[1]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src1_valid~0\, u0|mm_interconnect_0|cmd_demux|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4\, u0|mm_interconnect_0|cmd_demux|sink_ready~4, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_rd_valid~0\, u0|mailbox_simple_0|snd_rd_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_comb~0\, u0|mailbox_simple_0|command_comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_comb~1\, u0|mailbox_simple_0|command_comb~1, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[10]\, u0|mailbox_simple_0|command_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[10]~feeder\, u0|mailbox_simple_0|pointer_reg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_comb~0\, u0|mailbox_simple_0|pointer_comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[10]\, u0|mailbox_simple_0|pointer_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~10\, u0|mailbox_simple_0|snd_int_readdata~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[7]\, u0|cpu_0|cpu|E_src2_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[7]~feeder\, u0|cpu_0|cpu|M_st_data[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[7]\, u0|cpu_0|cpu|M_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[7]\, u0|cpu_0|cpu|A_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_wr_data[7]~1\, u0|cpu_0|cpu|A_dc_fill_wr_data[7]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[2]\, u0|cpu_0|cpu|M_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[2]~feeder\, u0|cpu_0|cpu|A_st_data[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[2]\, u0|cpu_0|cpu|A_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[3]~DUPLICATE\, u0|cpu_0|cpu|d_address_tag_field[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[15]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46]\, u0|mm_interconnect_0|cmd_mux_003|src_data[46], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[15]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~30\, u0|mm_interconnect_0|cmd_mux_004|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[33]\, u0|mm_interconnect_0|cmd_mux_004|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[15]~20\, u0|mm_interconnect_0|rsp_mux_003|src_data[15]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[15]\, u0|cpu_0|cpu|i_readdata_d1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[16]~feeder\, u0|cpu_0|cpu|M_st_data[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[12]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20\, u0|mm_interconnect_0|cmd_mux_003|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[11]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[11]~19\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[11]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[12]~feeder\, u0|cpu_0|cpu|M_st_data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_fill_bit\, u0|cpu_0|cpu|M_rot_fill_bit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[0]~1\, u0|cpu_0|cpu|E_src2[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_rot~0\, u0|cpu_0|cpu|D_ctrl_rot~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_rot\, u0|cpu_0|cpu|E_ctrl_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_shift_rot~1\, u0|cpu_0|cpu|D_ctrl_shift_rot~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_shift_rot_right~0\, u0|cpu_0|cpu|D_ctrl_shift_rot_right~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_shift_rot_right\, u0|cpu_0|cpu|E_ctrl_shift_rot_right, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_pass0~0\, u0|cpu_0|cpu|E_rot_pass0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_pass0\, u0|cpu_0|cpu|M_rot_pass0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[17]~feeder\, u0|cpu_0|cpu|M_st_data[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[17]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[2]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|write_strobe~0\, u0|perf_count_0|write_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|perf_count_0_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|perf_count_0_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~10\, u0|perf_count_0|Equal0~10, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|global_reset~0\, u0|perf_count_0|global_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~11\, u0|perf_count_0|Equal0~11, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|write_strobe~1\, u0|perf_count_0|write_strobe~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_0~0\, u0|perf_count_0|time_counter_enable_0~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_0\, u0|perf_count_0|time_counter_enable_0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~1\, u0|perf_count_0|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always4~0\, u0|perf_count_0|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[17]\, u0|perf_count_0|event_counter_1[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~1\, u0|perf_count_0|Add3~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[0]\, u0|perf_count_0|event_counter_1[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~17\, u0|perf_count_0|Add3~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[1]\, u0|perf_count_0|event_counter_1[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~33\, u0|perf_count_0|Add3~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[2]\, u0|perf_count_0|event_counter_1[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~49\, u0|perf_count_0|Add3~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[3]\, u0|perf_count_0|event_counter_1[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~65\, u0|perf_count_0|Add3~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[4]\, u0|perf_count_0|event_counter_1[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~81\, u0|perf_count_0|Add3~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[5]\, u0|perf_count_0|event_counter_1[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~97\, u0|perf_count_0|Add3~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[6]\, u0|perf_count_0|event_counter_1[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~113\, u0|perf_count_0|Add3~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[7]\, u0|perf_count_0|event_counter_1[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~9\, u0|perf_count_0|Add3~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[8]\, u0|perf_count_0|event_counter_1[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~25\, u0|perf_count_0|Add3~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[9]\, u0|perf_count_0|event_counter_1[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~41\, u0|perf_count_0|Add3~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[10]\, u0|perf_count_0|event_counter_1[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~57\, u0|perf_count_0|Add3~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[11]\, u0|perf_count_0|event_counter_1[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~73\, u0|perf_count_0|Add3~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[12]\, u0|perf_count_0|event_counter_1[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~89\, u0|perf_count_0|Add3~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[13]\, u0|perf_count_0|event_counter_1[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~105\, u0|perf_count_0|Add3~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[14]\, u0|perf_count_0|event_counter_1[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~121\, u0|perf_count_0|Add3~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[15]\, u0|perf_count_0|event_counter_1[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~5\, u0|perf_count_0|Add3~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[16]\, u0|perf_count_0|event_counter_1[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~21\, u0|perf_count_0|Add3~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[17]~DUPLICATE\, u0|perf_count_0|event_counter_1[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~9\, u0|perf_count_0|Equal0~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~8\, u0|perf_count_0|Equal0~8, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~1\, u0|perf_count_0|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always1~0\, u0|perf_count_0|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[0]\, u0|perf_count_0|event_counter_0[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~17\, u0|perf_count_0|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[1]~DUPLICATE\, u0|perf_count_0|event_counter_0[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~33\, u0|perf_count_0|Add1~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[2]\, u0|perf_count_0|event_counter_0[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~49\, u0|perf_count_0|Add1~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[3]\, u0|perf_count_0|event_counter_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~65\, u0|perf_count_0|Add1~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[4]\, u0|perf_count_0|event_counter_0[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~81\, u0|perf_count_0|Add1~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[5]\, u0|perf_count_0|event_counter_0[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~97\, u0|perf_count_0|Add1~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[6]\, u0|perf_count_0|event_counter_0[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~113\, u0|perf_count_0|Add1~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[7]\, u0|perf_count_0|event_counter_0[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~9\, u0|perf_count_0|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[8]\, u0|perf_count_0|event_counter_0[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~25\, u0|perf_count_0|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[9]\, u0|perf_count_0|event_counter_0[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~41\, u0|perf_count_0|Add1~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[10]\, u0|perf_count_0|event_counter_0[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~57\, u0|perf_count_0|Add1~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[11]\, u0|perf_count_0|event_counter_0[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~73\, u0|perf_count_0|Add1~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[12]\, u0|perf_count_0|event_counter_0[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~89\, u0|perf_count_0|Add1~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[13]\, u0|perf_count_0|event_counter_0[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~105\, u0|perf_count_0|Add1~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[14]\, u0|perf_count_0|event_counter_0[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~121\, u0|perf_count_0|Add1~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[15]\, u0|perf_count_0|event_counter_0[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~5\, u0|perf_count_0|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[16]\, u0|perf_count_0|event_counter_0[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~21\, u0|perf_count_0|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[17]\, u0|perf_count_0|event_counter_0[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~1\, u0|perf_count_0|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always0~0\, u0|perf_count_0|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[0]\, u0|perf_count_0|time_counter_0[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~33\, u0|perf_count_0|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[1]\, u0|perf_count_0|time_counter_0[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~65\, u0|perf_count_0|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[2]\, u0|perf_count_0|time_counter_0[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~97\, u0|perf_count_0|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[3]\, u0|perf_count_0|time_counter_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~129\, u0|perf_count_0|Add0~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[4]\, u0|perf_count_0|time_counter_0[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~161\, u0|perf_count_0|Add0~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[5]\, u0|perf_count_0|time_counter_0[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~193\, u0|perf_count_0|Add0~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[6]\, u0|perf_count_0|time_counter_0[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~225\, u0|perf_count_0|Add0~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[7]\, u0|perf_count_0|time_counter_0[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~17\, u0|perf_count_0|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[8]\, u0|perf_count_0|time_counter_0[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~49\, u0|perf_count_0|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[9]\, u0|perf_count_0|time_counter_0[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~81\, u0|perf_count_0|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[10]\, u0|perf_count_0|time_counter_0[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~113\, u0|perf_count_0|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[11]\, u0|perf_count_0|time_counter_0[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~145\, u0|perf_count_0|Add0~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[12]\, u0|perf_count_0|time_counter_0[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~177\, u0|perf_count_0|Add0~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[13]\, u0|perf_count_0|time_counter_0[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~209\, u0|perf_count_0|Add0~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[14]\, u0|perf_count_0|time_counter_0[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~241\, u0|perf_count_0|Add0~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[15]\, u0|perf_count_0|time_counter_0[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~9\, u0|perf_count_0|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[16]\, u0|perf_count_0|time_counter_0[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~41\, u0|perf_count_0|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[17]\, u0|perf_count_0|time_counter_0[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~73\, u0|perf_count_0|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[18]\, u0|perf_count_0|time_counter_0[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~105\, u0|perf_count_0|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[19]\, u0|perf_count_0|time_counter_0[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~137\, u0|perf_count_0|Add0~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[20]\, u0|perf_count_0|time_counter_0[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~169\, u0|perf_count_0|Add0~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[21]\, u0|perf_count_0|time_counter_0[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~201\, u0|perf_count_0|Add0~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[22]\, u0|perf_count_0|time_counter_0[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~233\, u0|perf_count_0|Add0~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[23]\, u0|perf_count_0|time_counter_0[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~25\, u0|perf_count_0|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[24]\, u0|perf_count_0|time_counter_0[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~57\, u0|perf_count_0|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[25]\, u0|perf_count_0|time_counter_0[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~89\, u0|perf_count_0|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[26]\, u0|perf_count_0|time_counter_0[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~121\, u0|perf_count_0|Add0~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[27]\, u0|perf_count_0|time_counter_0[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~153\, u0|perf_count_0|Add0~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[28]\, u0|perf_count_0|time_counter_0[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~185\, u0|perf_count_0|Add0~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[29]\, u0|perf_count_0|time_counter_0[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~217\, u0|perf_count_0|Add0~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[30]\, u0|perf_count_0|time_counter_0[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~249\, u0|perf_count_0|Add0~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[31]\, u0|perf_count_0|time_counter_0[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~5\, u0|perf_count_0|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[32]\, u0|perf_count_0|time_counter_0[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~37\, u0|perf_count_0|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[33]\, u0|perf_count_0|time_counter_0[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~69\, u0|perf_count_0|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[34]\, u0|perf_count_0|time_counter_0[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~101\, u0|perf_count_0|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[35]\, u0|perf_count_0|time_counter_0[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~133\, u0|perf_count_0|Add0~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[36]\, u0|perf_count_0|time_counter_0[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~165\, u0|perf_count_0|Add0~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[37]\, u0|perf_count_0|time_counter_0[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~197\, u0|perf_count_0|Add0~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[38]\, u0|perf_count_0|time_counter_0[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~229\, u0|perf_count_0|Add0~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[39]\, u0|perf_count_0|time_counter_0[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~21\, u0|perf_count_0|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[40]\, u0|perf_count_0|time_counter_0[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~53\, u0|perf_count_0|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[41]\, u0|perf_count_0|time_counter_0[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~85\, u0|perf_count_0|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[42]\, u0|perf_count_0|time_counter_0[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~117\, u0|perf_count_0|Add0~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[43]\, u0|perf_count_0|time_counter_0[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~149\, u0|perf_count_0|Add0~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[44]\, u0|perf_count_0|time_counter_0[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~181\, u0|perf_count_0|Add0~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[45]\, u0|perf_count_0|time_counter_0[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~213\, u0|perf_count_0|Add0~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[46]\, u0|perf_count_0|time_counter_0[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~245\, u0|perf_count_0|Add0~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[47]\, u0|perf_count_0|time_counter_0[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~13\, u0|perf_count_0|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[48]\, u0|perf_count_0|time_counter_0[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~45\, u0|perf_count_0|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[49]\, u0|perf_count_0|time_counter_0[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[17]~DUPLICATE\, u0|perf_count_0|time_counter_0[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[17]~34\, u0|perf_count_0|read_mux_out[17]~34, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[17]~35\, u0|perf_count_0|read_mux_out[17]~35, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~0\, u0|perf_count_0|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_1~0\, u0|perf_count_0|time_counter_enable_1~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_1\, u0|perf_count_0|time_counter_enable_1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always3~0\, u0|perf_count_0|always3~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[17]\, u0|perf_count_0|time_counter_1[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~1\, u0|perf_count_0|Add2~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[0]\, u0|perf_count_0|time_counter_1[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~33\, u0|perf_count_0|Add2~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[1]\, u0|perf_count_0|time_counter_1[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~65\, u0|perf_count_0|Add2~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[2]\, u0|perf_count_0|time_counter_1[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~97\, u0|perf_count_0|Add2~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[3]\, u0|perf_count_0|time_counter_1[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~129\, u0|perf_count_0|Add2~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[4]\, u0|perf_count_0|time_counter_1[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~161\, u0|perf_count_0|Add2~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[5]\, u0|perf_count_0|time_counter_1[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~193\, u0|perf_count_0|Add2~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[6]\, u0|perf_count_0|time_counter_1[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~225\, u0|perf_count_0|Add2~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[7]\, u0|perf_count_0|time_counter_1[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~17\, u0|perf_count_0|Add2~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[8]\, u0|perf_count_0|time_counter_1[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~49\, u0|perf_count_0|Add2~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[9]\, u0|perf_count_0|time_counter_1[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~81\, u0|perf_count_0|Add2~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[10]\, u0|perf_count_0|time_counter_1[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~113\, u0|perf_count_0|Add2~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[11]\, u0|perf_count_0|time_counter_1[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~145\, u0|perf_count_0|Add2~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[12]\, u0|perf_count_0|time_counter_1[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~177\, u0|perf_count_0|Add2~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[13]\, u0|perf_count_0|time_counter_1[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~209\, u0|perf_count_0|Add2~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[14]\, u0|perf_count_0|time_counter_1[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~241\, u0|perf_count_0|Add2~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[15]\, u0|perf_count_0|time_counter_1[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~9\, u0|perf_count_0|Add2~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[16]\, u0|perf_count_0|time_counter_1[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~41\, u0|perf_count_0|Add2~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[17]~DUPLICATE\, u0|perf_count_0|time_counter_1[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~73\, u0|perf_count_0|Add2~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[18]\, u0|perf_count_0|time_counter_1[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~105\, u0|perf_count_0|Add2~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[19]\, u0|perf_count_0|time_counter_1[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~137\, u0|perf_count_0|Add2~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[20]\, u0|perf_count_0|time_counter_1[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~169\, u0|perf_count_0|Add2~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[21]\, u0|perf_count_0|time_counter_1[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~201\, u0|perf_count_0|Add2~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[22]\, u0|perf_count_0|time_counter_1[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~233\, u0|perf_count_0|Add2~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[23]\, u0|perf_count_0|time_counter_1[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~25\, u0|perf_count_0|Add2~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[24]\, u0|perf_count_0|time_counter_1[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~57\, u0|perf_count_0|Add2~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[25]\, u0|perf_count_0|time_counter_1[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~89\, u0|perf_count_0|Add2~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[26]\, u0|perf_count_0|time_counter_1[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~121\, u0|perf_count_0|Add2~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[27]\, u0|perf_count_0|time_counter_1[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~153\, u0|perf_count_0|Add2~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[28]\, u0|perf_count_0|time_counter_1[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~185\, u0|perf_count_0|Add2~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[29]\, u0|perf_count_0|time_counter_1[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~217\, u0|perf_count_0|Add2~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[30]\, u0|perf_count_0|time_counter_1[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~249\, u0|perf_count_0|Add2~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[31]\, u0|perf_count_0|time_counter_1[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~5\, u0|perf_count_0|Add2~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[32]\, u0|perf_count_0|time_counter_1[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~37\, u0|perf_count_0|Add2~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[33]\, u0|perf_count_0|time_counter_1[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~69\, u0|perf_count_0|Add2~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[34]\, u0|perf_count_0|time_counter_1[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~101\, u0|perf_count_0|Add2~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[35]\, u0|perf_count_0|time_counter_1[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~133\, u0|perf_count_0|Add2~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[36]\, u0|perf_count_0|time_counter_1[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~165\, u0|perf_count_0|Add2~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[37]\, u0|perf_count_0|time_counter_1[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~197\, u0|perf_count_0|Add2~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[38]\, u0|perf_count_0|time_counter_1[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~229\, u0|perf_count_0|Add2~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[39]\, u0|perf_count_0|time_counter_1[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~21\, u0|perf_count_0|Add2~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[40]\, u0|perf_count_0|time_counter_1[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~53\, u0|perf_count_0|Add2~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[41]\, u0|perf_count_0|time_counter_1[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~85\, u0|perf_count_0|Add2~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[42]\, u0|perf_count_0|time_counter_1[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~117\, u0|perf_count_0|Add2~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[43]\, u0|perf_count_0|time_counter_1[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~149\, u0|perf_count_0|Add2~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[44]\, u0|perf_count_0|time_counter_1[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~181\, u0|perf_count_0|Add2~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[45]\, u0|perf_count_0|time_counter_1[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~213\, u0|perf_count_0|Add2~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[46]\, u0|perf_count_0|time_counter_1[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~245\, u0|perf_count_0|Add2~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[47]\, u0|perf_count_0|time_counter_1[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~13\, u0|perf_count_0|Add2~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[48]\, u0|perf_count_0|time_counter_1[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~45\, u0|perf_count_0|Add2~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[49]\, u0|perf_count_0|time_counter_1[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[17]~30\, u0|perf_count_0|read_mux_out[17]~30, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~4\, u0|perf_count_0|Equal0~4, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~7\, u0|perf_count_0|Equal0~7, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always10~0\, u0|perf_count_0|always10~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[17]\, u0|perf_count_0|event_counter_3[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~1\, u0|perf_count_0|Add7~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[0]\, u0|perf_count_0|event_counter_3[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~17\, u0|perf_count_0|Add7~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[1]~DUPLICATE\, u0|perf_count_0|event_counter_3[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~33\, u0|perf_count_0|Add7~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[2]\, u0|perf_count_0|event_counter_3[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~49\, u0|perf_count_0|Add7~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[3]\, u0|perf_count_0|event_counter_3[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~65\, u0|perf_count_0|Add7~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[4]\, u0|perf_count_0|event_counter_3[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~81\, u0|perf_count_0|Add7~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[5]\, u0|perf_count_0|event_counter_3[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~97\, u0|perf_count_0|Add7~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[6]\, u0|perf_count_0|event_counter_3[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~113\, u0|perf_count_0|Add7~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[7]\, u0|perf_count_0|event_counter_3[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~9\, u0|perf_count_0|Add7~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[8]\, u0|perf_count_0|event_counter_3[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~25\, u0|perf_count_0|Add7~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[9]\, u0|perf_count_0|event_counter_3[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~41\, u0|perf_count_0|Add7~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[10]\, u0|perf_count_0|event_counter_3[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~57\, u0|perf_count_0|Add7~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[11]\, u0|perf_count_0|event_counter_3[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~73\, u0|perf_count_0|Add7~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[12]~DUPLICATE\, u0|perf_count_0|event_counter_3[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~89\, u0|perf_count_0|Add7~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[13]\, u0|perf_count_0|event_counter_3[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~105\, u0|perf_count_0|Add7~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[14]\, u0|perf_count_0|event_counter_3[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~121\, u0|perf_count_0|Add7~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[15]\, u0|perf_count_0|event_counter_3[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~5\, u0|perf_count_0|Add7~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[16]\, u0|perf_count_0|event_counter_3[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~21\, u0|perf_count_0|Add7~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[17]~DUPLICATE\, u0|perf_count_0|event_counter_3[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~5\, u0|perf_count_0|Equal0~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~3\, u0|perf_count_0|Equal0~3, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always7~0\, u0|perf_count_0|always7~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[17]\, u0|perf_count_0|event_counter_2[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~1\, u0|perf_count_0|Add5~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[0]\, u0|perf_count_0|event_counter_2[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~17\, u0|perf_count_0|Add5~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[1]\, u0|perf_count_0|event_counter_2[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~33\, u0|perf_count_0|Add5~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[2]\, u0|perf_count_0|event_counter_2[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~49\, u0|perf_count_0|Add5~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[3]\, u0|perf_count_0|event_counter_2[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~65\, u0|perf_count_0|Add5~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[4]\, u0|perf_count_0|event_counter_2[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~81\, u0|perf_count_0|Add5~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[5]\, u0|perf_count_0|event_counter_2[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~97\, u0|perf_count_0|Add5~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[6]\, u0|perf_count_0|event_counter_2[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~113\, u0|perf_count_0|Add5~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[7]\, u0|perf_count_0|event_counter_2[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~9\, u0|perf_count_0|Add5~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[8]\, u0|perf_count_0|event_counter_2[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~25\, u0|perf_count_0|Add5~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[9]\, u0|perf_count_0|event_counter_2[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~41\, u0|perf_count_0|Add5~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[10]\, u0|perf_count_0|event_counter_2[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~57\, u0|perf_count_0|Add5~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[11]\, u0|perf_count_0|event_counter_2[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~73\, u0|perf_count_0|Add5~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[12]\, u0|perf_count_0|event_counter_2[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~89\, u0|perf_count_0|Add5~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[13]\, u0|perf_count_0|event_counter_2[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~105\, u0|perf_count_0|Add5~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[14]\, u0|perf_count_0|event_counter_2[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~121\, u0|perf_count_0|Add5~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[15]\, u0|perf_count_0|event_counter_2[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~5\, u0|perf_count_0|Add5~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[16]\, u0|perf_count_0|event_counter_2[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~21\, u0|perf_count_0|Add5~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[17]~DUPLICATE\, u0|perf_count_0|event_counter_2[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[17]~32\, u0|perf_count_0|read_mux_out[17]~32, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~6\, u0|perf_count_0|Equal0~6, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_3~0\, u0|perf_count_0|time_counter_enable_3~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_3\, u0|perf_count_0|time_counter_enable_3, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always9~0\, u0|perf_count_0|always9~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[17]\, u0|perf_count_0|time_counter_3[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~1\, u0|perf_count_0|Add6~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[0]\, u0|perf_count_0|time_counter_3[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~33\, u0|perf_count_0|Add6~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[1]\, u0|perf_count_0|time_counter_3[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~65\, u0|perf_count_0|Add6~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[2]\, u0|perf_count_0|time_counter_3[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~97\, u0|perf_count_0|Add6~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[3]\, u0|perf_count_0|time_counter_3[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~129\, u0|perf_count_0|Add6~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[4]\, u0|perf_count_0|time_counter_3[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~161\, u0|perf_count_0|Add6~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[5]\, u0|perf_count_0|time_counter_3[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~193\, u0|perf_count_0|Add6~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[6]\, u0|perf_count_0|time_counter_3[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~225\, u0|perf_count_0|Add6~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[7]\, u0|perf_count_0|time_counter_3[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~17\, u0|perf_count_0|Add6~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[8]\, u0|perf_count_0|time_counter_3[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~49\, u0|perf_count_0|Add6~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[9]\, u0|perf_count_0|time_counter_3[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~81\, u0|perf_count_0|Add6~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[10]\, u0|perf_count_0|time_counter_3[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~113\, u0|perf_count_0|Add6~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[11]\, u0|perf_count_0|time_counter_3[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~145\, u0|perf_count_0|Add6~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[12]\, u0|perf_count_0|time_counter_3[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~177\, u0|perf_count_0|Add6~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[13]\, u0|perf_count_0|time_counter_3[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~209\, u0|perf_count_0|Add6~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[14]\, u0|perf_count_0|time_counter_3[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~241\, u0|perf_count_0|Add6~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[15]\, u0|perf_count_0|time_counter_3[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~9\, u0|perf_count_0|Add6~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[16]\, u0|perf_count_0|time_counter_3[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~41\, u0|perf_count_0|Add6~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[17]~DUPLICATE\, u0|perf_count_0|time_counter_3[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~73\, u0|perf_count_0|Add6~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[18]\, u0|perf_count_0|time_counter_3[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~105\, u0|perf_count_0|Add6~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[19]\, u0|perf_count_0|time_counter_3[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~137\, u0|perf_count_0|Add6~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[20]\, u0|perf_count_0|time_counter_3[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~169\, u0|perf_count_0|Add6~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[21]\, u0|perf_count_0|time_counter_3[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~201\, u0|perf_count_0|Add6~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[22]\, u0|perf_count_0|time_counter_3[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~233\, u0|perf_count_0|Add6~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[23]\, u0|perf_count_0|time_counter_3[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~25\, u0|perf_count_0|Add6~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[24]\, u0|perf_count_0|time_counter_3[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~57\, u0|perf_count_0|Add6~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[25]\, u0|perf_count_0|time_counter_3[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~89\, u0|perf_count_0|Add6~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[26]\, u0|perf_count_0|time_counter_3[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~121\, u0|perf_count_0|Add6~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[27]\, u0|perf_count_0|time_counter_3[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~153\, u0|perf_count_0|Add6~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[28]\, u0|perf_count_0|time_counter_3[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~185\, u0|perf_count_0|Add6~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[29]\, u0|perf_count_0|time_counter_3[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~217\, u0|perf_count_0|Add6~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[30]\, u0|perf_count_0|time_counter_3[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~249\, u0|perf_count_0|Add6~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[31]\, u0|perf_count_0|time_counter_3[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~5\, u0|perf_count_0|Add6~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[32]\, u0|perf_count_0|time_counter_3[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~37\, u0|perf_count_0|Add6~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[33]\, u0|perf_count_0|time_counter_3[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~69\, u0|perf_count_0|Add6~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[34]\, u0|perf_count_0|time_counter_3[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~101\, u0|perf_count_0|Add6~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[35]\, u0|perf_count_0|time_counter_3[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~133\, u0|perf_count_0|Add6~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[36]\, u0|perf_count_0|time_counter_3[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~165\, u0|perf_count_0|Add6~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[37]\, u0|perf_count_0|time_counter_3[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~197\, u0|perf_count_0|Add6~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[38]\, u0|perf_count_0|time_counter_3[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~229\, u0|perf_count_0|Add6~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[39]\, u0|perf_count_0|time_counter_3[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~21\, u0|perf_count_0|Add6~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[40]\, u0|perf_count_0|time_counter_3[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~53\, u0|perf_count_0|Add6~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[41]\, u0|perf_count_0|time_counter_3[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~85\, u0|perf_count_0|Add6~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[42]\, u0|perf_count_0|time_counter_3[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~117\, u0|perf_count_0|Add6~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[43]\, u0|perf_count_0|time_counter_3[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~149\, u0|perf_count_0|Add6~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[44]\, u0|perf_count_0|time_counter_3[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~181\, u0|perf_count_0|Add6~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[45]\, u0|perf_count_0|time_counter_3[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~213\, u0|perf_count_0|Add6~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[46]\, u0|perf_count_0|time_counter_3[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~245\, u0|perf_count_0|Add6~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[47]\, u0|perf_count_0|time_counter_3[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~13\, u0|perf_count_0|Add6~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[48]\, u0|perf_count_0|time_counter_3[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~45\, u0|perf_count_0|Add6~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[49]\, u0|perf_count_0|time_counter_3[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[17]~33\, u0|perf_count_0|read_mux_out[17]~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~1\, u0|perf_count_0|Add4~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Equal0~2\, u0|perf_count_0|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_2~0\, u0|perf_count_0|time_counter_enable_2~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_enable_2\, u0|perf_count_0|time_counter_enable_2, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|always6~0\, u0|perf_count_0|always6~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[0]\, u0|perf_count_0|time_counter_2[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~33\, u0|perf_count_0|Add4~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[1]\, u0|perf_count_0|time_counter_2[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~65\, u0|perf_count_0|Add4~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[2]\, u0|perf_count_0|time_counter_2[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~97\, u0|perf_count_0|Add4~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[3]\, u0|perf_count_0|time_counter_2[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~129\, u0|perf_count_0|Add4~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[4]\, u0|perf_count_0|time_counter_2[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~161\, u0|perf_count_0|Add4~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[5]\, u0|perf_count_0|time_counter_2[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~193\, u0|perf_count_0|Add4~193, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[6]\, u0|perf_count_0|time_counter_2[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~225\, u0|perf_count_0|Add4~225, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[7]\, u0|perf_count_0|time_counter_2[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~17\, u0|perf_count_0|Add4~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[8]\, u0|perf_count_0|time_counter_2[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~49\, u0|perf_count_0|Add4~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[9]\, u0|perf_count_0|time_counter_2[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~81\, u0|perf_count_0|Add4~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[10]\, u0|perf_count_0|time_counter_2[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~113\, u0|perf_count_0|Add4~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[11]\, u0|perf_count_0|time_counter_2[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~145\, u0|perf_count_0|Add4~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[12]\, u0|perf_count_0|time_counter_2[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~177\, u0|perf_count_0|Add4~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[13]\, u0|perf_count_0|time_counter_2[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~209\, u0|perf_count_0|Add4~209, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[14]\, u0|perf_count_0|time_counter_2[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~241\, u0|perf_count_0|Add4~241, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[15]\, u0|perf_count_0|time_counter_2[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~9\, u0|perf_count_0|Add4~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[16]\, u0|perf_count_0|time_counter_2[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~41\, u0|perf_count_0|Add4~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[17]\, u0|perf_count_0|time_counter_2[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~73\, u0|perf_count_0|Add4~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[18]\, u0|perf_count_0|time_counter_2[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~105\, u0|perf_count_0|Add4~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[19]\, u0|perf_count_0|time_counter_2[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~137\, u0|perf_count_0|Add4~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[20]\, u0|perf_count_0|time_counter_2[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~169\, u0|perf_count_0|Add4~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[21]\, u0|perf_count_0|time_counter_2[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~201\, u0|perf_count_0|Add4~201, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[22]\, u0|perf_count_0|time_counter_2[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~233\, u0|perf_count_0|Add4~233, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[23]\, u0|perf_count_0|time_counter_2[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~25\, u0|perf_count_0|Add4~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[24]\, u0|perf_count_0|time_counter_2[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~57\, u0|perf_count_0|Add4~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[25]\, u0|perf_count_0|time_counter_2[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~89\, u0|perf_count_0|Add4~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[26]\, u0|perf_count_0|time_counter_2[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~121\, u0|perf_count_0|Add4~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[27]\, u0|perf_count_0|time_counter_2[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~153\, u0|perf_count_0|Add4~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[28]\, u0|perf_count_0|time_counter_2[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~185\, u0|perf_count_0|Add4~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[29]\, u0|perf_count_0|time_counter_2[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~217\, u0|perf_count_0|Add4~217, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[30]\, u0|perf_count_0|time_counter_2[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~249\, u0|perf_count_0|Add4~249, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[31]\, u0|perf_count_0|time_counter_2[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~5\, u0|perf_count_0|Add4~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[32]\, u0|perf_count_0|time_counter_2[32], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~37\, u0|perf_count_0|Add4~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[33]\, u0|perf_count_0|time_counter_2[33], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~69\, u0|perf_count_0|Add4~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[34]\, u0|perf_count_0|time_counter_2[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~101\, u0|perf_count_0|Add4~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[35]\, u0|perf_count_0|time_counter_2[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~133\, u0|perf_count_0|Add4~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[36]\, u0|perf_count_0|time_counter_2[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~165\, u0|perf_count_0|Add4~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[37]\, u0|perf_count_0|time_counter_2[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~197\, u0|perf_count_0|Add4~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[38]\, u0|perf_count_0|time_counter_2[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~229\, u0|perf_count_0|Add4~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[39]\, u0|perf_count_0|time_counter_2[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~21\, u0|perf_count_0|Add4~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[40]\, u0|perf_count_0|time_counter_2[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~53\, u0|perf_count_0|Add4~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[41]\, u0|perf_count_0|time_counter_2[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~85\, u0|perf_count_0|Add4~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[42]\, u0|perf_count_0|time_counter_2[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~117\, u0|perf_count_0|Add4~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[43]\, u0|perf_count_0|time_counter_2[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~149\, u0|perf_count_0|Add4~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[44]\, u0|perf_count_0|time_counter_2[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~181\, u0|perf_count_0|Add4~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[45]\, u0|perf_count_0|time_counter_2[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~213\, u0|perf_count_0|Add4~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[46]\, u0|perf_count_0|time_counter_2[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~245\, u0|perf_count_0|Add4~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[47]\, u0|perf_count_0|time_counter_2[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~13\, u0|perf_count_0|Add4~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[48]\, u0|perf_count_0|time_counter_2[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~45\, u0|perf_count_0|Add4~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[49]\, u0|perf_count_0|time_counter_2[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[17]~31\, u0|perf_count_0|read_mux_out[17]~31, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[17]\, u0|perf_count_0|read_mux_out[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[17]\, u0|perf_count_0|readdata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[17]~feeder\, u0|mailbox_simple_0|pointer_reg[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[17]\, u0|mailbox_simple_0|pointer_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[17]~feeder\, u0|mailbox_simple_0|command_reg[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[17]\, u0|mailbox_simple_0|command_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~5\, u0|mailbox_simple_0|snd_int_readdata~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~44\, u0|mm_interconnect_0|rsp_mux|src_payload~44, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|r_val\, u0|jtag_uart_0|r_val, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo\, u0|jtag_uart_0|wr_rfifo, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[0]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0\, u0|jtag_uart_0|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~1\, u0|jtag_uart_0|av_waitrequest~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0\, u0|jtag_uart_0|fifo_rd~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|t_dav\, u0|jtag_uart_0|t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~1\, u0|cpu_0|cpu|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~5\, u0|cpu_0|cpu|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[1]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[1]~feeder\, u0|cpu_0|cpu|E_extra_pc[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[1]\, u0|cpu_0|cpu|D_pc_plus_one[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[1]~DUPLICATE\, u0|cpu_0|cpu|E_extra_pc[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~3\, u0|cpu_0|cpu|E_alu_result~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[3]\, u0|cpu_0|cpu|E_alu_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[3]~feeder\, u0|cpu_0|cpu|M_alu_result[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[3]\, u0|cpu_0|cpu|M_alu_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[3]~feeder\, u0|cpu_0|cpu|W_wr_data[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[3]\, u0|cpu_0|cpu|W_wr_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[3]~14\, u0|cpu_0|cpu|D_src2_reg[3]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_sel_fill1~0\, u0|cpu_0|cpu|E_rot_sel_fill1~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_sel_fill1~DUPLICATE\, u0|cpu_0|cpu|M_rot_sel_fill1~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[13]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[16]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[13]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30]~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[0]~2\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[13]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[13]~feeder\, u0|cpu_0|cpu|M_st_data[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[13]~feeder\, u0|cpu_0|cpu|E_src2[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[13]\, u0|cpu_0|cpu|E_src2[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[19]~feeder\, u0|cpu_0|cpu|M_st_data[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[19]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_dc_index_nowb_inv~0\, u0|cpu_1|cpu|E_ctrl_dc_index_nowb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_dc_index_nowb_inv\, u0|cpu_1|cpu|M_ctrl_dc_index_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[2]\, u0|cpu_1|cpu|A_dc_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[38]\, u0|mm_interconnect_0|cmd_mux_012|src_data[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[39]\, u0|mm_interconnect_0|cmd_mux_012|src_data[39], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_offset_nxt[2]~1\, u0|cpu_1|cpu|ic_fill_ap_offset_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_offset[2]\, u0|cpu_1|cpu|ic_fill_ap_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[40]\, u0|mm_interconnect_0|cmd_mux_012|src_data[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[41]\, u0|mm_interconnect_0|cmd_mux_012|src_data[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[42]\, u0|mm_interconnect_0|cmd_mux_012|src_data[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[43]\, u0|mm_interconnect_0|cmd_mux_012|src_data[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[44]\, u0|mm_interconnect_0|cmd_mux_012|src_data[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[45]\, u0|mm_interconnect_0|cmd_mux_012|src_data[45], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[46]\, u0|mm_interconnect_0|cmd_mux_012|src_data[46], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[47]\, u0|mm_interconnect_0|cmd_mux_012|src_data[47], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[1]\, u0|cpu_1|cpu|d_address_tag_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[48]\, u0|mm_interconnect_0|cmd_mux_012|src_data[48], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[49]\, u0|mm_interconnect_0|cmd_mux_012|src_data[49], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_rd_port_addr[0]~0\, u0|cpu_1|cpu|dc_tag_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_rd_port_addr[1]~1\, u0|cpu_1|cpu|dc_tag_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_rd_port_addr[2]~2\, u0|cpu_1|cpu|dc_tag_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_rd_port_addr[3]~3\, u0|cpu_1|cpu|dc_tag_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_rd_port_addr[4]~4\, u0|cpu_1|cpu|dc_tag_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_rd_port_addr[5]~5\, u0|cpu_1|cpu|dc_tag_rd_port_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[12]~feeder\, u0|cpu_1|cpu|E_src2[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~18\, u0|cpu_1|cpu|E_alu_result~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~33\, u0|cpu_1|cpu|Add3~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[10]\, u0|cpu_1|cpu|D_pc_plus_one[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~33\, u0|cpu_1|cpu|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~37\, u0|cpu_1|cpu|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~41\, u0|cpu_1|cpu|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[10]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add1~26\, u0|cpu_1|cpu|Add1~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add1~5\, u0|cpu_1|cpu|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[10]\, u0|cpu_1|cpu|E_extra_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[12]\, u0|cpu_1|cpu|E_alu_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[12]~feeder\, u0|cpu_1|cpu|M_alu_result[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[12]\, u0|cpu_1|cpu|M_alu_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[12]~50\, u0|cpu_1|cpu|D_src2_reg[12]~50, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_b_rd_port_addr[0]~0\, u0|cpu_1|cpu|rf_b_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_b_rd_port_addr[1]~1\, u0|cpu_1|cpu|rf_b_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_b_rd_port_addr[2]~2\, u0|cpu_1|cpu|rf_b_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[0]\, u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[22]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable_nxt[3]~0\, u0|cpu_1|cpu|d_byteenable_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable_nxt[0]~1\, u0|cpu_1|cpu|d_byteenable_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable[0]\, u0|cpu_1|cpu|d_byteenable[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[32]\, u0|mm_interconnect_0|cmd_mux_011|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[0]~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~4\, u0|mm_interconnect_0|cmd_mux_011|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|cfgrom_readdata[16]~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|cfgrom_readdata[16]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~8\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~21\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~3\, u0|mm_interconnect_0|cmd_mux_011|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30]~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~5\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]~27\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[11]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[11]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~21\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]~22\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[37]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[37], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[25]~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~23\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[36]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[36], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[36]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[36], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[25]~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[11]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[14]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[14]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[14]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_cdr\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_phy|virtual_state_cdr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[14]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~18\, u0|mm_interconnect_0|cmd_mux_011|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[10]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[13]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[13]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[10]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[11]~34\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[11]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[11]~19\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[11]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[11]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[30]\, u0|cpu_1|cpu|D_iw[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~22\, u0|mm_interconnect_0|cmd_mux_012|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[33]\, u0|mm_interconnect_0|cmd_mux_012|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a45\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a45, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a13\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[13]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~61\, u0|cpu_1|cpu|Add3~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~57\, u0|cpu_1|cpu|Add3~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~1\, u0|cpu_1|cpu|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~5\, u0|cpu_1|cpu|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~9\, u0|cpu_1|cpu|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[2]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[2]~feeder\, u0|cpu_1|cpu|E_extra_pc[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[2]\, u0|cpu_1|cpu|D_pc_plus_one[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[2]~DUPLICATE\, u0|cpu_1|cpu|E_extra_pc[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[4]\, u0|cpu_1|cpu|E_alu_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_b_rd_port_addr[4]~4\, u0|cpu_1|cpu|rf_b_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~17\, u0|cpu_1|cpu|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[4]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[4]~feeder\, u0|cpu_1|cpu|E_extra_pc[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[4]~feeder\, u0|cpu_1|cpu|D_pc_plus_one[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[4]\, u0|cpu_1|cpu|D_pc_plus_one[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[4]\, u0|cpu_1|cpu|E_extra_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[6]~feeder\, u0|cpu_1|cpu|W_wr_data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[6]\, u0|cpu_1|cpu|W_wr_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[6]\, u0|cpu_1|cpu|E_src2_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[14]~feeder\, u0|cpu_1|cpu|M_st_data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[14]\, u0|cpu_1|cpu|E_src2_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[14]\, u0|cpu_1|cpu|M_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[14]\, u0|cpu_1|cpu|A_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~12\, u0|mm_interconnect_0|cmd_mux_012|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[32]\, u0|mm_interconnect_0|cmd_mux_012|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a3\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a3, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a35\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a35, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~69\, u0|perf_count_1|Add2~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[34]\, u0|perf_count_1|time_counter_1[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~101\, u0|perf_count_1|Add2~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[35]\, u0|perf_count_1|time_counter_1[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[3]~72\, u0|perf_count_1|read_mux_out[3]~72, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[35]\, u0|perf_count_1|time_counter_2[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~69\, u0|perf_count_1|Add4~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[34]\, u0|perf_count_1|time_counter_2[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~101\, u0|perf_count_1|Add4~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[35]~DUPLICATE\, u0|perf_count_1|time_counter_2[35]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[3]~73\, u0|perf_count_1|read_mux_out[3]~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~69\, u0|perf_count_1|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[34]\, u0|perf_count_1|time_counter_0[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~101\, u0|perf_count_1|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[35]\, u0|perf_count_1|time_counter_0[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[3]~76\, u0|perf_count_1|read_mux_out[3]~76, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~33\, u0|perf_count_1|Add3~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[2]\, u0|perf_count_1|event_counter_1[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~49\, u0|perf_count_1|Add3~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[3]\, u0|perf_count_1|event_counter_1[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~33\, u0|perf_count_1|Add1~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[2]\, u0|perf_count_1|event_counter_0[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~49\, u0|perf_count_1|Add1~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[3]\, u0|perf_count_1|event_counter_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[3]~77\, u0|perf_count_1|read_mux_out[3]~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[35]\, u0|perf_count_1|time_counter_3[35], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~69\, u0|perf_count_1|Add6~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[34]\, u0|perf_count_1|time_counter_3[34], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~101\, u0|perf_count_1|Add6~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[35]~DUPLICATE\, u0|perf_count_1|time_counter_3[35]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[3]~75\, u0|perf_count_1|read_mux_out[3]~75, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~33\, u0|perf_count_1|Add7~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[2]\, u0|perf_count_1|event_counter_3[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~49\, u0|perf_count_1|Add7~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[3]\, u0|perf_count_1|event_counter_3[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~33\, u0|perf_count_1|Add5~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[2]\, u0|perf_count_1|event_counter_2[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~49\, u0|perf_count_1|Add5~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[3]\, u0|perf_count_1|event_counter_2[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[3]~74\, u0|perf_count_1|read_mux_out[3]~74, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[3]\, u0|perf_count_1|read_mux_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[3]\, u0|perf_count_1|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[3]~5\, u0|timer_1|counter_snapshot[3]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[3]\, u0|timer_1|counter_snapshot[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[3]~6\, u0|timer_1|read_mux_out[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[3]~0\, u0|timer_1|period_h_register[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[3]\, u0|timer_1|period_h_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~113\, u0|timer_1|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~5\, u0|timer_1|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[2]\, u0|timer_1|period_h_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[18]\, u0|timer_1|internal_counter[18], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~81\, u0|timer_1|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~6\, u0|timer_1|internal_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[19]\, u0|timer_1|internal_counter[19], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[19]~6\, u0|timer_1|counter_snapshot[19]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[19]\, u0|timer_1|counter_snapshot[19], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|control_register[3]\, u0|timer_1|control_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[3]~7\, u0|timer_1|read_mux_out[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[3]\, u0|timer_1|read_mux_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[3]\, u0|timer_1|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~20\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0\, u0|mm_interconnect_0|cmd_mux_006|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~1\, u0|mm_interconnect_0|cmd_mux_006|update_grant~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~2\, u0|mm_interconnect_0|cmd_mux_006|update_grant~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|always6~0\, u0|mm_interconnect_0|cmd_mux_006|always6~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|Equal0~0\, u0|leds_0|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[3]\, u0|mm_interconnect_0|cmd_mux_006|src_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_begintransfer~0\, u0|mm_interconnect_0|leds_0_s1_translator|av_begintransfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[56]\, u0|mm_interconnect_0|cmd_mux_006|src_data[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|leds_0_s1_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|always0~0\, u0|leds_0|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[3]\, u0|leds_0|data_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[3]\, u0|leds_0|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[3]\, u0|mailbox_simple_0|command_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[3]\, u0|mailbox_simple_0|pointer_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~12\, u0|mailbox_simple_0|rcv_int_readdata~12, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[3]\, u0|mailbox_simple_0|readdata_with_waitstate[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[1][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[0][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_006|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~19\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[3]\, u0|mm_interconnect_0|cmd_mux_005|src_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[1]~DUPLICATE\, u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|reset_reg_enable~0\, u0|mutex_0|reset_reg_enable~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_unsigned_lo_imm16~1\, u0|cpu_1|cpu|F_ctrl_unsigned_lo_imm16~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_unsigned_lo_imm16~0\, u0|cpu_1|cpu|F_ctrl_unsigned_lo_imm16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_unsigned_lo_imm16\, u0|cpu_1|cpu|D_ctrl_unsigned_lo_imm16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[29]~0\, u0|cpu_1|cpu|D_src2[29]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[0]\, u0|cpu_1|cpu|M_mem_baddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ld_align_sh8\, u0|cpu_1|cpu|M_ld_align_sh8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_align_sh8\, u0|cpu_1|cpu|A_ld_align_sh8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[19]~1\, u0|cpu_1|cpu|A_inst_result[19]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[15]~feeder\, u0|cpu_1|cpu|E_src2[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal159~0\, u0|cpu_1|cpu|Equal159~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~9\, u0|cpu_1|cpu|Equal149~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_shift_right_arith~0\, u0|cpu_1|cpu|D_ctrl_shift_right_arith~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_shift_right_arith\, u0|cpu_1|cpu|E_ctrl_shift_right_arith, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_fill_bit~0\, u0|cpu_1|cpu|E_rot_fill_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_fill_bit\, u0|cpu_1|cpu|M_rot_fill_bit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[7]~7\, u0|cpu_1|cpu|E_rot_mask[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[7]\, u0|cpu_1|cpu|M_rot_mask[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_rot~0\, u0|cpu_1|cpu|D_ctrl_rot~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_rot\, u0|cpu_1|cpu|E_ctrl_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_shift_rot_left~0\, u0|cpu_1|cpu|D_ctrl_shift_rot_left~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_shift_rot_left\, u0|cpu_1|cpu|E_ctrl_shift_rot_left, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_pass1~0\, u0|cpu_1|cpu|E_rot_pass1~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_pass1\, u0|cpu_1|cpu|M_rot_pass1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_sel_fill1~0\, u0|cpu_1|cpu|E_rot_sel_fill1~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_sel_fill1\, u0|cpu_1|cpu|M_rot_sel_fill1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[1]\, u0|cpu_1|cpu|M_mem_baddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[1]\, u0|cpu_1|cpu|A_mem_baddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[31]~87\, u0|cpu_0|cpu|D_src2_reg[31]~87, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal312~0\, u0|cpu_0|cpu|Equal312~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_wr_dst_reg_from_D\, u0|cpu_0|cpu|E_wr_dst_reg_from_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_wr_dst_reg\, u0|cpu_0|cpu|E_wr_dst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_a_cmp_F~0\, u0|cpu_0|cpu|E_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ld_align_byte1_fill~0\, u0|cpu_0|cpu|M_ld_align_byte1_fill~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_align_byte1_fill\, u0|cpu_0|cpu|A_ld_align_byte1_fill, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][57]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][75]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][75]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_011|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[4]\, u0|mm_interconnect_0|cmd_mux_005|src_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[4]\, u0|mutex_0|mutex_value[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38]\, u0|mm_interconnect_0|cmd_mux_005|src_data[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \~GND\, ~GND, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|r_val\, u0|jtag_uart_1|r_val, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[6]~feeder\, u0|cpu_1|cpu|M_st_data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[6]\, u0|cpu_1|cpu|M_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[6]\, u0|cpu_1|cpu|A_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_byte_en[1]~2\, u0|cpu_1|cpu|dc_data_wr_port_byte_en[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~6\, u0|mm_interconnect_0|cmd_mux_012|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a9\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~133\, u0|perf_count_1|Add2~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[36]\, u0|perf_count_1|time_counter_1[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~165\, u0|perf_count_1|Add2~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[37]\, u0|perf_count_1|time_counter_1[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~197\, u0|perf_count_1|Add2~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[38]\, u0|perf_count_1|time_counter_1[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~229\, u0|perf_count_1|Add2~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[39]\, u0|perf_count_1|time_counter_1[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~21\, u0|perf_count_1|Add2~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[40]\, u0|perf_count_1|time_counter_1[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~53\, u0|perf_count_1|Add2~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[41]\, u0|perf_count_1|time_counter_1[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[9]~36\, u0|perf_count_1|read_mux_out[9]~36, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~65\, u0|perf_count_1|Add3~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[4]\, u0|perf_count_1|event_counter_1[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~81\, u0|perf_count_1|Add3~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[5]\, u0|perf_count_1|event_counter_1[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~97\, u0|perf_count_1|Add3~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[6]\, u0|perf_count_1|event_counter_1[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~113\, u0|perf_count_1|Add3~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[7]\, u0|perf_count_1|event_counter_1[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~9\, u0|perf_count_1|Add3~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[8]\, u0|perf_count_1|event_counter_1[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~25\, u0|perf_count_1|Add3~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[9]\, u0|perf_count_1|event_counter_1[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[41]\, u0|perf_count_1|time_counter_0[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~133\, u0|perf_count_1|Add0~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[36]\, u0|perf_count_1|time_counter_0[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~165\, u0|perf_count_1|Add0~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[37]\, u0|perf_count_1|time_counter_0[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~197\, u0|perf_count_1|Add0~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[38]\, u0|perf_count_1|time_counter_0[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~229\, u0|perf_count_1|Add0~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[39]\, u0|perf_count_1|time_counter_0[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~21\, u0|perf_count_1|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[40]\, u0|perf_count_1|time_counter_0[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~53\, u0|perf_count_1|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[41]~DUPLICATE\, u0|perf_count_1|time_counter_0[41]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[9]~40\, u0|perf_count_1|read_mux_out[9]~40, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~65\, u0|perf_count_1|Add1~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[4]\, u0|perf_count_1|event_counter_0[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~81\, u0|perf_count_1|Add1~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[5]\, u0|perf_count_1|event_counter_0[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~97\, u0|perf_count_1|Add1~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[6]\, u0|perf_count_1|event_counter_0[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~113\, u0|perf_count_1|Add1~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[7]\, u0|perf_count_1|event_counter_0[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~9\, u0|perf_count_1|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[8]\, u0|perf_count_1|event_counter_0[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~25\, u0|perf_count_1|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[9]\, u0|perf_count_1|event_counter_0[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[9]~41\, u0|perf_count_1|read_mux_out[9]~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~133\, u0|perf_count_1|Add6~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[36]\, u0|perf_count_1|time_counter_3[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~165\, u0|perf_count_1|Add6~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[37]\, u0|perf_count_1|time_counter_3[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~197\, u0|perf_count_1|Add6~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[38]\, u0|perf_count_1|time_counter_3[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~229\, u0|perf_count_1|Add6~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[39]\, u0|perf_count_1|time_counter_3[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~21\, u0|perf_count_1|Add6~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[40]\, u0|perf_count_1|time_counter_3[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~53\, u0|perf_count_1|Add6~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[41]\, u0|perf_count_1|time_counter_3[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[9]~39\, u0|perf_count_1|read_mux_out[9]~39, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~65\, u0|perf_count_1|Add7~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[4]\, u0|perf_count_1|event_counter_3[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~81\, u0|perf_count_1|Add7~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[5]\, u0|perf_count_1|event_counter_3[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~97\, u0|perf_count_1|Add7~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[6]\, u0|perf_count_1|event_counter_3[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~113\, u0|perf_count_1|Add7~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[7]\, u0|perf_count_1|event_counter_3[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~9\, u0|perf_count_1|Add7~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[8]\, u0|perf_count_1|event_counter_3[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~25\, u0|perf_count_1|Add7~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[9]\, u0|perf_count_1|event_counter_3[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~65\, u0|perf_count_1|Add5~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[4]\, u0|perf_count_1|event_counter_2[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~81\, u0|perf_count_1|Add5~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[5]\, u0|perf_count_1|event_counter_2[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~97\, u0|perf_count_1|Add5~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[6]\, u0|perf_count_1|event_counter_2[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~113\, u0|perf_count_1|Add5~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[7]\, u0|perf_count_1|event_counter_2[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~9\, u0|perf_count_1|Add5~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[8]\, u0|perf_count_1|event_counter_2[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~25\, u0|perf_count_1|Add5~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[9]\, u0|perf_count_1|event_counter_2[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[9]~38\, u0|perf_count_1|read_mux_out[9]~38, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~133\, u0|perf_count_1|Add4~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[36]\, u0|perf_count_1|time_counter_2[36], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~165\, u0|perf_count_1|Add4~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[37]\, u0|perf_count_1|time_counter_2[37], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~197\, u0|perf_count_1|Add4~197, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[38]\, u0|perf_count_1|time_counter_2[38], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~229\, u0|perf_count_1|Add4~229, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[39]\, u0|perf_count_1|time_counter_2[39], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~21\, u0|perf_count_1|Add4~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[40]\, u0|perf_count_1|time_counter_2[40], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~53\, u0|perf_count_1|Add4~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[41]\, u0|perf_count_1|time_counter_2[41], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[9]~37\, u0|perf_count_1|read_mux_out[9]~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[9]\, u0|perf_count_1|read_mux_out[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[9]\, u0|perf_count_1|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_wr_active_nxt~0\, u0|cpu_0|cpu|A_dc_wb_wr_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_wr_active\, u0|cpu_0|cpu|A_dc_wb_wr_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[8]~1\, u0|cpu_0|cpu|d_writedata[8]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[8]~0\, u0|cpu_0|cpu|d_writedata[8]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[9]~DUPLICATE\, u0|cpu_0|cpu|d_writedata[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[9]\, u0|mm_interconnect_0|cmd_mux_005|src_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[9]\, u0|mutex_0|mutex_value[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[9]~feeder\, u0|mailbox_simple_0|pointer_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[9]\, u0|mailbox_simple_0|pointer_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[9]~feeder\, u0|mailbox_simple_0|command_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[9]\, u0|mailbox_simple_0|command_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~6\, u0|mailbox_simple_0|rcv_int_readdata~6, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[9]\, u0|mailbox_simple_0|readdata_with_waitstate[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~57\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~57, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|LessThan0~0\, u0|jtag_uart_1|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|LessThan0~1\, u0|jtag_uart_1|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|fifo_AE\, u0|jtag_uart_1|fifo_AE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|ien_AE~feeder\, u0|jtag_uart_1|ien_AE~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|ien_AE\, u0|jtag_uart_1|ien_AE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|av_readdata[9]\, u0|jtag_uart_1|av_readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[9]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~25\, u0|mm_interconnect_0|cmd_mux_011|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[13]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[13]~24\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~28\, u0|mm_interconnect_0|cmd_mux_011|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[14]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[14]~27\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[14]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[10]~feeder\, u0|cpu_1|cpu|M_st_data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[10]\, u0|cpu_1|cpu|E_src2_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[10]\, u0|cpu_1|cpu|M_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[10]~feeder\, u0|cpu_1|cpu|A_st_data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[10]\, u0|cpu_1|cpu|A_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[10]\, u0|mm_interconnect_0|cmd_mux_005|src_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[10]\, u0|mutex_0|mutex_value[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~41\, u0|perf_count_1|Add7~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[10]\, u0|perf_count_1|event_counter_3[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~41\, u0|perf_count_1|Add5~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[10]\, u0|perf_count_1|event_counter_2[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[10]~62\, u0|perf_count_1|read_mux_out[10]~62, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~41\, u0|perf_count_1|Add3~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[10]\, u0|perf_count_1|event_counter_1[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~85\, u0|perf_count_1|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[42]\, u0|perf_count_1|time_counter_0[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[10]~64\, u0|perf_count_1|read_mux_out[10]~64, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~41\, u0|perf_count_1|Add1~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[10]\, u0|perf_count_1|event_counter_0[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[10]~65\, u0|perf_count_1|read_mux_out[10]~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~85\, u0|perf_count_1|Add2~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[42]\, u0|perf_count_1|time_counter_1[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[10]~60\, u0|perf_count_1|read_mux_out[10]~60, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~85\, u0|perf_count_1|Add4~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[42]\, u0|perf_count_1|time_counter_2[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[10]~61\, u0|perf_count_1|read_mux_out[10]~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~85\, u0|perf_count_1|Add6~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[42]\, u0|perf_count_1|time_counter_3[42], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[10]~63\, u0|perf_count_1|read_mux_out[10]~63, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[10]\, u0|perf_count_1|read_mux_out[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[10]\, u0|perf_count_1|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~10\, u0|mailbox_simple_0|rcv_int_readdata~10, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[10]\, u0|mailbox_simple_0|readdata_with_waitstate[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~59\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~59, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a10\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[10]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[10]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|ac~0\, u0|jtag_uart_1|ac~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|ac\, u0|jtag_uart_1|ac, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[10]~feeder\, u0|timer_1|period_h_register[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[10]\, u0|timer_1|period_h_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[10]\, u0|timer_1|counter_snapshot[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[26]\, u0|timer_1|internal_counter[26], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[9]~1\, u0|timer_1|period_h_register[9]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[9]\, u0|timer_1|period_h_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~45\, u0|timer_1|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~93\, u0|timer_1|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~9\, u0|timer_1|internal_counter~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[25]\, u0|timer_1|internal_counter[25], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~53\, u0|timer_1|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[26]~DUPLICATE\, u0|timer_1|internal_counter[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[26]\, u0|timer_1|counter_snapshot[26], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[10]\, u0|timer_1|period_l_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[10]~44\, u0|timer_1|read_mux_out[10]~44, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[10]\, u0|timer_1|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~58\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~58, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~17\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[10]\, u0|cpu_1|cpu|d_readdata_d1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[10]\, u0|cpu_1|cpu|A_dc_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[10]~15\, u0|cpu_1|cpu|dc_data_wr_port_data[10]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[11]\, u0|mailbox_simple_0|pointer_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[11]\, u0|mailbox_simple_0|command_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~14\, u0|mailbox_simple_0|rcv_int_readdata~14, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[11]\, u0|mailbox_simple_0|readdata_with_waitstate[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~61\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~61, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~14\, u0|mm_interconnect_0|cmd_mux_012|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a43\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a43, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[11]~DUPLICATE\, u0|perf_count_1|time_counter_2[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~117\, u0|perf_count_1|Add4~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[43]\, u0|perf_count_1|time_counter_2[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[11]~85\, u0|perf_count_1|read_mux_out[11]~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[11]~DUPLICATE\, u0|perf_count_1|time_counter_3[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~117\, u0|perf_count_1|Add6~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[43]\, u0|perf_count_1|time_counter_3[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[11]~87\, u0|perf_count_1|read_mux_out[11]~87, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[43]\, u0|perf_count_1|time_counter_1[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~117\, u0|perf_count_1|Add2~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[43]~DUPLICATE\, u0|perf_count_1|time_counter_1[43]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[11]~DUPLICATE\, u0|perf_count_1|time_counter_1[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[11]~84\, u0|perf_count_1|read_mux_out[11]~84, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[11]\, u0|perf_count_1|event_counter_2[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~57\, u0|perf_count_1|Add5~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[11]~DUPLICATE\, u0|perf_count_1|event_counter_2[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~57\, u0|perf_count_1|Add7~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[11]\, u0|perf_count_1|event_counter_3[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[11]~86\, u0|perf_count_1|read_mux_out[11]~86, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[11]~DUPLICATE\, u0|perf_count_1|event_counter_1[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~57\, u0|perf_count_1|Add3~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[11]\, u0|perf_count_1|event_counter_1[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~57\, u0|perf_count_1|Add1~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[11]\, u0|perf_count_1|event_counter_0[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[43]\, u0|perf_count_1|time_counter_0[43], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~117\, u0|perf_count_1|Add0~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[43]~DUPLICATE\, u0|perf_count_1|time_counter_0[43]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[11]~88\, u0|perf_count_1|read_mux_out[11]~88, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[11]~89\, u0|perf_count_1|read_mux_out[11]~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[11]\, u0|perf_count_1|read_mux_out[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[11]\, u0|perf_count_1|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|perf_count_1_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[11]~feeder\, u0|timer_1|period_h_register[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[11]\, u0|timer_1|period_h_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[27]\, u0|timer_1|internal_counter[27], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~9\, u0|timer_1|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[27]~DUPLICATE\, u0|timer_1|internal_counter[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[27]\, u0|timer_1|counter_snapshot[27], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[11]\, u0|timer_1|counter_snapshot[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[11]\, u0|timer_1|period_l_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[11]~40\, u0|timer_1|read_mux_out[11]~40, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[11]\, u0|timer_1|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[11]\, u0|mm_interconnect_0|cmd_mux_005|src_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[11]\, u0|mutex_0|mutex_value[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~60\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~60, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~23\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[11]\, u0|cpu_1|cpu|d_readdata_d1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[11]\, u0|cpu_1|cpu|A_dc_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[11]~feeder\, u0|cpu_1|cpu|A_st_data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[11]\, u0|cpu_1|cpu|A_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[11]~18\, u0|cpu_1|cpu|dc_data_wr_port_data[11]~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~18\, u0|mm_interconnect_0|cmd_mux_012|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a44\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a44, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~149\, u0|perf_count_1|Add2~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[44]\, u0|perf_count_1|time_counter_1[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[12]~DUPLICATE\, u0|perf_count_1|time_counter_1[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[12]~108\, u0|perf_count_1|read_mux_out[12]~108, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~73\, u0|perf_count_1|Add7~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[12]\, u0|perf_count_1|event_counter_3[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~73\, u0|perf_count_1|Add5~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[12]\, u0|perf_count_1|event_counter_2[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[12]~110\, u0|perf_count_1|read_mux_out[12]~110, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~149\, u0|perf_count_1|Add4~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[44]\, u0|perf_count_1|time_counter_2[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[12]~DUPLICATE\, u0|perf_count_1|time_counter_2[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[12]~109\, u0|perf_count_1|read_mux_out[12]~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~149\, u0|perf_count_1|Add6~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[44]\, u0|perf_count_1|time_counter_3[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[12]~111\, u0|perf_count_1|read_mux_out[12]~111, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~149\, u0|perf_count_1|Add0~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[44]\, u0|perf_count_1|time_counter_0[44], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[12]~112\, u0|perf_count_1|read_mux_out[12]~112, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~73\, u0|perf_count_1|Add1~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[12]\, u0|perf_count_1|event_counter_0[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~73\, u0|perf_count_1|Add3~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[12]\, u0|perf_count_1|event_counter_1[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[12]~113\, u0|perf_count_1|read_mux_out[12]~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[12]\, u0|perf_count_1|read_mux_out[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[12]\, u0|perf_count_1|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[12]\, u0|mm_interconnect_0|cmd_mux_005|src_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[12]\, u0|mutex_0|mutex_value[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[12]\, u0|mailbox_simple_0|pointer_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[12]~feeder\, u0|mailbox_simple_0|command_reg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[12]\, u0|mailbox_simple_0|command_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~18\, u0|mailbox_simple_0|rcv_int_readdata~18, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[12]\, u0|mailbox_simple_0|readdata_with_waitstate[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~63\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~63, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~13\, u0|timer_1|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[12]\, u0|timer_1|period_h_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[28]\, u0|timer_1|internal_counter[28], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[28]\, u0|timer_1|counter_snapshot[28], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[12]~9\, u0|timer_1|counter_snapshot[12]~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[12]\, u0|timer_1|counter_snapshot[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[12]~6\, u0|timer_1|period_l_register[12]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[12]\, u0|timer_1|period_l_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[12]~32\, u0|timer_1|read_mux_out[12]~32, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[12]\, u0|timer_1|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~62\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~62, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a12\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~29\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[12]\, u0|cpu_1|cpu|d_readdata_d1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[12]\, u0|cpu_1|cpu|A_dc_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[12]\, u0|cpu_1|cpu|A_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[12]~21\, u0|cpu_1|cpu|dc_data_wr_port_data[12]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[13]\, u0|cpu_1|cpu|A_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[45]\, u0|perf_count_1|time_counter_0[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~181\, u0|perf_count_1|Add0~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[45]~DUPLICATE\, u0|perf_count_1|time_counter_0[45]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[13]~136\, u0|perf_count_1|read_mux_out[13]~136, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~89\, u0|perf_count_1|Add3~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[13]\, u0|perf_count_1|event_counter_1[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~89\, u0|perf_count_1|Add1~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[13]\, u0|perf_count_1|event_counter_0[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[13]~137\, u0|perf_count_1|read_mux_out[13]~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~181\, u0|perf_count_1|Add2~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[45]\, u0|perf_count_1|time_counter_1[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[13]~132\, u0|perf_count_1|read_mux_out[13]~132, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~89\, u0|perf_count_1|Add7~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[13]\, u0|perf_count_1|event_counter_3[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[13]~DUPLICATE\, u0|perf_count_1|event_counter_2[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~89\, u0|perf_count_1|Add5~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[13]\, u0|perf_count_1|event_counter_2[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[13]~134\, u0|perf_count_1|read_mux_out[13]~134, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~181\, u0|perf_count_1|Add4~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[45]\, u0|perf_count_1|time_counter_2[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[13]~133\, u0|perf_count_1|read_mux_out[13]~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~181\, u0|perf_count_1|Add6~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[45]\, u0|perf_count_1|time_counter_3[45], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[13]~135\, u0|perf_count_1|read_mux_out[13]~135, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[13]\, u0|perf_count_1|read_mux_out[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[13]\, u0|perf_count_1|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[13]\, u0|mm_interconnect_0|cmd_mux_005|src_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[13]\, u0|mutex_0|mutex_value[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[13]~feeder\, u0|mailbox_simple_0|command_reg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[13]\, u0|mailbox_simple_0|command_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[13]~feeder\, u0|mailbox_simple_0|pointer_reg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[13]\, u0|mailbox_simple_0|pointer_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~22\, u0|mailbox_simple_0|rcv_int_readdata~22, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[13]\, u0|mailbox_simple_0|readdata_with_waitstate[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~51\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~51, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~17\, u0|timer_1|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[13]\, u0|timer_1|period_h_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[29]\, u0|timer_1|internal_counter[29], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[29]~feeder\, u0|timer_1|counter_snapshot[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[29]\, u0|timer_1|counter_snapshot[29], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[13]~12\, u0|timer_1|counter_snapshot[13]~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[13]\, u0|timer_1|counter_snapshot[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[13]~24\, u0|timer_1|read_mux_out[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[13]\, u0|timer_1|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~50\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~50, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~35\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[13]~feeder\, u0|cpu_1|cpu|d_readdata_d1[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[13]\, u0|cpu_1|cpu|d_readdata_d1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[13]\, u0|cpu_1|cpu|A_dc_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[13]~24\, u0|cpu_1|cpu|dc_data_wr_port_data[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[14]\, u0|cpu_1|cpu|A_dc_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[14]\, u0|mm_interconnect_0|cmd_mux_005|src_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[14]\, u0|mutex_0|mutex_value[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~213\, u0|perf_count_1|Add4~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[46]\, u0|perf_count_1|time_counter_2[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[14]~157\, u0|perf_count_1|read_mux_out[14]~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[14]~DUPLICATE\, u0|perf_count_1|time_counter_3[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~213\, u0|perf_count_1|Add6~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[46]\, u0|perf_count_1|time_counter_3[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[14]~159\, u0|perf_count_1|read_mux_out[14]~159, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[46]\, u0|perf_count_1|time_counter_0[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~213\, u0|perf_count_1|Add0~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[46]~DUPLICATE\, u0|perf_count_1|time_counter_0[46]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[14]~160\, u0|perf_count_1|read_mux_out[14]~160, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~105\, u0|perf_count_1|Add3~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[14]\, u0|perf_count_1|event_counter_1[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~105\, u0|perf_count_1|Add1~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[14]\, u0|perf_count_1|event_counter_0[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[14]~161\, u0|perf_count_1|read_mux_out[14]~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~105\, u0|perf_count_1|Add7~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[14]\, u0|perf_count_1|event_counter_3[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~105\, u0|perf_count_1|Add5~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[14]\, u0|perf_count_1|event_counter_2[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[14]~158\, u0|perf_count_1|read_mux_out[14]~158, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~213\, u0|perf_count_1|Add2~213, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[46]\, u0|perf_count_1|time_counter_1[46], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[14]~DUPLICATE\, u0|perf_count_1|time_counter_1[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[14]~156\, u0|perf_count_1|read_mux_out[14]~156, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[14]\, u0|perf_count_1|read_mux_out[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[14]\, u0|perf_count_1|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[14]~feeder\, u0|mailbox_simple_0|command_reg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[14]\, u0|mailbox_simple_0|command_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[14]~feeder\, u0|mailbox_simple_0|pointer_reg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[14]\, u0|mailbox_simple_0|pointer_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~26\, u0|mailbox_simple_0|rcv_int_readdata~26, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[14]\, u0|mailbox_simple_0|readdata_with_waitstate[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~53\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~53, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a46\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a46, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[14]~15\, u0|timer_1|counter_snapshot[14]~15, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[14]\, u0|timer_1|counter_snapshot[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~21\, u0|timer_1|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[14]~feeder\, u0|timer_1|period_h_register[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[14]\, u0|timer_1|period_h_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[30]\, u0|timer_1|internal_counter[30], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[30]\, u0|timer_1|counter_snapshot[30], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[14]~9\, u0|timer_1|period_l_register[14]~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[14]\, u0|timer_1|period_l_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[14]~16\, u0|timer_1|read_mux_out[14]~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[14]\, u0|timer_1|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|woverflow~0\, u0|jtag_uart_1|woverflow~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|woverflow\, u0|jtag_uart_1|woverflow, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[14]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[14]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[14]~feeder\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~52\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~52, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~41\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[14]\, u0|cpu_1|cpu|d_readdata_d1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[14]~27\, u0|cpu_1|cpu|dc_data_wr_port_data[14]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[7]\, u0|cpu_1|cpu|E_src2_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[15]~feeder\, u0|cpu_1|cpu|M_st_data[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[15]\, u0|cpu_1|cpu|E_src2_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[15]\, u0|cpu_1|cpu|M_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[15]\, u0|cpu_1|cpu|A_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~30\, u0|mm_interconnect_0|cmd_mux_012|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a47\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a47, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~121\, u0|perf_count_1|Add7~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[15]\, u0|perf_count_1|event_counter_3[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~121\, u0|perf_count_1|Add5~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[15]\, u0|perf_count_1|event_counter_2[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[15]~182\, u0|perf_count_1|read_mux_out[15]~182, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~245\, u0|perf_count_1|Add6~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[47]\, u0|perf_count_1|time_counter_3[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[15]~183\, u0|perf_count_1|read_mux_out[15]~183, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[15]~DUPLICATE\, u0|perf_count_1|time_counter_2[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~245\, u0|perf_count_1|Add4~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[47]\, u0|perf_count_1|time_counter_2[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[15]~181\, u0|perf_count_1|read_mux_out[15]~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~245\, u0|perf_count_1|Add2~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[47]\, u0|perf_count_1|time_counter_1[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[15]~180\, u0|perf_count_1|read_mux_out[15]~180, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~245\, u0|perf_count_1|Add0~245, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[47]\, u0|perf_count_1|time_counter_0[47], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[15]~DUPLICATE\, u0|perf_count_1|time_counter_0[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[15]~184\, u0|perf_count_1|read_mux_out[15]~184, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~121\, u0|perf_count_1|Add3~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[15]\, u0|perf_count_1|event_counter_1[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[15]\, u0|perf_count_1|event_counter_0[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~121\, u0|perf_count_1|Add1~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[15]~DUPLICATE\, u0|perf_count_1|event_counter_0[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[15]~185\, u0|perf_count_1|read_mux_out[15]~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[15]\, u0|perf_count_1|read_mux_out[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[15]\, u0|perf_count_1|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[15]\, u0|mm_interconnect_0|cmd_mux_005|src_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[15]\, u0|mutex_0|mutex_value[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[15]\, u0|mailbox_simple_0|pointer_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~30\, u0|mailbox_simple_0|rcv_int_readdata~30, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[15]\, u0|mailbox_simple_0|readdata_with_waitstate[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~55\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~55, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~25\, u0|timer_1|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[15]~feeder\, u0|timer_1|period_h_register[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[15]\, u0|timer_1|period_h_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[31]\, u0|timer_1|internal_counter[31], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[31]\, u0|timer_1|counter_snapshot[31], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[15]~17\, u0|timer_1|counter_snapshot[15]~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[15]\, u0|timer_1|counter_snapshot[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[15]~8\, u0|timer_1|period_l_register[15]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[15]\, u0|timer_1|period_l_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[15]~8\, u0|timer_1|read_mux_out[15]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[15]\, u0|timer_1|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[15]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[10]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_wr_data[31]~4\, u0|cpu_1|cpu|A_dc_fill_wr_data[31]~4, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~13\, u0|perf_count_1|Add4~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[48]\, u0|perf_count_1|time_counter_2[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~45\, u0|perf_count_1|Add4~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[49]\, u0|perf_count_1|time_counter_2[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~77\, u0|perf_count_1|Add4~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[50]\, u0|perf_count_1|time_counter_2[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~109\, u0|perf_count_1|Add4~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[51]\, u0|perf_count_1|time_counter_2[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~141\, u0|perf_count_1|Add4~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[52]\, u0|perf_count_1|time_counter_2[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~173\, u0|perf_count_1|Add4~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[53]\, u0|perf_count_1|time_counter_2[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~205\, u0|perf_count_1|Add4~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[54]\, u0|perf_count_1|time_counter_2[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~237\, u0|perf_count_1|Add4~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[55]\, u0|perf_count_1|time_counter_2[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~29\, u0|perf_count_1|Add4~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[56]\, u0|perf_count_1|time_counter_2[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[24]~19\, u0|perf_count_1|read_mux_out[24]~19, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~13\, u0|perf_count_1|Add6~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[48]\, u0|perf_count_1|time_counter_3[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~45\, u0|perf_count_1|Add6~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[49]\, u0|perf_count_1|time_counter_3[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~77\, u0|perf_count_1|Add6~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[50]\, u0|perf_count_1|time_counter_3[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~109\, u0|perf_count_1|Add6~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[51]\, u0|perf_count_1|time_counter_3[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~141\, u0|perf_count_1|Add6~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[52]\, u0|perf_count_1|time_counter_3[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~173\, u0|perf_count_1|Add6~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[53]\, u0|perf_count_1|time_counter_3[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~205\, u0|perf_count_1|Add6~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[54]\, u0|perf_count_1|time_counter_3[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~237\, u0|perf_count_1|Add6~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[55]\, u0|perf_count_1|time_counter_3[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~29\, u0|perf_count_1|Add6~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[56]\, u0|perf_count_1|time_counter_3[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[24]~21\, u0|perf_count_1|read_mux_out[24]~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~5\, u0|perf_count_1|Add7~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[16]\, u0|perf_count_1|event_counter_3[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~21\, u0|perf_count_1|Add7~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[17]\, u0|perf_count_1|event_counter_3[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~37\, u0|perf_count_1|Add7~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[18]\, u0|perf_count_1|event_counter_3[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~53\, u0|perf_count_1|Add7~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[19]\, u0|perf_count_1|event_counter_3[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~69\, u0|perf_count_1|Add7~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[20]\, u0|perf_count_1|event_counter_3[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~85\, u0|perf_count_1|Add7~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[21]\, u0|perf_count_1|event_counter_3[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~101\, u0|perf_count_1|Add7~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[22]\, u0|perf_count_1|event_counter_3[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~117\, u0|perf_count_1|Add7~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[23]\, u0|perf_count_1|event_counter_3[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~13\, u0|perf_count_1|Add7~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[24]\, u0|perf_count_1|event_counter_3[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~5\, u0|perf_count_1|Add5~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[16]\, u0|perf_count_1|event_counter_2[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~21\, u0|perf_count_1|Add5~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[17]\, u0|perf_count_1|event_counter_2[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~37\, u0|perf_count_1|Add5~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[18]\, u0|perf_count_1|event_counter_2[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~53\, u0|perf_count_1|Add5~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[19]\, u0|perf_count_1|event_counter_2[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~69\, u0|perf_count_1|Add5~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[20]\, u0|perf_count_1|event_counter_2[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~85\, u0|perf_count_1|Add5~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[21]\, u0|perf_count_1|event_counter_2[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~101\, u0|perf_count_1|Add5~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[22]\, u0|perf_count_1|event_counter_2[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~117\, u0|perf_count_1|Add5~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[23]\, u0|perf_count_1|event_counter_2[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~13\, u0|perf_count_1|Add5~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[24]\, u0|perf_count_1|event_counter_2[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[24]~20\, u0|perf_count_1|read_mux_out[24]~20, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[56]\, u0|perf_count_1|time_counter_1[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~13\, u0|perf_count_1|Add2~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[48]\, u0|perf_count_1|time_counter_1[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~45\, u0|perf_count_1|Add2~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[49]\, u0|perf_count_1|time_counter_1[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~77\, u0|perf_count_1|Add2~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[50]\, u0|perf_count_1|time_counter_1[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~109\, u0|perf_count_1|Add2~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[51]\, u0|perf_count_1|time_counter_1[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~141\, u0|perf_count_1|Add2~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[52]\, u0|perf_count_1|time_counter_1[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~173\, u0|perf_count_1|Add2~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[53]\, u0|perf_count_1|time_counter_1[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~205\, u0|perf_count_1|Add2~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[54]\, u0|perf_count_1|time_counter_1[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~237\, u0|perf_count_1|Add2~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[55]\, u0|perf_count_1|time_counter_1[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~29\, u0|perf_count_1|Add2~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[56]~DUPLICATE\, u0|perf_count_1|time_counter_1[56]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[24]~18\, u0|perf_count_1|read_mux_out[24]~18, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~13\, u0|perf_count_1|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[48]\, u0|perf_count_1|time_counter_0[48], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~45\, u0|perf_count_1|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[49]\, u0|perf_count_1|time_counter_0[49], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~77\, u0|perf_count_1|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[50]\, u0|perf_count_1|time_counter_0[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~109\, u0|perf_count_1|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[51]\, u0|perf_count_1|time_counter_0[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~141\, u0|perf_count_1|Add0~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[52]\, u0|perf_count_1|time_counter_0[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~173\, u0|perf_count_1|Add0~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[53]\, u0|perf_count_1|time_counter_0[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~205\, u0|perf_count_1|Add0~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[54]\, u0|perf_count_1|time_counter_0[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~237\, u0|perf_count_1|Add0~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[55]\, u0|perf_count_1|time_counter_0[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~29\, u0|perf_count_1|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[56]\, u0|perf_count_1|time_counter_0[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[24]~22\, u0|perf_count_1|read_mux_out[24]~22, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~5\, u0|perf_count_1|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[16]\, u0|perf_count_1|event_counter_0[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~21\, u0|perf_count_1|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[17]\, u0|perf_count_1|event_counter_0[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~37\, u0|perf_count_1|Add1~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[18]\, u0|perf_count_1|event_counter_0[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~53\, u0|perf_count_1|Add1~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[19]\, u0|perf_count_1|event_counter_0[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~69\, u0|perf_count_1|Add1~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[20]\, u0|perf_count_1|event_counter_0[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~85\, u0|perf_count_1|Add1~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[21]\, u0|perf_count_1|event_counter_0[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~101\, u0|perf_count_1|Add1~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[22]\, u0|perf_count_1|event_counter_0[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~117\, u0|perf_count_1|Add1~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[23]\, u0|perf_count_1|event_counter_0[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~13\, u0|perf_count_1|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[24]\, u0|perf_count_1|event_counter_0[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~5\, u0|perf_count_1|Add3~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[16]\, u0|perf_count_1|event_counter_1[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~21\, u0|perf_count_1|Add3~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[17]\, u0|perf_count_1|event_counter_1[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~37\, u0|perf_count_1|Add3~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[18]~DUPLICATE\, u0|perf_count_1|event_counter_1[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~53\, u0|perf_count_1|Add3~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[19]~DUPLICATE\, u0|perf_count_1|event_counter_1[19]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~69\, u0|perf_count_1|Add3~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[20]\, u0|perf_count_1|event_counter_1[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~85\, u0|perf_count_1|Add3~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[21]\, u0|perf_count_1|event_counter_1[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~101\, u0|perf_count_1|Add3~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[22]\, u0|perf_count_1|event_counter_1[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~117\, u0|perf_count_1|Add3~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[23]\, u0|perf_count_1|event_counter_1[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~13\, u0|perf_count_1|Add3~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[24]\, u0|perf_count_1|event_counter_1[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[24]~23\, u0|perf_count_1|read_mux_out[24]~23, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[24]\, u0|perf_count_1|read_mux_out[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[24]\, u0|perf_count_1|readdata[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[24]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[24]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[7]~7\, u0|cpu_0|cpu|E_rot_mask[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[7]\, u0|cpu_0|cpu|M_rot_mask[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add10~0\, u0|cpu_0|cpu|Add10~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_unsigned_lo_imm16~1\, u0|cpu_0|cpu|F_ctrl_unsigned_lo_imm16~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_unsigned_lo_imm16~0\, u0|cpu_0|cpu|F_ctrl_unsigned_lo_imm16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_unsigned_lo_imm16\, u0|cpu_0|cpu|D_ctrl_unsigned_lo_imm16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[28]~0\, u0|cpu_0|cpu|E_src2[28]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_pass2~0\, u0|cpu_0|cpu|E_rot_pass2~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_pass2\, u0|cpu_0|cpu|M_rot_pass2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[11]\, u0|cpu_0|cpu|W_wr_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[29]\, u0|cpu_0|cpu|D_iw[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_a_rd_port_addr[2]~2\, u0|cpu_0|cpu|rf_a_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[30]\, u0|cpu_0|cpu|D_iw[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_a_rd_port_addr[3]~3\, u0|cpu_0|cpu|rf_a_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[27]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[14]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32\, u0|mm_interconnect_0|cmd_mux_003|src_payload~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[15]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[15]~31\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[15]~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13\, u0|mm_interconnect_0|cmd_mux_003|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[24]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[24]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[5]~feeder\, u0|cpu_0|cpu|E_src2[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[5]\, u0|cpu_0|cpu|E_src2[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[14]~feeder\, u0|cpu_0|cpu|E_src2[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[14]~feeder\, u0|cpu_0|cpu|W_wr_data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[14]\, u0|cpu_0|cpu|W_wr_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[16]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[16]\, u0|mailbox_simple_0|pointer_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[16]~feeder\, u0|mailbox_simple_0|command_reg[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[16]\, u0|mailbox_simple_0|command_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~1\, u0|mailbox_simple_0|snd_int_readdata~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[16]~8\, u0|perf_count_0|read_mux_out[16]~8, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[16]~DUPLICATE\, u0|perf_count_0|event_counter_1[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[16]~10\, u0|perf_count_0|read_mux_out[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[16]~11\, u0|perf_count_0|read_mux_out[16]~11, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[16]~9\, u0|perf_count_0|read_mux_out[16]~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[16]~6\, u0|perf_count_0|read_mux_out[16]~6, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[16]~7\, u0|perf_count_0|read_mux_out[16]~7, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[16]\, u0|perf_count_0|read_mux_out[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[16]\, u0|perf_count_0|readdata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~38\, u0|mm_interconnect_0|rsp_mux|src_payload~38, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~1\, u0|jtag_uart_0|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1\, u0|jtag_uart_0|fifo_rd~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|read_0\, u0|jtag_uart_0|read_0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[16]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable_nxt[0]~1\, u0|cpu_0|cpu|d_byteenable_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable[0]\, u0|cpu_0|cpu|d_byteenable[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32]\, u0|mm_interconnect_0|cmd_mux_003|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4\, u0|mm_interconnect_0|cmd_mux_003|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3\, u0|mm_interconnect_0|cmd_mux_003|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0\, u0|mm_interconnect_0|cmd_mux_003|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[3]~6\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12\, u0|mm_interconnect_0|cmd_mux_003|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[4]~11\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24\, u0|mm_interconnect_0|cmd_mux_003|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[6]\, u0|cpu_0|cpu|M_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[9]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[9]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~18\, u0|mm_interconnect_0|cmd_mux_004|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~18\, u0|mailbox_simple_0|snd_int_readdata~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal6~0\, u0|timer_0|Equal6~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~2\, u0|timer_0|period_l_wr_strobe~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_wr_strobe\, u0|timer_0|period_h_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[12]\, u0|timer_0|period_h_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~29\, u0|timer_0|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~17\, u0|timer_0|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[11]~feeder\, u0|timer_0|period_h_register[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[11]\, u0|timer_0|period_h_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|force_reload~0\, u0|timer_0|force_reload~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|force_reload\, u0|timer_0|force_reload, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_wr_strobe\, u0|timer_0|control_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[1]\, u0|timer_0|control_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_is_running~0\, u0|timer_0|counter_is_running~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_is_running~1\, u0|timer_0|counter_is_running~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_is_running\, u0|timer_0|counter_is_running, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|always0~1\, u0|timer_0|always0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[27]\, u0|timer_0|internal_counter[27], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~21\, u0|timer_0|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~25\, u0|timer_0|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[13]~feeder\, u0|timer_0|period_h_register[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[13]\, u0|timer_0|period_h_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[29]\, u0|timer_0|internal_counter[29], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~5\, u0|timer_0|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[14]~feeder\, u0|timer_0|period_h_register[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[14]\, u0|timer_0|period_h_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[30]~DUPLICATE\, u0|timer_0|internal_counter[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~1\, u0|timer_0|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[15]~feeder\, u0|timer_0|period_h_register[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[15]\, u0|timer_0|period_h_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[31]\, u0|timer_0|internal_counter[31], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~77\, u0|timer_0|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[0]~5\, u0|timer_0|period_l_register[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal6~1\, u0|timer_0|Equal6~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_wr_strobe\, u0|timer_0|period_l_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[0]\, u0|timer_0|period_l_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~5\, u0|timer_0|internal_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[0]~DUPLICATE\, u0|timer_0|internal_counter[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[2]~3\, u0|timer_0|period_l_register[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[2]\, u0|timer_0|period_l_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~73\, u0|timer_0|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[1]~4\, u0|timer_0|period_l_register[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[1]\, u0|timer_0|period_l_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~4\, u0|timer_0|internal_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[1]\, u0|timer_0|internal_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~69\, u0|timer_0|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~3\, u0|timer_0|internal_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[2]\, u0|timer_0|internal_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[4]~1\, u0|timer_0|period_l_register[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[4]\, u0|timer_0|period_l_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~65\, u0|timer_0|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[3]~2\, u0|timer_0|period_l_register[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[3]\, u0|timer_0|period_l_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~2\, u0|timer_0|internal_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[3]~DUPLICATE\, u0|timer_0|internal_counter[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~61\, u0|timer_0|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~1\, u0|timer_0|internal_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[4]\, u0|timer_0|internal_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[5]~0\, u0|timer_0|period_l_register[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[5]\, u0|timer_0|period_l_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~57\, u0|timer_0|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~0\, u0|timer_0|internal_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[5]~DUPLICATE\, u0|timer_0|internal_counter[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~2\, u0|timer_0|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~89\, u0|timer_0|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[6]~7\, u0|timer_0|period_l_register[6]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[6]\, u0|timer_0|period_l_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~8\, u0|timer_0|internal_counter~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[6]\, u0|timer_0|internal_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~37\, u0|timer_0|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[7]\, u0|timer_0|period_l_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[7]\, u0|timer_0|internal_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~41\, u0|timer_0|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[8]\, u0|timer_0|period_l_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[8]\, u0|timer_0|internal_counter[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~45\, u0|timer_0|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[9]\, u0|timer_0|period_l_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[9]\, u0|timer_0|internal_counter[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~49\, u0|timer_0|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[10]\, u0|timer_0|period_l_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[10]\, u0|timer_0|internal_counter[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~53\, u0|timer_0|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[11]\, u0|timer_0|period_l_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[11]\, u0|timer_0|internal_counter[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~85\, u0|timer_0|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[12]~6\, u0|timer_0|period_l_register[12]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[12]\, u0|timer_0|period_l_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~7\, u0|timer_0|internal_counter~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[12]~DUPLICATE\, u0|timer_0|internal_counter[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[1]~6\, u0|timer_0|period_h_register[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[1]\, u0|timer_0|period_h_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~125\, u0|timer_0|Add0~125, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[13]~10\, u0|timer_0|period_l_register[13]~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[13]\, u0|timer_0|period_l_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~17\, u0|timer_0|internal_counter~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[13]\, u0|timer_0|internal_counter[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~121\, u0|timer_0|Add0~121, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[14]~9\, u0|timer_0|period_l_register[14]~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[14]\, u0|timer_0|period_l_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~16\, u0|timer_0|internal_counter~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[14]\, u0|timer_0|internal_counter[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~117\, u0|timer_0|Add0~117, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[15]~8\, u0|timer_0|period_l_register[15]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[15]\, u0|timer_0|period_l_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~15\, u0|timer_0|internal_counter~15, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[15]\, u0|timer_0|internal_counter[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~9\, u0|timer_0|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[0]\, u0|timer_0|period_h_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[16]\, u0|timer_0|internal_counter[16], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~113\, u0|timer_0|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~14\, u0|timer_0|internal_counter~14, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[17]\, u0|timer_0|internal_counter[17], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~4\, u0|timer_0|Equal0~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~33\, u0|timer_0|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[2]\, u0|timer_0|period_h_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[18]\, u0|timer_0|internal_counter[18], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~81\, u0|timer_0|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[3]~0\, u0|timer_0|period_h_register[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[3]\, u0|timer_0|period_h_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~6\, u0|timer_0|internal_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[19]\, u0|timer_0|internal_counter[19], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[4]~5\, u0|timer_0|period_h_register[4]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[4]\, u0|timer_0|period_h_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~109\, u0|timer_0|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~13\, u0|timer_0|internal_counter~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[20]\, u0|timer_0|internal_counter[20], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~105\, u0|timer_0|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[5]~4\, u0|timer_0|period_h_register[5]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[5]\, u0|timer_0|period_h_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~12\, u0|timer_0|internal_counter~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[21]\, u0|timer_0|internal_counter[21], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~101\, u0|timer_0|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[6]~3\, u0|timer_0|period_h_register[6]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[6]\, u0|timer_0|period_h_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~11\, u0|timer_0|internal_counter~11, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[22]\, u0|timer_0|internal_counter[22], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~3\, u0|timer_0|Equal0~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~5\, u0|timer_0|Equal0~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[18]~DUPLICATE\, u0|timer_0|internal_counter[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~1\, u0|timer_0|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~0\, u0|timer_0|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~6\, u0|timer_0|Equal0~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|always0~0\, u0|timer_0|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[28]\, u0|timer_0|internal_counter[28], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[28]~DUPLICATE\, u0|timer_0|internal_counter[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[28]~feeder\, u0|timer_0|counter_snapshot[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|snap_strobe~0\, u0|timer_0|snap_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[28]\, u0|timer_0|counter_snapshot[28], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[12]\, u0|timer_0|internal_counter[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[12]~9\, u0|timer_0|counter_snapshot[12]~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[12]~feeder\, u0|timer_0|counter_snapshot[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[12]\, u0|timer_0|counter_snapshot[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[12]~32\, u0|timer_0|read_mux_out[12]~32, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[12]\, u0|timer_0|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~63\, u0|mm_interconnect_0|rsp_mux|src_data[12]~63, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[12]~111\, u0|perf_count_0|read_mux_out[12]~111, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[12]~109\, u0|perf_count_0|read_mux_out[12]~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[12]\, u0|perf_count_0|event_counter_3[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[12]~110\, u0|perf_count_0|read_mux_out[12]~110, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[12]~112\, u0|perf_count_0|read_mux_out[12]~112, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[12]~113\, u0|perf_count_0|read_mux_out[12]~113, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[12]~108\, u0|perf_count_0|read_mux_out[12]~108, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[12]\, u0|perf_count_0|read_mux_out[12], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[12]\, u0|perf_count_0|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~62\, u0|mm_interconnect_0|rsp_mux|src_data[12]~62, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~29\, u0|mm_interconnect_0|rsp_mux|src_data[12]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[12]\, u0|cpu_0|cpu|d_readdata_d1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[12]\, u0|cpu_0|cpu|A_dc_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[12]~21\, u0|cpu_0|cpu|dc_data_wr_port_data[12]~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[13]~DUPLICATE\, u0|perf_count_0|time_counter_3[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[45]~DUPLICATE\, u0|perf_count_0|time_counter_3[45]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[13]~135\, u0|perf_count_0|read_mux_out[13]~135, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[13]~DUPLICATE\, u0|perf_count_0|event_counter_0[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[13]~DUPLICATE\, u0|perf_count_0|event_counter_1[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[13]~DUPLICATE\, u0|perf_count_0|time_counter_0[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[45]~DUPLICATE\, u0|perf_count_0|time_counter_0[45]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[13]~136\, u0|perf_count_0|read_mux_out[13]~136, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[13]~137\, u0|perf_count_0|read_mux_out[13]~137, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[45]~DUPLICATE\, u0|perf_count_0|time_counter_2[45]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[13]~133\, u0|perf_count_0|read_mux_out[13]~133, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[13]~DUPLICATE\, u0|perf_count_0|event_counter_2[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[13]~134\, u0|perf_count_0|read_mux_out[13]~134, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[45]~DUPLICATE\, u0|perf_count_0|time_counter_1[45]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[13]~DUPLICATE\, u0|perf_count_0|time_counter_1[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[13]~132\, u0|perf_count_0|read_mux_out[13]~132, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[13]\, u0|perf_count_0|read_mux_out[13], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[13]\, u0|perf_count_0|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[13]~DUPLICATE\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~50\, u0|mm_interconnect_0|rsp_mux|src_data[13]~50, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~22\, u0|mm_interconnect_0|cmd_mux_004|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~22\, u0|mailbox_simple_0|snd_int_readdata~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[29]\, u0|timer_0|counter_snapshot[29], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[13]~12\, u0|timer_0|counter_snapshot[13]~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[13]\, u0|timer_0|counter_snapshot[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[13]~24\, u0|timer_0|read_mux_out[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[13]\, u0|timer_0|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~51\, u0|mm_interconnect_0|rsp_mux|src_data[13]~51, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~35\, u0|mm_interconnect_0|rsp_mux|src_data[13]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[13]\, u0|cpu_0|cpu|d_readdata_d1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[13]\, u0|cpu_0|cpu|A_dc_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[13]~DUPLICATE\, u0|cpu_0|cpu|A_st_data[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[13]~24\, u0|cpu_0|cpu|dc_data_wr_port_data[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[14]~DUPLICATE\, u0|mailbox_simple_0|command_reg[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~26\, u0|mailbox_simple_0|snd_int_readdata~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|woverflow~0\, u0|jtag_uart_0|woverflow~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|woverflow\, u0|jtag_uart_0|woverflow, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[30]\, u0|timer_0|internal_counter[30], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[30]\, u0|timer_0|counter_snapshot[30], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~15\, u0|timer_0|counter_snapshot[14]~15, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[14]\, u0|timer_0|counter_snapshot[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[14]~16\, u0|timer_0|read_mux_out[14]~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[14]\, u0|timer_0|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~53\, u0|mm_interconnect_0|rsp_mux|src_data[14]~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[14]~157\, u0|perf_count_0|read_mux_out[14]~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[14]~160\, u0|perf_count_0|read_mux_out[14]~160, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[14]~161\, u0|perf_count_0|read_mux_out[14]~161, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[14]~158\, u0|perf_count_0|read_mux_out[14]~158, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[14]~156\, u0|perf_count_0|read_mux_out[14]~156, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[14]~159\, u0|perf_count_0|read_mux_out[14]~159, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[14]\, u0|perf_count_0|read_mux_out[14], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[14]\, u0|perf_count_0|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[14]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[14]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~52\, u0|mm_interconnect_0|rsp_mux|src_data[14]~52, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~41\, u0|mm_interconnect_0|rsp_mux|src_data[14]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[14]\, u0|cpu_0|cpu|d_readdata_d1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[14]\, u0|cpu_0|cpu|A_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[14]\, u0|cpu_0|cpu|A_dc_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[14]~27\, u0|cpu_0|cpu|dc_data_wr_port_data[14]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[15]~feeder\, u0|cpu_0|cpu|M_st_data[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[15]~feeder\, u0|cpu_0|cpu|W_wr_data[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[15]\, u0|cpu_0|cpu|W_wr_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[15]\, u0|cpu_0|cpu|M_alu_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_sel_fill2~0\, u0|cpu_0|cpu|E_rot_sel_fill2~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_sel_fill2\, u0|cpu_0|cpu|M_rot_sel_fill2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add10~3\, u0|cpu_0|cpu|Add10~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_rn[4]\, u0|cpu_0|cpu|M_rot_rn[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[16]~5\, u0|cpu_0|cpu|E_rot_step1[16]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[20]\, u0|cpu_0|cpu|W_wr_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_ld_non_io~0\, u0|cpu_0|cpu|E_ctrl_ld_non_io~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ld_bus~0\, u0|cpu_0|cpu|E_ld_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_bypass\, u0|cpu_0|cpu|M_ctrl_ld_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_ld_bypass\, u0|cpu_0|cpu|A_ctrl_ld_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_sel_nxt~0\, u0|cpu_0|cpu|A_slow_inst_sel_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_sel\, u0|cpu_0|cpu|A_slow_inst_sel, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[31]~18\, u0|cpu_0|cpu|A_wr_data_unfiltered[31]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld8_ld16\, u0|cpu_0|cpu|M_ctrl_ld8_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ld_align_byte2_byte3_fill\, u0|cpu_0|cpu|M_ld_align_byte2_byte3_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_align_byte2_byte3_fill\, u0|cpu_0|cpu|A_ld_align_byte2_byte3_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[3]\, u0|cpu_0|cpu|A_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[3]\, u0|cpu_0|cpu|A_dc_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1\, u0|mm_interconnect_0|cmd_mux_003|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|debugaccess\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|debugaccess, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|take_action_ocireg~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|take_action_ocireg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~12\, u0|mailbox_simple_0|snd_int_readdata~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~18\, u0|mm_interconnect_0|rsp_mux|src_data[3]~18, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[3]\, u0|timer_0|control_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[19]~6\, u0|timer_0|counter_snapshot[19]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[19]\, u0|timer_0|counter_snapshot[19], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[3]~7\, u0|timer_0|read_mux_out[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal6~2\, u0|timer_0|Equal6~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[3]\, u0|timer_0|internal_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~5\, u0|timer_0|counter_snapshot[3]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[3]\, u0|timer_0|counter_snapshot[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[3]~6\, u0|timer_0|read_mux_out[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[3]\, u0|timer_0|read_mux_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[3]\, u0|timer_0|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~19\, u0|mm_interconnect_0|rsp_mux|src_data[3]~19, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[3]~76\, u0|perf_count_0|read_mux_out[3]~76, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[3]~77\, u0|perf_count_0|read_mux_out[3]~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[3]~72\, u0|perf_count_0|read_mux_out[3]~72, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[3]~75\, u0|perf_count_0|read_mux_out[3]~75, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[35]~DUPLICATE\, u0|perf_count_0|time_counter_2[35]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[3]~73\, u0|perf_count_0|read_mux_out[3]~73, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[3]~74\, u0|perf_count_0|read_mux_out[3]~74, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[3]\, u0|perf_count_0|read_mux_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[3]\, u0|perf_count_0|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~20\, u0|mm_interconnect_0|rsp_mux|src_data[3]~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~21\, u0|mm_interconnect_0|rsp_mux|src_data[3]~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~12\, u0|mm_interconnect_0|cmd_mux_004|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[32]\, u0|mm_interconnect_0|cmd_mux_004|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~22\, u0|mm_interconnect_0|rsp_mux|src_data[3]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[3]\, u0|cpu_0|cpu|d_readdata_d1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[3]~3\, u0|cpu_0|cpu|dc_data_wr_port_data[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[4]\, u0|mm_interconnect_0|cmd_mux_006|src_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[4]\, u0|leds_0|data_out[4], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[4]\, u0|leds_0|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[4]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[36]~DUPLICATE\, u0|perf_count_0|time_counter_2[36]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[4]~97\, u0|perf_count_0|read_mux_out[4]~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[4]~100\, u0|perf_count_0|read_mux_out[4]~100, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[4]~101\, u0|perf_count_0|read_mux_out[4]~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[4]~98\, u0|perf_count_0|read_mux_out[4]~98, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[4]~99\, u0|perf_count_0|read_mux_out[4]~99, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[36]~DUPLICATE\, u0|perf_count_0|time_counter_1[36]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[4]~96\, u0|perf_count_0|read_mux_out[4]~96, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[4]\, u0|perf_count_0|read_mux_out[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[4]\, u0|perf_count_0|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[20]~7\, u0|timer_0|counter_snapshot[20]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[20]\, u0|timer_0|counter_snapshot[20], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[4]~8\, u0|timer_0|counter_snapshot[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[4]\, u0|timer_0|counter_snapshot[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[4]~36\, u0|timer_0|read_mux_out[4]~36, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[4]\, u0|timer_0|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~25\, u0|mm_interconnect_0|rsp_mux|src_data[4]~25, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[4]~feeder\, u0|mailbox_simple_0|command_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[4]\, u0|mailbox_simple_0|command_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[4]~feeder\, u0|mailbox_simple_0|pointer_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[4]\, u0|mailbox_simple_0|pointer_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~16\, u0|mailbox_simple_0|snd_int_readdata~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~24\, u0|mm_interconnect_0|rsp_mux|src_data[4]~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~26\, u0|mm_interconnect_0|rsp_mux|src_data[4]~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~27\, u0|mm_interconnect_0|rsp_mux|src_data[4]~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~28\, u0|mm_interconnect_0|rsp_mux|src_data[4]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[4]\, u0|cpu_0|cpu|d_readdata_d1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[4]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[4]\, u0|cpu_0|cpu|A_dc_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[4]~4\, u0|cpu_0|cpu|dc_data_wr_port_data[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[5]\, u0|cpu_0|cpu|A_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[5]\, u0|cpu_0|cpu|A_dc_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[5]\, u0|mm_interconnect_0|cmd_mux_006|src_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[5]\, u0|leds_0|data_out[5], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[5]\, u0|leds_0|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[5]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[5]\, u0|mailbox_simple_0|command_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[5]~feeder\, u0|mailbox_simple_0|pointer_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[5]\, u0|mailbox_simple_0|pointer_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~20\, u0|mailbox_simple_0|snd_int_readdata~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~30\, u0|mm_interconnect_0|rsp_mux|src_data[5]~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[5]\, u0|mm_interconnect_0|cmd_mux_005|src_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[5]\, u0|mutex_0|mutex_value[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[5]\, u0|timer_0|internal_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[5]~11\, u0|timer_0|counter_snapshot[5]~11, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[5]\, u0|timer_0|counter_snapshot[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[21]~10\, u0|timer_0|counter_snapshot[21]~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[21]\, u0|timer_0|counter_snapshot[21], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[5]~28\, u0|timer_0|read_mux_out[5]~28, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[5]\, u0|timer_0|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~31\, u0|mm_interconnect_0|rsp_mux|src_data[5]~31, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[5]~121\, u0|perf_count_0|read_mux_out[5]~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[37]~DUPLICATE\, u0|perf_count_0|time_counter_0[37]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[5]~124\, u0|perf_count_0|read_mux_out[5]~124, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[5]~125\, u0|perf_count_0|read_mux_out[5]~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[5]~DUPLICATE\, u0|perf_count_0|event_counter_3[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[5]~122\, u0|perf_count_0|read_mux_out[5]~122, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[5]~123\, u0|perf_count_0|read_mux_out[5]~123, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[5]~120\, u0|perf_count_0|read_mux_out[5]~120, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[5]\, u0|perf_count_0|read_mux_out[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[5]\, u0|perf_count_0|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~32\, u0|mm_interconnect_0|rsp_mux|src_data[5]~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~33\, u0|mm_interconnect_0|rsp_mux|src_data[5]~33, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~34\, u0|mm_interconnect_0|rsp_mux|src_data[5]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[5]\, u0|cpu_0|cpu|d_readdata_d1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[5]~5\, u0|cpu_0|cpu|dc_data_wr_port_data[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[6]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[6]\, u0|cpu_0|cpu|A_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[6]\, u0|cpu_0|cpu|A_dc_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~24\, u0|mm_interconnect_0|cmd_mux_004|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[6]\, u0|mm_interconnect_0|cmd_mux_006|src_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[6]\, u0|leds_0|data_out[6], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[6]\, u0|leds_0|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[6]~DUPLICATE\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[6]~145\, u0|perf_count_0|read_mux_out[6]~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[6]~146\, u0|perf_count_0|read_mux_out[6]~146, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[6]~147\, u0|perf_count_0|read_mux_out[6]~147, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[6]~148\, u0|perf_count_0|read_mux_out[6]~148, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[6]~149\, u0|perf_count_0|read_mux_out[6]~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[6]~144\, u0|perf_count_0|read_mux_out[6]~144, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[6]\, u0|perf_count_0|read_mux_out[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[6]\, u0|perf_count_0|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[6]\, u0|mm_interconnect_0|cmd_mux_005|src_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[6]\, u0|mutex_0|mutex_value[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~14\, u0|timer_0|counter_snapshot[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[6]\, u0|timer_0|counter_snapshot[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[22]~13\, u0|timer_0|counter_snapshot[22]~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[22]\, u0|timer_0|counter_snapshot[22], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[6]~DUPLICATE\, u0|timer_0|period_l_register[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[6]~20\, u0|timer_0|read_mux_out[6]~20, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[6]\, u0|timer_0|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~37\, u0|mm_interconnect_0|rsp_mux|src_data[6]~37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[6]~feeder\, u0|mailbox_simple_0|pointer_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[6]\, u0|mailbox_simple_0|pointer_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[6]~feeder\, u0|mailbox_simple_0|command_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[6]\, u0|mailbox_simple_0|command_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~24\, u0|mailbox_simple_0|snd_int_readdata~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~36\, u0|mm_interconnect_0|rsp_mux|src_data[6]~36, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~38\, u0|mm_interconnect_0|rsp_mux|src_data[6]~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[6]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31\, u0|mm_interconnect_0|cmd_mux_003|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[5]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~31\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[2]~9\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[2]~10\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[2]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[6]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[6]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~43\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~43, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~44\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~44, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[7]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~46\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~47\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[9]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[9]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[9]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[9]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[9]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~48\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~48, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[10]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[10]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[7]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[19]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[19]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|cfgrom_readdata[16]~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|cfgrom_readdata[16]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~8\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~21\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~9\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[16]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8\, u0|mm_interconnect_0|cmd_mux_003|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[16]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[16]~7\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[16]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11\, u0|mm_interconnect_0|cmd_mux_003|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[17]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[17]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7\, u0|mm_interconnect_0|cmd_mux_003|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[19]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[19]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[20]~feeder\, u0|cpu_0|cpu|M_st_data[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add10~2\, u0|cpu_0|cpu|Add10~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_rn[3]\, u0|cpu_0|cpu|M_rot_rn[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[11]~31\, u0|cpu_0|cpu|E_rot_step1[11]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[15]~28\, u0|cpu_0|cpu|E_rot_step1[15]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add10~1\, u0|cpu_0|cpu|Add10~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[15]\, u0|cpu_0|cpu|M_rot_prestep2[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[24]\, u0|cpu_0|cpu|A_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_mem_byte_en[3]~0\, u0|cpu_0|cpu|E_mem_byte_en[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_byte_en[3]\, u0|cpu_0|cpu|M_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_byte_en[3]~feeder\, u0|cpu_0|cpu|A_mem_byte_en[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_byte_en[3]\, u0|cpu_0|cpu|A_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_wr_data[31]~4\, u0|cpu_0|cpu|A_dc_fill_wr_data[31]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~3\, u0|mm_interconnect_0|cmd_mux_004|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable_nxt[3]~4\, u0|cpu_0|cpu|d_byteenable_nxt[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable[3]\, u0|cpu_0|cpu|d_byteenable[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[35]\, u0|mm_interconnect_0|cmd_mux_004|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~77\, u0|perf_count_0|Add2~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[50]\, u0|perf_count_0|time_counter_1[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~109\, u0|perf_count_0|Add2~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[51]\, u0|perf_count_0|time_counter_1[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~141\, u0|perf_count_0|Add2~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[52]\, u0|perf_count_0|time_counter_1[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~173\, u0|perf_count_0|Add2~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[53]\, u0|perf_count_0|time_counter_1[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~205\, u0|perf_count_0|Add2~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[54]\, u0|perf_count_0|time_counter_1[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~237\, u0|perf_count_0|Add2~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[55]\, u0|perf_count_0|time_counter_1[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~29\, u0|perf_count_0|Add2~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[56]\, u0|perf_count_0|time_counter_1[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[24]~18\, u0|perf_count_0|read_mux_out[24]~18, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~37\, u0|perf_count_0|Add3~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[18]\, u0|perf_count_0|event_counter_1[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~53\, u0|perf_count_0|Add3~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[19]\, u0|perf_count_0|event_counter_1[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~69\, u0|perf_count_0|Add3~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[20]\, u0|perf_count_0|event_counter_1[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~85\, u0|perf_count_0|Add3~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[21]\, u0|perf_count_0|event_counter_1[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~101\, u0|perf_count_0|Add3~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[22]\, u0|perf_count_0|event_counter_1[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~117\, u0|perf_count_0|Add3~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[23]\, u0|perf_count_0|event_counter_1[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~13\, u0|perf_count_0|Add3~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[24]\, u0|perf_count_0|event_counter_1[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~37\, u0|perf_count_0|Add1~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[18]\, u0|perf_count_0|event_counter_0[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~53\, u0|perf_count_0|Add1~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[19]\, u0|perf_count_0|event_counter_0[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~69\, u0|perf_count_0|Add1~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[20]\, u0|perf_count_0|event_counter_0[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~85\, u0|perf_count_0|Add1~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[21]\, u0|perf_count_0|event_counter_0[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~101\, u0|perf_count_0|Add1~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[22]\, u0|perf_count_0|event_counter_0[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~117\, u0|perf_count_0|Add1~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[23]\, u0|perf_count_0|event_counter_0[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~13\, u0|perf_count_0|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[24]\, u0|perf_count_0|event_counter_0[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~77\, u0|perf_count_0|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[50]\, u0|perf_count_0|time_counter_0[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~109\, u0|perf_count_0|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[51]\, u0|perf_count_0|time_counter_0[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~141\, u0|perf_count_0|Add0~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[52]\, u0|perf_count_0|time_counter_0[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~173\, u0|perf_count_0|Add0~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[53]\, u0|perf_count_0|time_counter_0[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~205\, u0|perf_count_0|Add0~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[54]\, u0|perf_count_0|time_counter_0[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~237\, u0|perf_count_0|Add0~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[55]\, u0|perf_count_0|time_counter_0[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~29\, u0|perf_count_0|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[56]\, u0|perf_count_0|time_counter_0[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[24]~22\, u0|perf_count_0|read_mux_out[24]~22, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[24]~23\, u0|perf_count_0|read_mux_out[24]~23, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~77\, u0|perf_count_0|Add6~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[50]\, u0|perf_count_0|time_counter_3[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~109\, u0|perf_count_0|Add6~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[51]\, u0|perf_count_0|time_counter_3[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~141\, u0|perf_count_0|Add6~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[52]\, u0|perf_count_0|time_counter_3[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~173\, u0|perf_count_0|Add6~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[53]\, u0|perf_count_0|time_counter_3[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~205\, u0|perf_count_0|Add6~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[54]\, u0|perf_count_0|time_counter_3[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~237\, u0|perf_count_0|Add6~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[55]\, u0|perf_count_0|time_counter_3[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~29\, u0|perf_count_0|Add6~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[56]\, u0|perf_count_0|time_counter_3[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[24]~21\, u0|perf_count_0|read_mux_out[24]~21, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~77\, u0|perf_count_0|Add4~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[50]\, u0|perf_count_0|time_counter_2[50], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~109\, u0|perf_count_0|Add4~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[51]\, u0|perf_count_0|time_counter_2[51], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~141\, u0|perf_count_0|Add4~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[52]\, u0|perf_count_0|time_counter_2[52], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~173\, u0|perf_count_0|Add4~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[53]\, u0|perf_count_0|time_counter_2[53], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~205\, u0|perf_count_0|Add4~205, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[54]\, u0|perf_count_0|time_counter_2[54], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~237\, u0|perf_count_0|Add4~237, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[55]\, u0|perf_count_0|time_counter_2[55], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~29\, u0|perf_count_0|Add4~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[56]\, u0|perf_count_0|time_counter_2[56], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[24]~19\, u0|perf_count_0|read_mux_out[24]~19, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~37\, u0|perf_count_0|Add5~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[18]\, u0|perf_count_0|event_counter_2[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~53\, u0|perf_count_0|Add5~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[19]\, u0|perf_count_0|event_counter_2[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~69\, u0|perf_count_0|Add5~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[20]\, u0|perf_count_0|event_counter_2[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~85\, u0|perf_count_0|Add5~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[21]\, u0|perf_count_0|event_counter_2[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~101\, u0|perf_count_0|Add5~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[22]\, u0|perf_count_0|event_counter_2[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~117\, u0|perf_count_0|Add5~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[23]\, u0|perf_count_0|event_counter_2[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~13\, u0|perf_count_0|Add5~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[24]\, u0|perf_count_0|event_counter_2[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~37\, u0|perf_count_0|Add7~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[18]\, u0|perf_count_0|event_counter_3[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~53\, u0|perf_count_0|Add7~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[19]\, u0|perf_count_0|event_counter_3[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~69\, u0|perf_count_0|Add7~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[20]\, u0|perf_count_0|event_counter_3[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~85\, u0|perf_count_0|Add7~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[21]\, u0|perf_count_0|event_counter_3[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~101\, u0|perf_count_0|Add7~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[22]\, u0|perf_count_0|event_counter_3[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~117\, u0|perf_count_0|Add7~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[23]\, u0|perf_count_0|event_counter_3[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~13\, u0|perf_count_0|Add7~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[24]\, u0|perf_count_0|event_counter_3[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[24]~20\, u0|perf_count_0|read_mux_out[24]~20, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[24]\, u0|perf_count_0|read_mux_out[24], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[24]\, u0|perf_count_0|readdata[24], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[24]\, u0|mailbox_simple_0|command_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[24]\, u0|mailbox_simple_0|pointer_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~3\, u0|mailbox_simple_0|snd_int_readdata~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4\, u0|mm_interconnect_0|rsp_mux|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[24]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[24]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5\, u0|mm_interconnect_0|rsp_mux|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6\, u0|mm_interconnect_0|rsp_mux|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[24]\, u0|cpu_0|cpu|d_readdata_d1[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[24]\, u0|cpu_0|cpu|A_dc_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[24]~10\, u0|cpu_0|cpu|dc_data_wr_port_data[24]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~7\, u0|mm_interconnect_0|cmd_mux_004|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_shift_rot~0\, u0|cpu_1|cpu|D_ctrl_shift_rot~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_shift_rot\, u0|cpu_1|cpu|E_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_shift_rot~feeder\, u0|cpu_1|cpu|M_ctrl_shift_rot~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_shift_rot\, u0|cpu_1|cpu|M_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_shift_rot~feeder\, u0|cpu_1|cpu|A_ctrl_shift_rot~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_shift_rot~DUPLICATE\, u0|cpu_1|cpu|A_ctrl_shift_rot~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[21]~18\, u0|cpu_1|cpu|A_wr_data_unfiltered[21]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_shift_rot\, u0|cpu_1|cpu|A_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[25]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[25]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[25]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30]~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[0]~2\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[25]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~17\, u0|mm_interconnect_0|cmd_mux_011|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[25]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[25]~16\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[25]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[26]~18\, u0|cpu_1|cpu|D_src2[26]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[0]~0\, u0|cpu_1|cpu|E_rot_mask[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[0]\, u0|cpu_1|cpu|M_rot_mask[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_fill_bit~DUPLICATE\, u0|cpu_1|cpu|M_rot_fill_bit~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_a_rd_port_addr[2]~2\, u0|cpu_1|cpu|rf_a_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_a_rd_port_addr[3]~3\, u0|cpu_1|cpu|rf_a_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[25]\, u0|cpu_1|cpu|A_dc_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[25]~13\, u0|cpu_1|cpu|dc_data_wr_port_data[25]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[26]\, u0|cpu_0|cpu|W_wr_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[0]~7\, u0|cpu_0|cpu|D_src2_reg[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~21\, u0|cpu_0|cpu|E_alu_result~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[26]\, u0|cpu_0|cpu|E_alu_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[26]\, u0|cpu_0|cpu|M_alu_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[26]~52\, u0|cpu_0|cpu|D_src2_reg[26]~52, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[21]~DUPLICATE\, u0|cpu_0|cpu|D_iw[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[26]~22\, u0|cpu_0|cpu|D_src2[26]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~11\, u0|mm_interconnect_0|cmd_mux_004|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[26]\, u0|mm_interconnect_0|cmd_mux_005|src_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[10]\, u0|mutex_0|mutex_owner[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[26]~DUPLICATE\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[26]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19\, u0|mm_interconnect_0|cmd_mux_003|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[26]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[26]~18\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[26]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[27]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[27]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[27]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~15\, u0|mm_interconnect_0|cmd_mux_004|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[27]~DUPLICATE\, u0|perf_count_0|time_counter_3[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~61\, u0|perf_count_0|Add6~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[57]\, u0|perf_count_0|time_counter_3[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~93\, u0|perf_count_0|Add6~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[58]\, u0|perf_count_0|time_counter_3[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~125\, u0|perf_count_0|Add6~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[59]\, u0|perf_count_0|time_counter_3[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[27]~93\, u0|perf_count_0|read_mux_out[27]~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[27]~DUPLICATE\, u0|perf_count_0|time_counter_1[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~61\, u0|perf_count_0|Add2~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[57]\, u0|perf_count_0|time_counter_1[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~93\, u0|perf_count_0|Add2~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[58]\, u0|perf_count_0|time_counter_1[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~125\, u0|perf_count_0|Add2~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[59]\, u0|perf_count_0|time_counter_1[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[27]~90\, u0|perf_count_0|read_mux_out[27]~90, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[27]\, u0|perf_count_0|event_counter_2[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~29\, u0|perf_count_0|Add5~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[25]\, u0|perf_count_0|event_counter_2[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~45\, u0|perf_count_0|Add5~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[26]\, u0|perf_count_0|event_counter_2[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~61\, u0|perf_count_0|Add5~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[27]~DUPLICATE\, u0|perf_count_0|event_counter_2[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~29\, u0|perf_count_0|Add7~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[25]\, u0|perf_count_0|event_counter_3[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~45\, u0|perf_count_0|Add7~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[26]\, u0|perf_count_0|event_counter_3[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~61\, u0|perf_count_0|Add7~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[27]\, u0|perf_count_0|event_counter_3[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[27]~92\, u0|perf_count_0|read_mux_out[27]~92, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~61\, u0|perf_count_0|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[57]\, u0|perf_count_0|time_counter_0[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~93\, u0|perf_count_0|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[58]\, u0|perf_count_0|time_counter_0[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~125\, u0|perf_count_0|Add0~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[59]\, u0|perf_count_0|time_counter_0[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[27]~94\, u0|perf_count_0|read_mux_out[27]~94, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~29\, u0|perf_count_0|Add1~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[25]\, u0|perf_count_0|event_counter_0[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~45\, u0|perf_count_0|Add1~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[26]\, u0|perf_count_0|event_counter_0[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~61\, u0|perf_count_0|Add1~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[27]\, u0|perf_count_0|event_counter_0[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~29\, u0|perf_count_0|Add3~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[25]\, u0|perf_count_0|event_counter_1[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~45\, u0|perf_count_0|Add3~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[26]\, u0|perf_count_0|event_counter_1[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~61\, u0|perf_count_0|Add3~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[27]\, u0|perf_count_0|event_counter_1[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[27]~95\, u0|perf_count_0|read_mux_out[27]~95, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~61\, u0|perf_count_0|Add4~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[57]\, u0|perf_count_0|time_counter_2[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~93\, u0|perf_count_0|Add4~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[58]\, u0|perf_count_0|time_counter_2[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~125\, u0|perf_count_0|Add4~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[59]\, u0|perf_count_0|time_counter_2[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[27]~DUPLICATE\, u0|perf_count_0|time_counter_2[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[27]~91\, u0|perf_count_0|read_mux_out[27]~91, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[27]\, u0|perf_count_0|read_mux_out[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[27]\, u0|perf_count_0|readdata[27], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[27]~DUPLICATE\, u0|mailbox_simple_0|pointer_reg[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[27]~feeder\, u0|mailbox_simple_0|command_reg[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[27]\, u0|mailbox_simple_0|command_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~15\, u0|mailbox_simple_0|snd_int_readdata~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16\, u0|mm_interconnect_0|rsp_mux|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[27]\, u0|mm_interconnect_0|cmd_mux_005|src_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[11]\, u0|mutex_0|mutex_owner[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17\, u0|mm_interconnect_0|rsp_mux|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18\, u0|mm_interconnect_0|rsp_mux|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[27]\, u0|cpu_0|cpu|d_readdata_d1[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result_en~0\, u0|cpu_0|cpu|A_slow_inst_result_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[27]\, u0|cpu_0|cpu|A_slow_inst_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[3]~3\, u0|cpu_0|cpu|E_rot_mask[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[3]\, u0|cpu_0|cpu|M_rot_mask[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[19]\, u0|cpu_0|cpu|M_rot_prestep2[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[17]\, u0|cpu_0|cpu|W_wr_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[15]~feeder\, u0|cpu_0|cpu|E_src2[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[15]\, u0|cpu_0|cpu|E_src2[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[27]\, u0|cpu_0|cpu|A_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[27]\, u0|cpu_0|cpu|A_dc_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[27]~19\, u0|cpu_0|cpu|dc_data_wr_port_data[27]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[28]~30\, u0|cpu_0|cpu|D_src2[28]~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~23\, u0|mm_interconnect_0|cmd_mux_004|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[29]~feeder\, u0|mailbox_simple_0|command_reg[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[29]\, u0|mailbox_simple_0|command_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~23\, u0|mailbox_simple_0|snd_int_readdata~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[61]\, u0|perf_count_0|time_counter_3[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~157\, u0|perf_count_0|Add6~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[60]\, u0|perf_count_0|time_counter_3[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~189\, u0|perf_count_0|Add6~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[61]~DUPLICATE\, u0|perf_count_0|time_counter_3[61]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[29]~141\, u0|perf_count_0|read_mux_out[29]~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[61]\, u0|perf_count_0|time_counter_1[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~157\, u0|perf_count_0|Add2~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[60]\, u0|perf_count_0|time_counter_1[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~189\, u0|perf_count_0|Add2~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[61]~DUPLICATE\, u0|perf_count_0|time_counter_1[61]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[29]~138\, u0|perf_count_0|read_mux_out[29]~138, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[61]\, u0|perf_count_0|time_counter_2[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~157\, u0|perf_count_0|Add4~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[60]\, u0|perf_count_0|time_counter_2[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~189\, u0|perf_count_0|Add4~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[61]~DUPLICATE\, u0|perf_count_0|time_counter_2[61]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[29]~139\, u0|perf_count_0|read_mux_out[29]~139, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~77\, u0|perf_count_0|Add5~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[28]\, u0|perf_count_0|event_counter_2[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~93\, u0|perf_count_0|Add5~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[29]\, u0|perf_count_0|event_counter_2[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~77\, u0|perf_count_0|Add7~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[28]\, u0|perf_count_0|event_counter_3[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~93\, u0|perf_count_0|Add7~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[29]\, u0|perf_count_0|event_counter_3[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[29]~140\, u0|perf_count_0|read_mux_out[29]~140, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~77\, u0|perf_count_0|Add1~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[28]\, u0|perf_count_0|event_counter_0[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~93\, u0|perf_count_0|Add1~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[29]\, u0|perf_count_0|event_counter_0[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~77\, u0|perf_count_0|Add3~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[28]\, u0|perf_count_0|event_counter_1[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~93\, u0|perf_count_0|Add3~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[29]\, u0|perf_count_0|event_counter_1[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[61]\, u0|perf_count_0|time_counter_0[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~157\, u0|perf_count_0|Add0~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[60]\, u0|perf_count_0|time_counter_0[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~189\, u0|perf_count_0|Add0~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[61]~DUPLICATE\, u0|perf_count_0|time_counter_0[61]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[29]~142\, u0|perf_count_0|read_mux_out[29]~142, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[29]~143\, u0|perf_count_0|read_mux_out[29]~143, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[29]\, u0|perf_count_0|read_mux_out[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[29]\, u0|perf_count_0|readdata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24\, u0|mm_interconnect_0|rsp_mux|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[29]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[29]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[13]\, u0|mutex_0|mutex_owner[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25\, u0|mm_interconnect_0|rsp_mux|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26\, u0|mm_interconnect_0|rsp_mux|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[29]\, u0|cpu_0|cpu|d_readdata_d1[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[29]~feeder\, u0|cpu_0|cpu|W_wr_data[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[29]\, u0|cpu_0|cpu|W_wr_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[29]~24\, u0|cpu_0|cpu|D_src1_reg[29]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[31]\, u0|cpu_0|cpu|D_iw[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[27]\, u0|cpu_0|cpu|D_iw[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal313~0\, u0|cpu_0|cpu|Equal313~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_regnum_a_cmp_F~0\, u0|cpu_0|cpu|D_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_regnum_a_cmp_F\, u0|cpu_0|cpu|D_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_a_cmp_D\, u0|cpu_0|cpu|E_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_hazard_E\, u0|cpu_0|cpu|D_src1_hazard_E, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[29]\, u0|cpu_0|cpu|E_src1[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~24\, u0|cpu_0|cpu|E_alu_result~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[29]~57\, u0|cpu_0|cpu|D_src2_reg[29]~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[29]~28\, u0|cpu_0|cpu|D_src2[29]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[29]~29\, u0|cpu_0|cpu|D_src2[29]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[29]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[29]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[29]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[29]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[27]\, u0|cpu_0|cpu|W_wr_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[27]~20\, u0|cpu_0|cpu|D_src1_reg[27]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[27]\, u0|cpu_0|cpu|E_src1[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~20\, u0|cpu_0|cpu|E_alu_result~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[25]~0\, u0|cpu_0|cpu|D_src2[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[25]~0\, u0|cpu_0|cpu|E_logic_result[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~8\, u0|cpu_0|cpu|E_alu_result~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[25]~24\, u0|cpu_0|cpu|D_src2_reg[25]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[25]~feeder\, u0|cpu_0|cpu|W_wr_data[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[25]\, u0|cpu_0|cpu|W_wr_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[25]\, u0|cpu_0|cpu|E_alu_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[25]\, u0|cpu_0|cpu|M_alu_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[25]~25\, u0|cpu_0|cpu|D_src2_reg[25]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[25]~1\, u0|cpu_0|cpu|D_src2[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[25]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[25]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[25]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[25]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[24]~2\, u0|cpu_0|cpu|D_src2[24]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[24]\, u0|cpu_0|cpu|W_wr_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[24]~1\, u0|cpu_0|cpu|D_src1_reg[24]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[24]\, u0|cpu_0|cpu|E_src1[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[24]~1\, u0|cpu_0|cpu|E_logic_result[24]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~9\, u0|cpu_0|cpu|E_alu_result~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[23]\, u0|cpu_0|cpu|W_wr_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[23]~2\, u0|cpu_0|cpu|D_src1_reg[23]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[23]\, u0|cpu_0|cpu|E_src1[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[23]~2\, u0|cpu_0|cpu|E_logic_result[23]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~10\, u0|cpu_0|cpu|E_alu_result~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[22]\, u0|cpu_0|cpu|W_wr_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[22]~3\, u0|cpu_0|cpu|D_src1_reg[22]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[22]\, u0|cpu_0|cpu|E_src1[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[21]~10\, u0|cpu_0|cpu|D_src2[21]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~13\, u0|cpu_0|cpu|E_alu_result~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[21]\, u0|cpu_0|cpu|W_wr_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[17]~28\, u0|cpu_0|cpu|A_wr_data_unfiltered[17]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[28]~DUPLICATE\, u0|cpu_0|cpu|E_src1[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[5]\, u0|cpu_0|cpu|A_mul_cell_p3[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[19]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[19]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[19]~8\, u0|cpu_0|cpu|E_logic_result[19]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[9]\, u0|cpu_0|cpu|D_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[19]~40\, u0|cpu_0|cpu|D_src2[19]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[19]~41\, u0|cpu_0|cpu|D_src2[19]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[19]~8\, u0|cpu_0|cpu|D_src2[19]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[19]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[19]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[10]\, u0|cpu_0|cpu|D_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[20]~12\, u0|cpu_0|cpu|D_src2[20]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[20]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[20]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[17]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[17]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~29\, u0|cpu_0|cpu|Add9~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~33\, u0|cpu_0|cpu|Add9~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~13\, u0|cpu_0|cpu|Add9~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~17\, u0|cpu_0|cpu|Add9~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~21\, u0|cpu_0|cpu|Add9~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~133\, u0|cpu_0|cpu|Add9~133, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~105\, u0|cpu_0|cpu|Add9~105, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~113\, u0|cpu_0|cpu|Add9~113, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_mul_lsw\, u0|cpu_0|cpu|A_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~28\, u0|mm_interconnect_0|cmd_mux_004|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[7]\, u0|cpu_1|cpu|M_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[7]\, u0|cpu_1|cpu|A_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~61\, u0|perf_count_1|Add2~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[57]\, u0|perf_count_1|time_counter_1[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~93\, u0|perf_count_1|Add2~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[58]\, u0|perf_count_1|time_counter_1[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~125\, u0|perf_count_1|Add2~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[59]\, u0|perf_count_1|time_counter_1[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[27]~90\, u0|perf_count_1|read_mux_out[27]~90, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~29\, u0|perf_count_1|Add3~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[25]\, u0|perf_count_1|event_counter_1[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~45\, u0|perf_count_1|Add3~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[26]~DUPLICATE\, u0|perf_count_1|event_counter_1[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~61\, u0|perf_count_1|Add3~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[27]\, u0|perf_count_1|event_counter_1[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~29\, u0|perf_count_1|Add1~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[25]\, u0|perf_count_1|event_counter_0[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~45\, u0|perf_count_1|Add1~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[26]\, u0|perf_count_1|event_counter_0[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~61\, u0|perf_count_1|Add1~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[27]\, u0|perf_count_1|event_counter_0[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~61\, u0|perf_count_1|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[57]\, u0|perf_count_1|time_counter_0[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~93\, u0|perf_count_1|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[58]\, u0|perf_count_1|time_counter_0[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~125\, u0|perf_count_1|Add0~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[59]\, u0|perf_count_1|time_counter_0[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[27]~DUPLICATE\, u0|perf_count_1|time_counter_0[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[27]~94\, u0|perf_count_1|read_mux_out[27]~94, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[27]~95\, u0|perf_count_1|read_mux_out[27]~95, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~61\, u0|perf_count_1|Add6~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[57]\, u0|perf_count_1|time_counter_3[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~93\, u0|perf_count_1|Add6~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[58]\, u0|perf_count_1|time_counter_3[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~125\, u0|perf_count_1|Add6~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[59]\, u0|perf_count_1|time_counter_3[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[27]~93\, u0|perf_count_1|read_mux_out[27]~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[27]\, u0|perf_count_1|event_counter_2[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~29\, u0|perf_count_1|Add5~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[25]\, u0|perf_count_1|event_counter_2[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~45\, u0|perf_count_1|Add5~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[26]\, u0|perf_count_1|event_counter_2[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~61\, u0|perf_count_1|Add5~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[27]~DUPLICATE\, u0|perf_count_1|event_counter_2[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~29\, u0|perf_count_1|Add7~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[25]\, u0|perf_count_1|event_counter_3[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~45\, u0|perf_count_1|Add7~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[26]~DUPLICATE\, u0|perf_count_1|event_counter_3[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~61\, u0|perf_count_1|Add7~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[27]\, u0|perf_count_1|event_counter_3[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[27]~92\, u0|perf_count_1|read_mux_out[27]~92, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~61\, u0|perf_count_1|Add4~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[57]\, u0|perf_count_1|time_counter_2[57], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~93\, u0|perf_count_1|Add4~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[58]\, u0|perf_count_1|time_counter_2[58], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~125\, u0|perf_count_1|Add4~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[59]\, u0|perf_count_1|time_counter_2[59], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[27]~91\, u0|perf_count_1|read_mux_out[27]~91, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[27]\, u0|perf_count_1|read_mux_out[27], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[27]\, u0|perf_count_1|readdata[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[27]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[27]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~32\, u0|mm_interconnect_0|rsp_mux_001|src_payload~32, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[27]\, u0|mailbox_simple_0|pointer_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~15\, u0|mailbox_simple_0|rcv_int_readdata~15, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[27]\, u0|mailbox_simple_0|readdata_with_waitstate[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable_nxt[3]~4\, u0|cpu_1|cpu|d_byteenable_nxt[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable[3]\, u0|cpu_1|cpu|d_byteenable[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[35]\, u0|mm_interconnect_0|cmd_mux_012|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~54\, u0|mm_interconnect_0|rsp_mux_001|src_payload~54, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[27]\, u0|cpu_1|cpu|d_readdata_d1[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[23]~90\, u0|cpu_1|cpu|D_src2_reg[23]~90, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[27]~1\, u0|cpu_1|cpu|E_src2[27]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~2\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result_en~0\, u0|cpu_1|cpu|A_slow_inst_result_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[9]\, u0|cpu_1|cpu|A_slow_inst_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a5\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a5, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~20\, u0|mailbox_simple_0|rcv_int_readdata~20, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[5]\, u0|mailbox_simple_0|readdata_with_waitstate[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~31\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~30\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[5]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~12\, u0|mm_interconnect_0|cmd_mux_011|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~25\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[4]~29\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[4]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[4]~13\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[4]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[4]~11\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~24\, u0|mm_interconnect_0|cmd_mux_011|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5]~14\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5]~15\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[5]~23\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[5]~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~27\, u0|mm_interconnect_0|cmd_mux_011|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[6]~26\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[6]~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~31\, u0|mm_interconnect_0|cmd_mux_011|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[7]~30\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[7]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[16]~feeder\, u0|cpu_1|cpu|M_st_data[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_sel_fill2~0\, u0|cpu_1|cpu|E_rot_sel_fill2~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_sel_fill2\, u0|cpu_1|cpu|M_rot_sel_fill2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_pass2~0\, u0|cpu_1|cpu|E_rot_pass2~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_pass2\, u0|cpu_1|cpu|M_rot_pass2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_sel_fill3~0\, u0|cpu_1|cpu|E_rot_sel_fill3~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_sel_fill3\, u0|cpu_1|cpu|M_rot_sel_fill3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_pass3~0\, u0|cpu_1|cpu|E_rot_pass3~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_pass3\, u0|cpu_1|cpu|M_rot_pass3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[2]~2\, u0|cpu_1|cpu|E_rot_mask[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[2]\, u0|cpu_1|cpu|M_rot_mask[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add10~0\, u0|cpu_1|cpu|Add10~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[14]~20\, u0|cpu_1|cpu|E_rot_step1[14]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[15]~feeder\, u0|cpu_1|cpu|W_wr_data[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[15]\, u0|cpu_1|cpu|W_wr_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[6]~6\, u0|cpu_1|cpu|E_rot_mask[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[6]\, u0|cpu_1|cpu|M_rot_mask[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_pass1~DUPLICATE\, u0|cpu_1|cpu|M_rot_pass1~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_ld_signed~0\, u0|cpu_1|cpu|E_ctrl_ld_signed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_signed\, u0|cpu_1|cpu|M_ctrl_ld_signed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_ld_signed\, u0|cpu_1|cpu|A_ctrl_ld_signed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld8_ld16\, u0|cpu_1|cpu|M_ctrl_ld8_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ld_align_byte2_byte3_fill\, u0|cpu_1|cpu|M_ld_align_byte2_byte3_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_align_byte2_byte3_fill\, u0|cpu_1|cpu|A_ld_align_byte2_byte3_fill, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~24\, u0|mm_interconnect_0|cmd_mux_012|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a38\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a38, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a6\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~24\, u0|mailbox_simple_0|rcv_int_readdata~24, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[6]\, u0|mailbox_simple_0|readdata_with_waitstate[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~37\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~37, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[6]~14\, u0|timer_1|counter_snapshot[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[6]\, u0|timer_1|counter_snapshot[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[6]~3\, u0|timer_1|period_h_register[6]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[6]~DUPLICATE\, u0|timer_1|period_h_register[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[4]~5\, u0|timer_1|period_h_register[4]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[4]\, u0|timer_1|period_h_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~109\, u0|timer_1|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~13\, u0|timer_1|internal_counter~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[20]\, u0|timer_1|internal_counter[20], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~105\, u0|timer_1|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[5]~4\, u0|timer_1|period_h_register[5]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[5]\, u0|timer_1|period_h_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~12\, u0|timer_1|internal_counter~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[21]\, u0|timer_1|internal_counter[21], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~101\, u0|timer_1|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~11\, u0|timer_1|internal_counter~11, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[22]\, u0|timer_1|internal_counter[22], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[22]~13\, u0|timer_1|counter_snapshot[22]~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[22]\, u0|timer_1|counter_snapshot[22], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[6]\, u0|timer_1|period_h_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[6]~7\, u0|timer_1|period_l_register[6]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[6]\, u0|timer_1|period_l_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[6]~20\, u0|timer_1|read_mux_out[6]~20, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[6]\, u0|timer_1|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[6]~145\, u0|perf_count_1|read_mux_out[6]~145, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[6]~148\, u0|perf_count_1|read_mux_out[6]~148, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[6]~149\, u0|perf_count_1|read_mux_out[6]~149, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[6]~144\, u0|perf_count_1|read_mux_out[6]~144, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[6]~146\, u0|perf_count_1|read_mux_out[6]~146, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[6]~147\, u0|perf_count_1|read_mux_out[6]~147, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[6]\, u0|perf_count_1|read_mux_out[6], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[6]\, u0|perf_count_1|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~38\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~38, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~36\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~36, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~39\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~40\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[6]\, u0|cpu_1|cpu|d_readdata_d1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[6]\, u0|cpu_1|cpu|A_dc_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[6]~6\, u0|cpu_1|cpu|dc_data_wr_port_data[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[7]\, u0|mm_interconnect_0|cmd_mux_006|src_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[7]\, u0|leds_0|data_out[7], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[7]\, u0|leds_0|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[7]~feeder\, u0|mailbox_simple_0|pointer_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[7]\, u0|mailbox_simple_0|pointer_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[7]\, u0|mailbox_simple_0|command_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~28\, u0|mailbox_simple_0|rcv_int_readdata~28, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[7]\, u0|mailbox_simple_0|readdata_with_waitstate[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~42\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[7]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[18]~feeder\, u0|cpu_1|cpu|M_st_data[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_mem_byte_en[2]~1\, u0|cpu_1|cpu|E_mem_byte_en[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_byte_en[2]\, u0|cpu_1|cpu|M_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_byte_en[2]\, u0|cpu_1|cpu|A_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_wr_data[23]~2\, u0|cpu_1|cpu|A_dc_fill_wr_data[23]~2, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[16]~8\, u0|perf_count_1|read_mux_out[16]~8, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[16]~DUPLICATE\, u0|perf_count_1|time_counter_0[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[16]~10\, u0|perf_count_1|read_mux_out[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[16]~11\, u0|perf_count_1|read_mux_out[16]~11, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[16]~DUPLICATE\, u0|perf_count_1|time_counter_3[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[16]~9\, u0|perf_count_1|read_mux_out[16]~9, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[16]~7\, u0|perf_count_1|read_mux_out[16]~7, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[16]~6\, u0|perf_count_1|read_mux_out[16]~6, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[16]\, u0|perf_count_1|read_mux_out[16], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[16]\, u0|perf_count_1|readdata[16], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add1~1\, u0|jtag_uart_1|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[16]~DUPLICATE\, u0|mailbox_simple_0|command_reg[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~1\, u0|mailbox_simple_0|rcv_int_readdata~1, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[16]\, u0|mailbox_simple_0|readdata_with_waitstate[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11\, u0|mm_interconnect_0|rsp_mux_001|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~1\, u0|mm_interconnect_0|cmd_mux_012|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable_nxt[2]~2\, u0|cpu_1|cpu|d_byteenable_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable[2]\, u0|cpu_1|cpu|d_byteenable[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[34]\, u0|mm_interconnect_0|cmd_mux_012|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[16]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[16]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[16]\, u0|mm_interconnect_0|cmd_mux_005|src_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[0]\, u0|mutex_0|mutex_owner[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12\, u0|mm_interconnect_0|rsp_mux_001|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a48\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a48, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4\, u0|mm_interconnect_0|rsp_mux_001|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[16]\, u0|cpu_1|cpu|d_readdata_d1[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[16]\, u0|cpu_1|cpu|A_dc_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[16]\, u0|cpu_1|cpu|A_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[16]~8\, u0|cpu_1|cpu|dc_data_wr_port_data[16]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[17]~feeder\, u0|cpu_1|cpu|M_st_data[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[17]\, u0|cpu_1|cpu|W_wr_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[19]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[19]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[19]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[19]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~7\, u0|mm_interconnect_0|cmd_mux_011|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[19]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[19]~5\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[19]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[23]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[23]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[20]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[21]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~10\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~31\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~30\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~11\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[22]~feeder\, u0|cpu_1|cpu|M_st_data[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[14]\, u0|cpu_1|cpu|D_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[14]~10\, u0|cpu_1|cpu|F_pc_nxt[14]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[14]~DUPLICATE\, u0|cpu_1|cpu|E_pc[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[13]~feeder\, u0|cpu_1|cpu|E_pc[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[13]\, u0|cpu_1|cpu|E_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[12]\, u0|cpu_1|cpu|D_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[12]\, u0|cpu_1|cpu|E_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[11]~feeder\, u0|cpu_1|cpu|E_pc[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[11]\, u0|cpu_1|cpu|E_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[10]\, u0|cpu_1|cpu|E_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[9]\, u0|cpu_1|cpu|D_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[9]\, u0|cpu_1|cpu|E_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~25\, u0|cpu_1|cpu|Add7~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~33\, u0|cpu_1|cpu|Add7~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~41\, u0|cpu_1|cpu|Add7~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~49\, u0|cpu_1|cpu|Add7~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~57\, u0|cpu_1|cpu|Add7~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~1\, u0|cpu_1|cpu|Add7~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[14]\, u0|cpu_1|cpu|M_pc_plus_one[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~3\, u0|cpu_1|cpu|M_dc_raw_hazard~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~4\, u0|cpu_1|cpu|M_dc_raw_hazard~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[2]\, u0|cpu_1|cpu|A_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[13]~feeder\, u0|cpu_1|cpu|E_src2[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[5]~0\, u0|cpu_1|cpu|E_src2[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[13]\, u0|cpu_1|cpu|E_src2[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[11]~feeder\, u0|cpu_1|cpu|E_src2[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_ignore_dst\, u0|cpu_1|cpu|F_ctrl_ignore_dst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_ignore_dst\, u0|cpu_1|cpu|D_ctrl_ignore_dst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal312~0\, u0|cpu_1|cpu|Equal312~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_wr_dst_reg\, u0|cpu_1|cpu|D_wr_dst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_regnum_a_cmp_F~0\, u0|cpu_1|cpu|D_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_regnum_a_cmp_F\, u0|cpu_1|cpu|D_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_a_cmp_D\, u0|cpu_1|cpu|E_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_hazard_E\, u0|cpu_1|cpu|D_src1_hazard_E, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[8]\, u0|cpu_1|cpu|E_src1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~26\, u0|cpu_1|cpu|E_alu_result~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~25\, u0|cpu_1|cpu|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[6]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[6]~feeder\, u0|cpu_1|cpu|E_extra_pc[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[6]\, u0|cpu_1|cpu|D_pc_plus_one[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[6]~DUPLICATE\, u0|cpu_1|cpu|E_extra_pc[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[8]\, u0|cpu_1|cpu|E_alu_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[8]~feeder\, u0|cpu_1|cpu|M_alu_result[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[8]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[8]~feeder\, u0|cpu_1|cpu|W_wr_data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[8]\, u0|cpu_1|cpu|W_wr_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[5]~5\, u0|cpu_1|cpu|E_rot_mask[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[5]\, u0|cpu_1|cpu|M_rot_mask[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[22]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[22]~154\, u0|perf_count_1|read_mux_out[22]~154, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[22]~155\, u0|perf_count_1|read_mux_out[22]~155, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[22]~151\, u0|perf_count_1|read_mux_out[22]~151, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[22]~153\, u0|perf_count_1|read_mux_out[22]~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[22]~150\, u0|perf_count_1|read_mux_out[22]~150, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[22]~152\, u0|perf_count_1|read_mux_out[22]~152, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[22]\, u0|perf_count_1|read_mux_out[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[22]\, u0|perf_count_1|readdata[22], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add1~5\, u0|jtag_uart_1|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add1~9\, u0|jtag_uart_1|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add1~13\, u0|jtag_uart_1|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add1~17\, u0|jtag_uart_1|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add1~21\, u0|jtag_uart_1|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|Add1~25\, u0|jtag_uart_1|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~125\, u0|cpu_0|cpu|Add9~125, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~81\, u0|cpu_0|cpu|Add9~81, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[30]\, u0|cpu_0|cpu|E_alu_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[30]\, u0|cpu_0|cpu|M_alu_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[30]~56\, u0|cpu_0|cpu|D_src2_reg[30]~56, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[30]~55\, u0|cpu_0|cpu|D_src2_reg[30]~55, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[30]~26\, u0|cpu_0|cpu|D_src2[30]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[30]~27\, u0|cpu_0|cpu|D_src2[30]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[30]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[30]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[30]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[30]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[30]~5\, u0|cpu_0|cpu|E_logic_result[30]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~23\, u0|cpu_0|cpu|E_alu_result~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[30]~96\, u0|cpu_0|cpu|D_src2_reg[30]~96, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[23]~88\, u0|cpu_0|cpu|D_src2_reg[23]~88, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[30]~84\, u0|cpu_0|cpu|D_src2_reg[30]~84, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[30]\, u0|cpu_0|cpu|E_src2_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[14]\, u0|cpu_0|cpu|E_src2_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[30]~7\, u0|cpu_0|cpu|E_st_data[30]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[30]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[30]\, u0|cpu_0|cpu|A_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[30]\, u0|cpu_0|cpu|A_dc_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[30]~28\, u0|cpu_0|cpu|dc_data_wr_port_data[30]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[31]\, u0|cpu_0|cpu|A_dc_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[31]~feeder\, u0|cpu_0|cpu|A_st_data[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[31]\, u0|cpu_0|cpu|A_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[31]~31\, u0|cpu_0|cpu|dc_data_wr_port_data[31]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_byte_en[3]~3\, u0|cpu_0|cpu|dc_data_wr_port_byte_en[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[11]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[11]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[12]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[12]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[13]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[14]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[14]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[15]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[16]\, u0|cpu_0|cpu|A_dc_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_byte_en[2]\, u0|cpu_0|cpu|A_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_wr_data[23]~2\, u0|cpu_0|cpu|A_dc_fill_wr_data[23]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[16]~8\, u0|cpu_0|cpu|dc_data_wr_port_data[16]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[17]\, u0|cpu_0|cpu|A_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[17]\, u0|cpu_0|cpu|A_dc_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[17]~11\, u0|cpu_0|cpu|dc_data_wr_port_data[17]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[18]~DUPLICATE\, u0|cpu_0|cpu|A_st_data[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[18]\, u0|mailbox_simple_0|command_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[18]~feeder\, u0|mailbox_simple_0|pointer_reg[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[18]\, u0|mailbox_simple_0|pointer_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~9\, u0|mailbox_simple_0|snd_int_readdata~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[50]~DUPLICATE\, u0|perf_count_0|time_counter_3[50]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[18]~57\, u0|perf_count_0|read_mux_out[18]~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[18]~DUPLICATE\, u0|perf_count_0|event_counter_3[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[18]~56\, u0|perf_count_0|read_mux_out[18]~56, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[18]~55\, u0|perf_count_0|read_mux_out[18]~55, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[18]~58\, u0|perf_count_0|read_mux_out[18]~58, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[18]~DUPLICATE\, u0|perf_count_0|event_counter_1[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[18]~59\, u0|perf_count_0|read_mux_out[18]~59, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[18]~54\, u0|perf_count_0|read_mux_out[18]~54, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[18]\, u0|perf_count_0|read_mux_out[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[18]\, u0|perf_count_0|readdata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~50\, u0|mm_interconnect_0|rsp_mux|src_payload~50, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[18]\, u0|mm_interconnect_0|cmd_mux_005|src_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[2]\, u0|mutex_0|mutex_owner[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[18]~feeder\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~5\, u0|jtag_uart_0|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~9\, u0|jtag_uart_0|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[18]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[18]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~49\, u0|mm_interconnect_0|rsp_mux|src_payload~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable_nxt[2]~2\, u0|cpu_0|cpu|d_byteenable_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_byteenable[2]\, u0|cpu_0|cpu|d_byteenable[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[34]\, u0|mm_interconnect_0|cmd_mux_004|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11\, u0|mm_interconnect_0|rsp_mux|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[18]\, u0|cpu_0|cpu|d_readdata_d1[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[18]\, u0|cpu_0|cpu|A_dc_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[18]~14\, u0|cpu_0|cpu|dc_data_wr_port_data[18]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[19]\, u0|cpu_0|cpu|A_dc_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[19]~17\, u0|cpu_0|cpu|dc_data_wr_port_data[19]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[20]\, u0|cpu_0|cpu|A_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~13\, u0|jtag_uart_0|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~17\, u0|jtag_uart_0|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[23]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[29]\, u0|cpu_1|cpu|A_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[29]\, u0|cpu_1|cpu|A_dc_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[29]~25\, u0|cpu_1|cpu|dc_data_wr_port_data[29]~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~157\, u0|perf_count_1|Add4~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[60]\, u0|perf_count_1|time_counter_2[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~189\, u0|perf_count_1|Add4~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[61]\, u0|perf_count_1|time_counter_2[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~221\, u0|perf_count_1|Add4~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[62]\, u0|perf_count_1|time_counter_2[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[30]~163\, u0|perf_count_1|read_mux_out[30]~163, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~77\, u0|perf_count_1|Add3~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[28]\, u0|perf_count_1|event_counter_1[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~93\, u0|perf_count_1|Add3~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[29]\, u0|perf_count_1|event_counter_1[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~109\, u0|perf_count_1|Add3~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[30]\, u0|perf_count_1|event_counter_1[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~157\, u0|perf_count_1|Add0~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[60]\, u0|perf_count_1|time_counter_0[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~189\, u0|perf_count_1|Add0~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[61]\, u0|perf_count_1|time_counter_0[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~221\, u0|perf_count_1|Add0~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[62]\, u0|perf_count_1|time_counter_0[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[30]~166\, u0|perf_count_1|read_mux_out[30]~166, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~77\, u0|perf_count_1|Add1~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[28]\, u0|perf_count_1|event_counter_0[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~93\, u0|perf_count_1|Add1~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[29]\, u0|perf_count_1|event_counter_0[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~109\, u0|perf_count_1|Add1~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[30]\, u0|perf_count_1|event_counter_0[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[30]~167\, u0|perf_count_1|read_mux_out[30]~167, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~157\, u0|perf_count_1|Add2~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[60]\, u0|perf_count_1|time_counter_1[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~189\, u0|perf_count_1|Add2~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[61]\, u0|perf_count_1|time_counter_1[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~221\, u0|perf_count_1|Add2~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[62]\, u0|perf_count_1|time_counter_1[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[30]~162\, u0|perf_count_1|read_mux_out[30]~162, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~77\, u0|perf_count_1|Add5~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[28]\, u0|perf_count_1|event_counter_2[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~93\, u0|perf_count_1|Add5~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[29]\, u0|perf_count_1|event_counter_2[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~109\, u0|perf_count_1|Add5~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[30]\, u0|perf_count_1|event_counter_2[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~77\, u0|perf_count_1|Add7~77, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[28]\, u0|perf_count_1|event_counter_3[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~93\, u0|perf_count_1|Add7~93, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[29]\, u0|perf_count_1|event_counter_3[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~109\, u0|perf_count_1|Add7~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[30]\, u0|perf_count_1|event_counter_3[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[30]~164\, u0|perf_count_1|read_mux_out[30]~164, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[62]\, u0|perf_count_1|time_counter_3[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~157\, u0|perf_count_1|Add6~157, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[60]\, u0|perf_count_1|time_counter_3[60], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~189\, u0|perf_count_1|Add6~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[61]\, u0|perf_count_1|time_counter_3[61], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~221\, u0|perf_count_1|Add6~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[62]~DUPLICATE\, u0|perf_count_1|time_counter_3[62]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[30]~165\, u0|perf_count_1|read_mux_out[30]~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[30]\, u0|perf_count_1|read_mux_out[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[30]\, u0|perf_count_1|readdata[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[30]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[30]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[30]~feeder\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~27\, u0|mm_interconnect_0|rsp_mux_001|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~27\, u0|mm_interconnect_0|cmd_mux_012|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a62\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a62, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[21]~feeder\, u0|cpu_0|cpu|M_st_data[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[21]~81\, u0|cpu_0|cpu|D_src2_reg[21]~81, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[21]\, u0|cpu_0|cpu|E_src2_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[23]~0\, u0|cpu_0|cpu|E_st_data[23]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[21]\, u0|cpu_0|cpu|M_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[21]~feeder\, u0|cpu_0|cpu|A_st_data[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[21]\, u0|cpu_0|cpu|A_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[18]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[18]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~25\, u0|mm_interconnect_0|cmd_mux_004|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[22]~150\, u0|perf_count_0|read_mux_out[22]~150, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[22]~153\, u0|perf_count_0|read_mux_out[22]~153, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[22]~151\, u0|perf_count_0|read_mux_out[22]~151, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[22]~152\, u0|perf_count_0|read_mux_out[22]~152, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[22]~154\, u0|perf_count_0|read_mux_out[22]~154, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[22]~155\, u0|perf_count_0|read_mux_out[22]~155, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[22]\, u0|perf_count_0|read_mux_out[22], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[22]\, u0|perf_count_0|readdata[22], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[22]~feeder\, u0|mailbox_simple_0|command_reg[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[22]\, u0|mailbox_simple_0|command_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~25\, u0|mailbox_simple_0|snd_int_readdata~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~42\, u0|mm_interconnect_0|rsp_mux|src_payload~42, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[22]\, u0|mm_interconnect_0|cmd_mux_005|src_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[6]\, u0|mutex_0|mutex_owner[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~21\, u0|jtag_uart_0|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~25\, u0|jtag_uart_0|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[22]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5\, u0|mm_interconnect_0|cmd_mux_003|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[21]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[21]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~10\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~31\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[25]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~30\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~11\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9\, u0|mm_interconnect_0|cmd_mux_003|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[22]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[22]~8\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[22]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[23]~feeder\, u0|cpu_0|cpu|M_st_data[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[23]~89\, u0|cpu_0|cpu|D_src2_reg[23]~89, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[23]~85\, u0|cpu_0|cpu|D_src2_reg[23]~85, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[23]\, u0|cpu_0|cpu|E_src2_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[23]\, u0|cpu_0|cpu|M_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[20]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[20]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[21]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[21]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~29\, u0|mm_interconnect_0|cmd_mux_004|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[23]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34]\, u0|mm_interconnect_0|cmd_mux_003|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[23]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[23]~DUPLICATE\, u0|perf_count_0|event_counter_2[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[23]~176\, u0|perf_count_0|read_mux_out[23]~176, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[55]~DUPLICATE\, u0|perf_count_0|time_counter_2[55]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[23]~175\, u0|perf_count_0|read_mux_out[23]~175, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[23]~DUPLICATE\, u0|perf_count_0|time_counter_1[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[23]~174\, u0|perf_count_0|read_mux_out[23]~174, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[23]~DUPLICATE\, u0|perf_count_0|time_counter_3[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[23]~177\, u0|perf_count_0|read_mux_out[23]~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[23]~178\, u0|perf_count_0|read_mux_out[23]~178, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[23]~179\, u0|perf_count_0|read_mux_out[23]~179, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[23]\, u0|perf_count_0|read_mux_out[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[23]\, u0|perf_count_0|readdata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[23]\, u0|mailbox_simple_0|command_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[23]\, u0|mailbox_simple_0|pointer_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~29\, u0|mailbox_simple_0|snd_int_readdata~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31\, u0|mm_interconnect_0|rsp_mux|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32\, u0|mm_interconnect_0|rsp_mux|src_payload~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33\, u0|mm_interconnect_0|rsp_mux|src_payload~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[23]\, u0|cpu_0|cpu|d_readdata_d1[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[23]\, u0|cpu_0|cpu|A_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[23]\, u0|cpu_0|cpu|A_dc_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[23]~29\, u0|cpu_0|cpu|dc_data_wr_port_data[23]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_byte_en[2]~1\, u0|cpu_0|cpu|dc_data_wr_port_byte_en[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[22]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[22]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[23]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[23]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[24]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[24]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[25]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[25]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[26]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[27]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[28]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[28]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[29]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[29]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[30]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[30]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[31]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[31]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[23]~30\, u0|cpu_0|cpu|d_writedata_nxt[23]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[23]\, u0|cpu_0|cpu|d_writedata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15\, u0|mm_interconnect_0|cmd_mux_003|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[23]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[23]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[23]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[23]~14\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[23]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[21]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[21]~3\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[21]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[22]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~41\, u0|mm_interconnect_0|rsp_mux|src_payload~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27\, u0|mm_interconnect_0|rsp_mux|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[22]\, u0|cpu_0|cpu|d_readdata_d1[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[22]~feeder\, u0|cpu_0|cpu|M_st_data[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[22]~83\, u0|cpu_0|cpu|D_src2_reg[22]~83, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[22]\, u0|cpu_0|cpu|E_src2_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[22]\, u0|cpu_0|cpu|M_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[22]\, u0|cpu_0|cpu|A_dc_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[22]~feeder\, u0|cpu_0|cpu|A_st_data[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[22]\, u0|cpu_0|cpu|A_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[22]~26\, u0|cpu_0|cpu|dc_data_wr_port_data[22]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[19]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[21]~26\, u0|cpu_0|cpu|d_writedata_nxt[21]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[21]\, u0|cpu_0|cpu|d_writedata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[21]\, u0|mailbox_simple_0|command_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[21]\, u0|mailbox_simple_0|pointer_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~21\, u0|mailbox_simple_0|snd_int_readdata~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[21]~127\, u0|perf_count_0|read_mux_out[21]~127, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[53]~DUPLICATE\, u0|perf_count_0|time_counter_3[53]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[21]~DUPLICATE\, u0|perf_count_0|time_counter_3[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[21]~129\, u0|perf_count_0|read_mux_out[21]~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[21]~DUPLICATE\, u0|perf_count_0|event_counter_2[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[21]~128\, u0|perf_count_0|read_mux_out[21]~128, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[21]~126\, u0|perf_count_0|read_mux_out[21]~126, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[21]~DUPLICATE\, u0|perf_count_0|time_counter_0[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[53]~DUPLICATE\, u0|perf_count_0|time_counter_0[53]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[21]~130\, u0|perf_count_0|read_mux_out[21]~130, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[21]~131\, u0|perf_count_0|read_mux_out[21]~131, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[21]\, u0|perf_count_0|read_mux_out[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[21]\, u0|perf_count_0|readdata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~40\, u0|mm_interconnect_0|rsp_mux|src_payload~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[16]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[16]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[17]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[18]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[18]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~9\, u0|mm_interconnect_0|cmd_mux_012|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a18\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a18, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a50\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a50, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[18]~57\, u0|perf_count_1|read_mux_out[18]~57, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[50]~DUPLICATE\, u0|perf_count_1|time_counter_2[50]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[18]~55\, u0|perf_count_1|read_mux_out[18]~55, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[18]~58\, u0|perf_count_1|read_mux_out[18]~58, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[18]\, u0|perf_count_1|event_counter_1[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[18]~59\, u0|perf_count_1|read_mux_out[18]~59, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[18]~54\, u0|perf_count_1|read_mux_out[18]~54, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[18]~56\, u0|perf_count_1|read_mux_out[18]~56, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[18]\, u0|perf_count_1|read_mux_out[18], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[18]\, u0|perf_count_1|readdata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~9\, u0|mailbox_simple_0|rcv_int_readdata~9, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[18]\, u0|mailbox_simple_0|readdata_with_waitstate[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~21\, u0|mm_interconnect_0|rsp_mux_001|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[18]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[18]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~22\, u0|mm_interconnect_0|rsp_mux_001|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6\, u0|mm_interconnect_0|rsp_mux_001|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[18]\, u0|cpu_1|cpu|d_readdata_d1[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[18]\, u0|cpu_1|cpu|A_dc_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[18]~14\, u0|cpu_1|cpu|dc_data_wr_port_data[18]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[19]~feeder\, u0|cpu_1|cpu|M_st_data[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[12]~4\, u0|cpu_1|cpu|E_rot_step1[12]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[16]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[16]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~29\, u0|cpu_1|cpu|Add9~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~33\, u0|cpu_1|cpu|Add9~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~13\, u0|cpu_1|cpu|Add9~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~17\, u0|cpu_1|cpu|Add9~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[16]\, u0|cpu_1|cpu|E_alu_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[16]\, u0|cpu_1|cpu|M_alu_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[19]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[19]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_byte_en[3]~3\, u0|cpu_1|cpu|dc_data_wr_port_byte_en[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[29]~feeder\, u0|cpu_1|cpu|A_inst_result[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[29]~feeder\, u0|cpu_1|cpu|W_wr_data[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[29]\, u0|cpu_1|cpu|W_wr_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[30]~feeder\, u0|cpu_1|cpu|A_inst_result[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[30]\, u0|cpu_1|cpu|W_wr_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[30]~30\, u0|cpu_1|cpu|D_src2_reg[30]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[25]~26\, u0|cpu_1|cpu|D_src2[25]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~24\, u0|cpu_1|cpu|E_alu_result~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[25]~64\, u0|cpu_1|cpu|D_src2_reg[25]~64, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[25]~27\, u0|cpu_1|cpu|D_src2[25]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[25]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[25]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[25]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[25]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[24]\, u0|cpu_1|cpu|W_wr_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[24]~67\, u0|cpu_1|cpu|D_src2_reg[24]~67, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~25\, u0|cpu_1|cpu|E_alu_result~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[24]~66\, u0|cpu_1|cpu|D_src2_reg[24]~66, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[24]~28\, u0|cpu_1|cpu|D_src2[24]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[24]~29\, u0|cpu_1|cpu|D_src2[24]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[24]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[24]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[24]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[24]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[23]\, u0|cpu_1|cpu|W_wr_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[23]~13\, u0|cpu_1|cpu|D_src2[23]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[22]~30\, u0|cpu_1|cpu|D_src2[22]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[22]~31\, u0|cpu_1|cpu|D_src2[22]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[22]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[22]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[22]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[22]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~27\, u0|cpu_1|cpu|E_alu_result~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[21]~22\, u0|cpu_1|cpu|D_src2[21]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[17]~57\, u0|cpu_1|cpu|A_wr_data_unfiltered[17]~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[20]~20\, u0|cpu_1|cpu|D_src2[20]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[20]\, u0|cpu_1|cpu|W_wr_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[20]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[20]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~129\, u0|cpu_1|cpu|Add9~129, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~109\, u0|cpu_1|cpu|Add9~109, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[20]\, u0|cpu_1|cpu|E_alu_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[20]\, u0|cpu_1|cpu|M_alu_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[20]~22\, u0|cpu_1|cpu|D_src1_reg[20]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[20]\, u0|cpu_1|cpu|E_src1[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[20]~4\, u0|cpu_1|cpu|E_logic_result[20]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~21\, u0|cpu_1|cpu|E_alu_result~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[20]~56\, u0|cpu_1|cpu|D_src2_reg[20]~56, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[20]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~17\, u0|mm_interconnect_0|cmd_mux_012|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a52\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a52, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a20\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[20]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[20]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~24\, u0|mm_interconnect_0|rsp_mux_001|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[20]~105\, u0|perf_count_1|read_mux_out[20]~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[20]~104\, u0|perf_count_1|read_mux_out[20]~104, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[20]~106\, u0|perf_count_1|read_mux_out[20]~106, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[20]~107\, u0|perf_count_1|read_mux_out[20]~107, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[20]~103\, u0|perf_count_1|read_mux_out[20]~103, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[20]~102\, u0|perf_count_1|read_mux_out[20]~102, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[20]\, u0|perf_count_1|read_mux_out[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[20]\, u0|perf_count_1|readdata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[20]~feeder\, u0|mailbox_simple_0|command_reg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[20]\, u0|mailbox_simple_0|command_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[20]~feeder\, u0|mailbox_simple_0|pointer_reg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[20]\, u0|mailbox_simple_0|pointer_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~17\, u0|mailbox_simple_0|rcv_int_readdata~17, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[20]\, u0|mailbox_simple_0|readdata_with_waitstate[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~23\, u0|mm_interconnect_0|rsp_mux_001|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8\, u0|mm_interconnect_0|rsp_mux_001|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[20]\, u0|cpu_1|cpu|d_readdata_d1[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[20]\, u0|cpu_1|cpu|A_slow_inst_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[4]~4\, u0|cpu_1|cpu|E_rot_mask[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[4]\, u0|cpu_1|cpu|M_rot_mask[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add10~3\, u0|cpu_1|cpu|Add10~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_rn[4]\, u0|cpu_1|cpu|M_rot_rn[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[21]~5\, u0|cpu_1|cpu|E_logic_result[21]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~22\, u0|cpu_1|cpu|E_alu_result~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~113\, u0|cpu_1|cpu|Add9~113, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[21]\, u0|cpu_1|cpu|E_alu_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[21]\, u0|cpu_1|cpu|M_alu_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[21]\, u0|cpu_1|cpu|W_wr_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[21]~23\, u0|cpu_1|cpu|D_src1_reg[21]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[21]\, u0|cpu_1|cpu|E_src1[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[24]~3\, u0|cpu_1|cpu|E_rot_step1[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add10~1\, u0|cpu_1|cpu|Add10~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[28]\, u0|cpu_1|cpu|M_rot_prestep2[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[8]~7\, u0|cpu_1|cpu|E_rot_step1[8]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[12]\, u0|cpu_1|cpu|M_rot_prestep2[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[30]~5\, u0|cpu_1|cpu|D_src1_reg[30]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[30]~DUPLICATE\, u0|cpu_1|cpu|E_src1[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[0]~1\, u0|cpu_1|cpu|E_rot_step1[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[4]\, u0|cpu_1|cpu|M_rot_prestep2[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[17]~8\, u0|cpu_1|cpu|D_src1_reg[17]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[17]\, u0|cpu_1|cpu|E_src1[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[20]~2\, u0|cpu_1|cpu|E_rot_step1[20]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[20]\, u0|cpu_1|cpu|M_rot_prestep2[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[4]~23\, u0|cpu_1|cpu|M_rot[4]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~23\, u0|cpu_1|cpu|A_shift_rot_result~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[20]\, u0|cpu_1|cpu|A_shift_rot_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[20]~58\, u0|cpu_1|cpu|A_wr_data_unfiltered[20]~58, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[20]~feeder\, u0|cpu_1|cpu|M_st_data[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[20]~81\, u0|cpu_1|cpu|D_src2_reg[20]~81, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[20]\, u0|cpu_1|cpu|E_src2_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[23]~0\, u0|cpu_1|cpu|E_st_data[23]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[20]\, u0|cpu_1|cpu|M_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[20]~feeder\, u0|cpu_1|cpu|A_st_data[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[20]\, u0|cpu_1|cpu|A_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[20]\, u0|cpu_1|cpu|A_dc_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[20]~20\, u0|cpu_1|cpu|dc_data_wr_port_data[20]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[21]~feeder\, u0|cpu_1|cpu|M_st_data[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[21]~83\, u0|cpu_1|cpu|D_src2_reg[21]~83, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[21]\, u0|cpu_1|cpu|E_src2_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[21]\, u0|cpu_1|cpu|M_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[21]\, u0|cpu_1|cpu|A_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[21]~DUPLICATE\, u0|perf_count_1|event_counter_1[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[21]~DUPLICATE\, u0|perf_count_1|time_counter_0[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[21]~130\, u0|perf_count_1|read_mux_out[21]~130, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[21]~131\, u0|perf_count_1|read_mux_out[21]~131, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[21]~128\, u0|perf_count_1|read_mux_out[21]~128, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[53]~DUPLICATE\, u0|perf_count_1|time_counter_2[53]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[21]~DUPLICATE\, u0|perf_count_1|time_counter_2[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[21]~127\, u0|perf_count_1|read_mux_out[21]~127, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[21]~DUPLICATE\, u0|perf_count_1|time_counter_3[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[53]~DUPLICATE\, u0|perf_count_1|time_counter_3[53]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[21]~129\, u0|perf_count_1|read_mux_out[21]~129, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[21]~126\, u0|perf_count_1|read_mux_out[21]~126, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[21]\, u0|perf_count_1|read_mux_out[21], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[21]\, u0|perf_count_1|readdata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~21\, u0|mailbox_simple_0|rcv_int_readdata~21, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[21]\, u0|mailbox_simple_0|readdata_with_waitstate[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~13\, u0|mm_interconnect_0|rsp_mux_001|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~21\, u0|mm_interconnect_0|cmd_mux_012|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a53\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a53, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a21\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[21]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[21]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~14\, u0|mm_interconnect_0|rsp_mux_001|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9\, u0|mm_interconnect_0|rsp_mux_001|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[21]\, u0|cpu_1|cpu|d_readdata_d1[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[21]\, u0|cpu_1|cpu|A_dc_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[21]~23\, u0|cpu_1|cpu|dc_data_wr_port_data[21]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[22]\, u0|cpu_1|cpu|A_dc_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[22]~26\, u0|cpu_1|cpu|dc_data_wr_port_data[22]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[23]~feeder\, u0|cpu_1|cpu|M_st_data[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[23]~91\, u0|cpu_1|cpu|D_src2_reg[23]~91, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[23]~48\, u0|cpu_1|cpu|D_src2_reg[23]~48, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[23]~87\, u0|cpu_1|cpu|D_src2_reg[23]~87, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[23]\, u0|cpu_1|cpu|E_src2_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[23]\, u0|cpu_1|cpu|M_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[23]\, u0|cpu_1|cpu|A_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[23]\, u0|cpu_1|cpu|A_dc_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[23]~29\, u0|cpu_1|cpu|dc_data_wr_port_data[23]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_byte_en[2]~1\, u0|cpu_1|cpu|dc_data_wr_port_byte_en[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[20]~feeder\, u0|cpu_1|cpu|A_inst_result[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[20]\, u0|cpu_1|cpu|A_inst_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[20]~59\, u0|cpu_1|cpu|A_wr_data_unfiltered[20]~59, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[20]~60\, u0|cpu_1|cpu|A_wr_data_unfiltered[20]~60, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[20]~57\, u0|cpu_1|cpu|D_src2_reg[20]~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[20]~58\, u0|cpu_1|cpu|D_src2_reg[20]~58, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[20]~21\, u0|cpu_1|cpu|D_src2[20]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[20]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[20]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[28]~7\, u0|cpu_1|cpu|D_src2[28]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[28]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[28]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~117\, u0|cpu_1|cpu|Add9~117, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~105\, u0|cpu_1|cpu|Add9~105, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~101\, u0|cpu_1|cpu|Add9~101, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~93\, u0|cpu_1|cpu|Add9~93, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[28]\, u0|cpu_1|cpu|E_alu_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[28]\, u0|cpu_1|cpu|M_alu_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[28]~feeder\, u0|cpu_1|cpu|W_wr_data[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[28]\, u0|cpu_1|cpu|W_wr_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[28]~32\, u0|cpu_1|cpu|D_src2_reg[28]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[28]~31\, u0|cpu_1|cpu|D_src2_reg[28]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[28]~8\, u0|cpu_1|cpu|D_src2[28]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[28]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[28]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[31]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[31]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~23\, u0|cpu_1|cpu|E_alu_result~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[31]\, u0|cpu_1|cpu|E_alu_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[31]\, u0|cpu_1|cpu|M_alu_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[31]\, u0|cpu_1|cpu|W_wr_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~63\, u0|cpu_1|cpu|D_src2_reg[31]~63, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[31]~24\, u0|cpu_1|cpu|D_src2[31]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~62\, u0|cpu_1|cpu|D_src2_reg[31]~62, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[31]~25\, u0|cpu_1|cpu|D_src2[31]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~17\, u0|cpu_1|cpu|Add11~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~13\, u0|cpu_1|cpu|Add11~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~61\, u0|cpu_1|cpu|Add11~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~57\, u0|cpu_1|cpu|Add11~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~33\, u0|cpu_1|cpu|Add11~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~37\, u0|cpu_1|cpu|Add11~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[5]\, u0|cpu_1|cpu|A_mul_s1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[5]\, u0|cpu_1|cpu|A_mul_cell_p3[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[4]\, u0|cpu_1|cpu|A_mul_cell_p3[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[3]\, u0|cpu_1|cpu|A_mul_s1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[3]~feeder\, u0|cpu_1|cpu|A_mul_cell_p3[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[3]\, u0|cpu_1|cpu|A_mul_cell_p3[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[2]\, u0|cpu_1|cpu|A_mul_cell_p3[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[2]\, u0|cpu_1|cpu|A_mul_s1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[1]\, u0|cpu_1|cpu|A_mul_cell_p3[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[1]\, u0|cpu_1|cpu|A_mul_s1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[0]\, u0|cpu_1|cpu|A_mul_cell_p3[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[0]\, u0|cpu_1|cpu|A_mul_s1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~17\, u0|cpu_1|cpu|Add12~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~13\, u0|cpu_1|cpu|Add12~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~61\, u0|cpu_1|cpu|Add12~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~57\, u0|cpu_1|cpu|Add12~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~33\, u0|cpu_1|cpu|Add12~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~37\, u0|cpu_1|cpu|Add12~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[21]~feeder\, u0|cpu_1|cpu|A_inst_result[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[21]\, u0|cpu_1|cpu|A_inst_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[21]~63\, u0|cpu_1|cpu|A_wr_data_unfiltered[21]~63, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[21]~64\, u0|cpu_1|cpu|A_wr_data_unfiltered[21]~64, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[21]~60\, u0|cpu_1|cpu|D_src2_reg[21]~60, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[21]~59\, u0|cpu_1|cpu|D_src2_reg[21]~59, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[21]~61\, u0|cpu_1|cpu|D_src2_reg[21]~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[21]~23\, u0|cpu_1|cpu|D_src2[21]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[21]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[21]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[21]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[21]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~125\, u0|cpu_1|cpu|Add9~125, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[22]\, u0|cpu_1|cpu|E_alu_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[22]\, u0|cpu_1|cpu|M_alu_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[22]\, u0|cpu_1|cpu|W_wr_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[22]~29\, u0|cpu_1|cpu|D_src1_reg[22]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[22]\, u0|cpu_1|cpu|E_src1[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~97\, u0|cpu_1|cpu|Add9~97, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[23]~47\, u0|cpu_1|cpu|D_src2_reg[23]~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[23]~14\, u0|cpu_1|cpu|D_src2[23]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[23]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[23]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[23]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[23]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~17\, u0|cpu_1|cpu|E_alu_result~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[23]\, u0|cpu_1|cpu|E_alu_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[23]\, u0|cpu_1|cpu|M_alu_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[23]~17\, u0|cpu_1|cpu|D_src1_reg[23]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[23]\, u0|cpu_1|cpu|E_src1[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~121\, u0|cpu_1|cpu|Add9~121, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[24]\, u0|cpu_1|cpu|E_alu_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[24]\, u0|cpu_1|cpu|M_alu_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[24]~27\, u0|cpu_1|cpu|D_src1_reg[24]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[24]\, u0|cpu_1|cpu|E_src1[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[25]\, u0|cpu_1|cpu|E_alu_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[25]\, u0|cpu_1|cpu|M_alu_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[25]~26\, u0|cpu_1|cpu|D_src1_reg[25]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[25]\, u0|cpu_1|cpu|E_src1[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[27]~27\, u0|cpu_1|cpu|E_rot_step1[27]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[31]~24\, u0|cpu_1|cpu|E_rot_step1[31]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[31]\, u0|cpu_1|cpu|M_rot_prestep2[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[19]~29\, u0|cpu_1|cpu|E_rot_step1[19]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[23]~26\, u0|cpu_1|cpu|E_rot_step1[23]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[23]\, u0|cpu_1|cpu|M_rot_prestep2[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[3]~25\, u0|cpu_1|cpu|E_rot_step1[3]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[7]~30\, u0|cpu_1|cpu|E_rot_step1[7]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[7]\, u0|cpu_1|cpu|M_rot_prestep2[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[7]~25\, u0|cpu_1|cpu|M_rot[7]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~25\, u0|cpu_1|cpu|A_shift_rot_result~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[31]\, u0|cpu_1|cpu|A_shift_rot_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[31]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[31]\, u0|cpu_1|cpu|A_slow_inst_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[31]~66\, u0|cpu_1|cpu|A_wr_data_unfiltered[31]~66, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[31]~feeder\, u0|cpu_1|cpu|A_inst_result[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[31]\, u0|cpu_1|cpu|A_inst_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[31]~67\, u0|cpu_1|cpu|A_wr_data_unfiltered[31]~67, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~53\, u0|cpu_1|cpu|Add11~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~21\, u0|cpu_1|cpu|Add11~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~49\, u0|cpu_1|cpu|Add11~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~45\, u0|cpu_1|cpu|Add11~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~29\, u0|cpu_1|cpu|Add11~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~25\, u0|cpu_1|cpu|Add11~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~9\, u0|cpu_1|cpu|Add11~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~1\, u0|cpu_1|cpu|Add11~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~5\, u0|cpu_1|cpu|Add11~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add11~41\, u0|cpu_1|cpu|Add11~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[15]\, u0|cpu_1|cpu|A_mul_s1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[15]\, u0|cpu_1|cpu|A_mul_cell_p3[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[14]\, u0|cpu_1|cpu|A_mul_s1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[14]\, u0|cpu_1|cpu|A_mul_cell_p3[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[13]\, u0|cpu_1|cpu|A_mul_s1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[13]\, u0|cpu_1|cpu|A_mul_cell_p3[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[12]\, u0|cpu_1|cpu|A_mul_s1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[12]\, u0|cpu_1|cpu|A_mul_cell_p3[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[11]~feeder\, u0|cpu_1|cpu|A_mul_cell_p3[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[11]\, u0|cpu_1|cpu|A_mul_cell_p3[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[10]\, u0|cpu_1|cpu|A_mul_cell_p3[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[10]\, u0|cpu_1|cpu|A_mul_s1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[9]\, u0|cpu_1|cpu|A_mul_s1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[9]\, u0|cpu_1|cpu|A_mul_cell_p3[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[8]\, u0|cpu_1|cpu|A_mul_s1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[8]\, u0|cpu_1|cpu|A_mul_cell_p3[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[7]~feeder\, u0|cpu_1|cpu|A_mul_cell_p3[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[7]\, u0|cpu_1|cpu|A_mul_cell_p3[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[7]\, u0|cpu_1|cpu|A_mul_s1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[6]~feeder\, u0|cpu_1|cpu|A_mul_cell_p3[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p3[6]\, u0|cpu_1|cpu|A_mul_cell_p3[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~53\, u0|cpu_1|cpu|Add12~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~21\, u0|cpu_1|cpu|Add12~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~49\, u0|cpu_1|cpu|Add12~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~45\, u0|cpu_1|cpu|Add12~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~29\, u0|cpu_1|cpu|Add12~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~25\, u0|cpu_1|cpu|Add12~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~9\, u0|cpu_1|cpu|Add12~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~1\, u0|cpu_1|cpu|Add12~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~5\, u0|cpu_1|cpu|Add12~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add12~41\, u0|cpu_1|cpu|Add12~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[31]~68\, u0|cpu_1|cpu|A_wr_data_unfiltered[31]~68, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[30]~5\, u0|cpu_1|cpu|D_src2[30]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[30]\, u0|cpu_1|cpu|E_src1[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~7\, u0|cpu_1|cpu|E_alu_result~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[30]~29\, u0|cpu_1|cpu|D_src2_reg[30]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[30]~6\, u0|cpu_1|cpu|D_src2[30]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[30]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[30]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[30]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[30]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~89\, u0|cpu_1|cpu|Add9~89, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~81\, u0|cpu_1|cpu|Add9~81, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[30]\, u0|cpu_1|cpu|E_alu_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[30]\, u0|cpu_1|cpu|M_alu_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[30]\, u0|cpu_1|cpu|A_inst_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[30]~23\, u0|cpu_1|cpu|A_wr_data_unfiltered[30]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[30]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[30]\, u0|cpu_1|cpu|A_slow_inst_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[22]~18\, u0|cpu_1|cpu|E_rot_step1[22]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[22]\, u0|cpu_1|cpu|M_rot_prestep2[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[26]~19\, u0|cpu_1|cpu|E_rot_step1[26]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[30]~16\, u0|cpu_1|cpu|E_rot_step1[30]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[30]\, u0|cpu_1|cpu|M_rot_prestep2[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[2]~17\, u0|cpu_1|cpu|E_rot_step1[2]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[6]~22\, u0|cpu_1|cpu|E_rot_step1[6]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[6]\, u0|cpu_1|cpu|M_rot_prestep2[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[6]~9\, u0|cpu_1|cpu|M_rot[6]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~9\, u0|cpu_1|cpu|A_shift_rot_result~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[30]\, u0|cpu_1|cpu|A_shift_rot_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[30]~22\, u0|cpu_1|cpu|A_wr_data_unfiltered[30]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[30]~24\, u0|cpu_1|cpu|A_wr_data_unfiltered[30]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[29]~1\, u0|cpu_1|cpu|D_src1_reg[29]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[29]\, u0|cpu_1|cpu|E_src1[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[29]\, u0|cpu_1|cpu|E_alu_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[29]\, u0|cpu_1|cpu|M_alu_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[29]\, u0|cpu_1|cpu|A_inst_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[29]~20\, u0|cpu_1|cpu|A_wr_data_unfiltered[29]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[29]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[29]\, u0|cpu_1|cpu|A_slow_inst_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[1]~9\, u0|cpu_1|cpu|E_rot_step1[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[5]~14\, u0|cpu_1|cpu|E_rot_step1[5]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[5]\, u0|cpu_1|cpu|M_rot_prestep2[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[17]~13\, u0|cpu_1|cpu|E_rot_step1[17]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[21]~10\, u0|cpu_1|cpu|E_rot_step1[21]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[21]\, u0|cpu_1|cpu|M_rot_prestep2[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[25]~11\, u0|cpu_1|cpu|E_rot_step1[25]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[29]~8\, u0|cpu_1|cpu|E_rot_step1[29]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[29]\, u0|cpu_1|cpu|M_rot_prestep2[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[5]~8\, u0|cpu_1|cpu|M_rot[5]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~8\, u0|cpu_1|cpu|A_shift_rot_result~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[29]\, u0|cpu_1|cpu|A_shift_rot_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[29]~19\, u0|cpu_1|cpu|A_wr_data_unfiltered[29]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[29]~21\, u0|cpu_1|cpu|A_wr_data_unfiltered[29]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~89\, u0|cpu_1|cpu|D_src2_reg[31]~89, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~88\, u0|cpu_1|cpu|D_src2_reg[31]~88, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[31]\, u0|cpu_1|cpu|E_src2_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[31]~8\, u0|cpu_1|cpu|E_st_data[31]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[31]\, u0|cpu_1|cpu|M_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[31]~feeder\, u0|cpu_1|cpu|A_st_data[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[31]\, u0|cpu_1|cpu|A_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[31]\, u0|cpu_1|cpu|A_dc_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[31]~31\, u0|cpu_1|cpu|dc_data_wr_port_data[31]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[28]~feeder\, u0|cpu_1|cpu|A_inst_result[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[28]\, u0|cpu_1|cpu|A_inst_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[28]~26\, u0|cpu_1|cpu|A_wr_data_unfiltered[28]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[28]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[28]\, u0|cpu_1|cpu|A_slow_inst_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[4]~10\, u0|cpu_1|cpu|M_rot[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~10\, u0|cpu_1|cpu|A_shift_rot_result~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[28]\, u0|cpu_1|cpu|A_shift_rot_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[28]~25\, u0|cpu_1|cpu|A_wr_data_unfiltered[28]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[28]~27\, u0|cpu_1|cpu|A_wr_data_unfiltered[28]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[18]\, u0|cpu_1|cpu|W_wr_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[18]~31\, u0|cpu_1|cpu|D_src1_reg[18]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[18]\, u0|cpu_1|cpu|E_src1[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~21\, u0|cpu_1|cpu|Add9~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~133\, u0|cpu_1|cpu|Add9~133, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[19]~40\, u0|cpu_1|cpu|D_src2[19]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[19]~41\, u0|cpu_1|cpu|D_src2[19]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[19]\, u0|cpu_1|cpu|W_wr_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[19]\, u0|cpu_1|cpu|M_alu_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[19]~71\, u0|cpu_1|cpu|D_src2_reg[19]~71, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[19]~32\, u0|cpu_1|cpu|D_src2[19]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[19]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[19]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[11]\, u0|cpu_1|cpu|A_mul_s1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[27]~feeder\, u0|cpu_1|cpu|A_inst_result[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[27]\, u0|cpu_1|cpu|A_inst_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[27]~52\, u0|cpu_1|cpu|A_wr_data_unfiltered[27]~52, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[11]\, u0|cpu_1|cpu|M_rot_prestep2[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[15]~28\, u0|cpu_1|cpu|E_rot_step1[15]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[19]\, u0|cpu_1|cpu|M_rot_prestep2[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[27]\, u0|cpu_1|cpu|M_rot_prestep2[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[3]\, u0|cpu_1|cpu|M_rot_prestep2[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[3]~21\, u0|cpu_1|cpu|M_rot[3]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~21\, u0|cpu_1|cpu|A_shift_rot_result~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[27]\, u0|cpu_1|cpu|A_shift_rot_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[27]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[27]\, u0|cpu_1|cpu|A_slow_inst_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[27]~51\, u0|cpu_1|cpu|A_wr_data_unfiltered[27]~51, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[27]~53\, u0|cpu_1|cpu|A_wr_data_unfiltered[27]~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[16]~9\, u0|cpu_1|cpu|D_src1_reg[16]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[16]\, u0|cpu_1|cpu|E_src1[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[16]~5\, u0|cpu_1|cpu|E_rot_step1[16]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[16]\, u0|cpu_1|cpu|M_rot_prestep2[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[24]\, u0|cpu_1|cpu|M_rot_prestep2[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[0]~27\, u0|cpu_1|cpu|M_rot[0]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~27\, u0|cpu_1|cpu|A_shift_rot_result~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[24]\, u0|cpu_1|cpu|A_shift_rot_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[24]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[24]\, u0|cpu_1|cpu|A_slow_inst_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[24]~72\, u0|cpu_1|cpu|A_wr_data_unfiltered[24]~72, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[24]~feeder\, u0|cpu_1|cpu|A_inst_result[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[24]\, u0|cpu_1|cpu|A_inst_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[24]~73\, u0|cpu_1|cpu|A_wr_data_unfiltered[24]~73, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[24]~74\, u0|cpu_1|cpu|A_wr_data_unfiltered[24]~74, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[19]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[19]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[19]~30\, u0|cpu_1|cpu|D_src1_reg[19]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[19]\, u0|cpu_1|cpu|E_src1[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[19]~9\, u0|cpu_1|cpu|E_logic_result[19]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[19]\, u0|cpu_1|cpu|E_alu_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[19]~79\, u0|cpu_1|cpu|D_src2_reg[19]~79, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[19]\, u0|cpu_1|cpu|E_src2_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[19]\, u0|cpu_1|cpu|M_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[19]\, u0|cpu_1|cpu|A_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[19]\, u0|cpu_1|cpu|A_dc_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[19]~17\, u0|cpu_1|cpu|dc_data_wr_port_data[19]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[19]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[20]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[20]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[21]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[22]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[23]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[23]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[24]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[24]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[25]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[25]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[26]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[27]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[28]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[29]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[30]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[30]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[31]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[21]~26\, u0|cpu_1|cpu|d_writedata_nxt[21]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[0]~3\, u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt[3]~1\, u0|cpu_1|cpu|A_dc_wr_data_cnt[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt[3]~0\, u0|cpu_1|cpu|A_dc_wr_data_cnt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt[0]\, u0|cpu_1|cpu|A_dc_wr_data_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add18~1\, u0|cpu_1|cpu|Add18~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[1]~2\, u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt[1]\, u0|cpu_1|cpu|A_dc_wr_data_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add18~0\, u0|cpu_1|cpu|Add18~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[2]~1\, u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt[2]\, u0|cpu_1|cpu|A_dc_wr_data_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[3]~0\, u0|cpu_1|cpu|A_dc_wr_data_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wr_data_cnt[3]\, u0|cpu_1|cpu|A_dc_wr_data_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_update_av_writedata~0\, u0|cpu_1|cpu|A_dc_wb_update_av_writedata~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[8]~1\, u0|cpu_1|cpu|d_writedata[8]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[8]~0\, u0|cpu_1|cpu|d_writedata[8]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[21]\, u0|cpu_1|cpu|d_writedata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[21]\, u0|mm_interconnect_0|cmd_mux_005|src_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[5]\, u0|mutex_0|mutex_owner[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[21]~feeder\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[21]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[21]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~39\, u0|mm_interconnect_0|rsp_mux|src_payload~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~21\, u0|mm_interconnect_0|cmd_mux_004|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23\, u0|mm_interconnect_0|rsp_mux|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[21]\, u0|cpu_0|cpu|d_readdata_d1[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[21]\, u0|cpu_0|cpu|A_dc_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[21]~23\, u0|cpu_0|cpu|dc_data_wr_port_data[21]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[17]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[17]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[30]\, u0|cpu_0|cpu|M_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[30]~29\, u0|cpu_0|cpu|d_writedata_nxt[30]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[30]\, u0|cpu_0|cpu|d_writedata[30], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[30]~feeder\, u0|mailbox_simple_0|command_reg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[30]\, u0|mailbox_simple_0|command_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[30]~feeder\, u0|mailbox_simple_0|pointer_reg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[30]\, u0|mailbox_simple_0|pointer_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~27\, u0|mailbox_simple_0|rcv_int_readdata~27, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[30]\, u0|mailbox_simple_0|readdata_with_waitstate[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a30\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~42\, u0|mm_interconnect_0|rsp_mux_001|src_payload~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[30]\, u0|cpu_1|cpu|d_readdata_d1[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[30]~98\, u0|cpu_1|cpu|D_src2_reg[30]~98, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[30]~86\, u0|cpu_1|cpu|D_src2_reg[30]~86, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[30]\, u0|cpu_1|cpu|E_src2_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[30]~7\, u0|cpu_1|cpu|E_st_data[30]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[30]\, u0|cpu_1|cpu|M_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[30]\, u0|cpu_1|cpu|A_dc_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[30]\, u0|cpu_1|cpu|A_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[30]~28\, u0|cpu_1|cpu|dc_data_wr_port_data[30]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[15]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[23]~30\, u0|cpu_1|cpu|d_writedata_nxt[23]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[23]\, u0|cpu_1|cpu|d_writedata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[23]\, u0|mm_interconnect_0|cmd_mux_005|src_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[7]\, u0|mutex_0|mutex_owner[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[23]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~15\, u0|mm_interconnect_0|cmd_mux_011|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[23]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[23]~14\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[23]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[34]\, u0|mm_interconnect_0|cmd_mux_011|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[2]~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[23]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[23]~174\, u0|perf_count_1|read_mux_out[23]~174, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[23]~175\, u0|perf_count_1|read_mux_out[23]~175, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[23]~DUPLICATE\, u0|perf_count_1|time_counter_3[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[55]~DUPLICATE\, u0|perf_count_1|time_counter_3[55]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[23]~177\, u0|perf_count_1|read_mux_out[23]~177, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[23]~DUPLICATE\, u0|perf_count_1|time_counter_0[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[23]~178\, u0|perf_count_1|read_mux_out[23]~178, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[23]~179\, u0|perf_count_1|read_mux_out[23]~179, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[23]~176\, u0|perf_count_1|read_mux_out[23]~176, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[23]\, u0|perf_count_1|read_mux_out[23], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[23]\, u0|perf_count_1|readdata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~28\, u0|mm_interconnect_0|rsp_mux_001|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~29\, u0|mm_interconnect_0|cmd_mux_012|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a55\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a55, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~29\, u0|mailbox_simple_0|rcv_int_readdata~29, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[23]\, u0|mailbox_simple_0|readdata_with_waitstate[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[23]~feeder\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a23\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~38\, u0|mm_interconnect_0|rsp_mux_001|src_payload~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[23]\, u0|cpu_1|cpu|d_readdata_d1[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[23]\, u0|cpu_1|cpu|A_slow_inst_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[7]~19\, u0|cpu_1|cpu|M_rot[7]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~19\, u0|cpu_1|cpu|A_shift_rot_result~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[23]\, u0|cpu_1|cpu|A_shift_rot_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[23]~46\, u0|cpu_1|cpu|A_wr_data_unfiltered[23]~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[23]~feeder\, u0|cpu_1|cpu|A_inst_result[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[23]\, u0|cpu_1|cpu|A_inst_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[23]~47\, u0|cpu_1|cpu|A_wr_data_unfiltered[23]~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[23]~48\, u0|cpu_1|cpu|A_wr_data_unfiltered[23]~48, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[28]~7\, u0|cpu_1|cpu|D_src1_reg[28]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[28]\, u0|cpu_1|cpu|E_src1[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~8\, u0|cpu_1|cpu|E_alu_result~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[28]~96\, u0|cpu_1|cpu|D_src2_reg[28]~96, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[28]~82\, u0|cpu_1|cpu|D_src2_reg[28]~82, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[28]\, u0|cpu_1|cpu|E_src2_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[12]\, u0|cpu_1|cpu|E_src2_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[28]~5\, u0|cpu_1|cpu|E_st_data[28]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[28]\, u0|cpu_1|cpu|M_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[28]\, u0|cpu_1|cpu|A_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[28]~25\, u0|cpu_1|cpu|d_writedata_nxt[28]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[28]\, u0|cpu_1|cpu|d_writedata[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[28]\, u0|cpu_0|cpu|A_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[28]~25\, u0|cpu_0|cpu|d_writedata_nxt[28]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[28]\, u0|cpu_0|cpu|d_writedata[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[28]\, u0|mm_interconnect_0|cmd_mux_005|src_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[12]\, u0|mutex_0|mutex_owner[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[28]~feeder\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[60]~DUPLICATE\, u0|perf_count_1|time_counter_1[60]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[28]~114\, u0|perf_count_1|read_mux_out[28]~114, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[28]~118\, u0|perf_count_1|read_mux_out[28]~118, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[28]~119\, u0|perf_count_1|read_mux_out[28]~119, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[28]~116\, u0|perf_count_1|read_mux_out[28]~116, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[28]~117\, u0|perf_count_1|read_mux_out[28]~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[28]~115\, u0|perf_count_1|read_mux_out[28]~115, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[28]\, u0|perf_count_1|read_mux_out[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[28]\, u0|perf_count_1|readdata[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[28]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~21\, u0|mm_interconnect_0|cmd_mux_011|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[27]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[27]~20\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[27]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[28]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[28]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~23\, u0|mm_interconnect_0|cmd_mux_011|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[28]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[28]~22\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[28]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~26\, u0|mm_interconnect_0|cmd_mux_011|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[29]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[29]~25\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[29]~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~29\, u0|mm_interconnect_0|cmd_mux_011|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[30]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[30]~28\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[30]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[31]~31\, u0|cpu_1|cpu|d_writedata_nxt[31]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[31]\, u0|cpu_1|cpu|d_writedata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~30\, u0|mm_interconnect_0|cmd_mux_011|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[31]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[31]~29\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[31]~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[35]\, u0|mm_interconnect_0|cmd_mux_011|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[3]~2\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[28]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~33\, u0|mm_interconnect_0|rsp_mux_001|src_payload~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~19\, u0|mm_interconnect_0|cmd_mux_012|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a60\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a60, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[28]\, u0|mailbox_simple_0|command_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[28]~feeder\, u0|mailbox_simple_0|pointer_reg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[28]\, u0|mailbox_simple_0|pointer_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~19\, u0|mailbox_simple_0|rcv_int_readdata~19, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[28]\, u0|mailbox_simple_0|readdata_with_waitstate[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a28\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~50\, u0|mm_interconnect_0|rsp_mux_001|src_payload~50, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[28]\, u0|cpu_1|cpu|d_readdata_d1[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[28]\, u0|cpu_1|cpu|A_dc_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[28]~22\, u0|cpu_1|cpu|dc_data_wr_port_data[28]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[14]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[14]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[20]~24\, u0|cpu_1|cpu|d_writedata_nxt[20]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[20]\, u0|cpu_1|cpu|d_writedata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[20]\, u0|mm_interconnect_0|cmd_mux_005|src_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[4]\, u0|mutex_0|mutex_owner[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[20]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[20]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~45\, u0|mm_interconnect_0|rsp_mux|src_payload~45, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~17\, u0|mailbox_simple_0|snd_int_readdata~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[20]~103\, u0|perf_count_0|read_mux_out[20]~103, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[20]~DUPLICATE\, u0|perf_count_0|time_counter_3[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[20]~105\, u0|perf_count_0|read_mux_out[20]~105, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[20]~102\, u0|perf_count_0|read_mux_out[20]~102, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[20]~104\, u0|perf_count_0|read_mux_out[20]~104, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[20]~106\, u0|perf_count_0|read_mux_out[20]~106, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[20]~107\, u0|perf_count_0|read_mux_out[20]~107, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[20]\, u0|perf_count_0|read_mux_out[20], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[20]\, u0|perf_count_0|readdata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~46\, u0|mm_interconnect_0|rsp_mux|src_payload~46, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~17\, u0|mm_interconnect_0|cmd_mux_004|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19\, u0|mm_interconnect_0|rsp_mux|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[20]\, u0|cpu_0|cpu|d_readdata_d1[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[20]\, u0|cpu_0|cpu|A_dc_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[20]~20\, u0|cpu_0|cpu|dc_data_wr_port_data[20]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[16]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[22]~28\, u0|cpu_0|cpu|d_writedata_nxt[22]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[22]\, u0|cpu_0|cpu|d_writedata[22], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[22]~feeder\, u0|mailbox_simple_0|pointer_reg[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[22]\, u0|mailbox_simple_0|pointer_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~25\, u0|mailbox_simple_0|rcv_int_readdata~25, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[22]\, u0|mailbox_simple_0|readdata_with_waitstate[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~15\, u0|mm_interconnect_0|rsp_mux_001|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~25\, u0|mm_interconnect_0|cmd_mux_012|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a22\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~16\, u0|mm_interconnect_0|rsp_mux_001|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a54\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a54, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10\, u0|mm_interconnect_0|rsp_mux_001|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[22]\, u0|cpu_1|cpu|d_readdata_d1[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[22]\, u0|cpu_1|cpu|A_slow_inst_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[6]~29\, u0|cpu_1|cpu|M_rot[6]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~29\, u0|cpu_1|cpu|A_shift_rot_result~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[22]\, u0|cpu_1|cpu|A_shift_rot_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[22]~77\, u0|cpu_1|cpu|A_wr_data_unfiltered[22]~77, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[22]~feeder\, u0|cpu_1|cpu|A_inst_result[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[22]\, u0|cpu_1|cpu|A_inst_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[22]~78\, u0|cpu_1|cpu|A_wr_data_unfiltered[22]~78, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[22]~80\, u0|cpu_1|cpu|A_wr_data_unfiltered[22]~80, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[9]\, u0|cpu_1|cpu|W_wr_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[9]~feeder\, u0|cpu_1|cpu|M_alu_result[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[9]\, u0|cpu_1|cpu|M_alu_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[9]~12\, u0|cpu_1|cpu|D_src1_reg[9]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[9]\, u0|cpu_1|cpu|E_src1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[9]~15\, u0|cpu_1|cpu|E_rot_step1[9]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[13]~12\, u0|cpu_1|cpu|E_rot_step1[13]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[13]\, u0|cpu_1|cpu|M_rot_prestep2[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[5]~24\, u0|cpu_1|cpu|M_rot[5]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~24\, u0|cpu_1|cpu|A_shift_rot_result~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[21]\, u0|cpu_1|cpu|A_shift_rot_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[21]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[21]\, u0|cpu_1|cpu|A_slow_inst_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[21]~62\, u0|cpu_1|cpu|A_wr_data_unfiltered[21]~62, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[21]~65\, u0|cpu_1|cpu|A_wr_data_unfiltered[21]~65, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[8]~28\, u0|cpu_1|cpu|D_src1_reg[8]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[8]~DUPLICATE\, u0|cpu_1|cpu|E_src1[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[4]\, u0|cpu_1|cpu|A_mul_s1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[20]~61\, u0|cpu_1|cpu|A_wr_data_unfiltered[20]~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[11]\, u0|cpu_1|cpu|E_src1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~16\, u0|cpu_1|cpu|E_alu_result~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[11]\, u0|cpu_1|cpu|E_alu_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[11]\, u0|cpu_1|cpu|M_alu_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[11]~45\, u0|cpu_1|cpu|D_src2_reg[11]~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[11]~46\, u0|cpu_1|cpu|D_src2_reg[11]~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[11]\, u0|cpu_1|cpu|E_src2[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~73\, u0|cpu_1|cpu|Add9~73, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~69\, u0|cpu_1|cpu|Add9~69, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~65\, u0|cpu_1|cpu|Add9~65, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~49\, u0|cpu_1|cpu|Add9~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~53\, u0|cpu_1|cpu|Add9~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~57\, u0|cpu_1|cpu|Add9~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~41\, u0|cpu_1|cpu|Add9~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~45\, u0|cpu_1|cpu|Add9~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~37\, u0|cpu_1|cpu|Add9~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~25\, u0|cpu_1|cpu|Add9~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[13]\, u0|cpu_1|cpu|M_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[13]\, u0|cpu_1|cpu|A_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[14]\, u0|cpu_1|cpu|M_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[14]\, u0|cpu_1|cpu|A_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[15]\, u0|cpu_1|cpu|M_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[15]~DUPLICATE\, u0|cpu_1|cpu|A_mem_baddr[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[16]\, u0|cpu_1|cpu|M_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[16]\, u0|cpu_1|cpu|A_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[17]\, u0|cpu_1|cpu|M_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[17]\, u0|cpu_1|cpu|A_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_dc_addr_inv~0\, u0|cpu_1|cpu|E_ctrl_dc_addr_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_dc_addr_inv\, u0|cpu_1|cpu|M_ctrl_dc_addr_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_dc_addr_inv\, u0|cpu_1|cpu|A_ctrl_dc_addr_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_dc_index_wb_inv~0\, u0|cpu_1|cpu|E_ctrl_dc_index_wb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_dc_index_inv\, u0|cpu_1|cpu|E_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_dc_index_inv\, u0|cpu_1|cpu|M_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_dc_index_inv\, u0|cpu_1|cpu|A_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_tag_dcache_management_wr_en~0\, u0|cpu_1|cpu|A_dc_tag_dcache_management_wr_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_wr_port_data[7]~0\, u0|cpu_1|cpu|dc_tag_wr_port_data[7]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_wr_port_data[8]~1\, u0|cpu_1|cpu|dc_tag_wr_port_data[8]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_hit~0\, u0|cpu_1|cpu|M_dc_hit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_hit\, u0|cpu_1|cpu|M_dc_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_hit\, u0|cpu_1|cpu|A_dc_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~5\, u0|cpu_1|cpu|M_dc_raw_hazard~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~6\, u0|cpu_1|cpu|M_dc_raw_hazard~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[15]\, u0|cpu_1|cpu|A_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~1\, u0|cpu_1|cpu|M_dc_raw_hazard~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[12]\, u0|cpu_1|cpu|A_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~2\, u0|cpu_1|cpu|M_dc_raw_hazard~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~7\, u0|cpu_1|cpu|M_dc_raw_hazard~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_byte_en[3]\, u0|cpu_1|cpu|W_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_byte_en[2]\, u0|cpu_1|cpu|W_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_byte_en[1]\, u0|cpu_1|cpu|W_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_byte_en[0]\, u0|cpu_1|cpu|W_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal332~0\, u0|cpu_1|cpu|Equal332~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal332~1\, u0|cpu_1|cpu|Equal332~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[3]~feeder\, u0|cpu_1|cpu|W_mem_baddr[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[3]\, u0|cpu_1|cpu|W_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[2]~feeder\, u0|cpu_1|cpu|W_mem_baddr[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[2]\, u0|cpu_1|cpu|W_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_dc_valid_st_cache_hit\, u0|cpu_1|cpu|W_dc_valid_st_cache_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~12\, u0|cpu_1|cpu|M_dc_raw_hazard~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[12]\, u0|cpu_1|cpu|W_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[11]\, u0|cpu_1|cpu|W_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[10]~feeder\, u0|cpu_1|cpu|W_mem_baddr[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[10]\, u0|cpu_1|cpu|W_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~10\, u0|cpu_1|cpu|M_dc_raw_hazard~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[5]\, u0|cpu_1|cpu|W_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[6]\, u0|cpu_1|cpu|W_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[4]\, u0|cpu_1|cpu|W_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~13\, u0|cpu_1|cpu|M_dc_raw_hazard~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[9]\, u0|cpu_1|cpu|W_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[8]\, u0|cpu_1|cpu|W_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[7]\, u0|cpu_1|cpu|W_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~11\, u0|cpu_1|cpu|M_dc_raw_hazard~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[13]\, u0|cpu_1|cpu|W_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[14]\, u0|cpu_1|cpu|W_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[15]\, u0|cpu_1|cpu|W_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~9\, u0|cpu_1|cpu|M_dc_raw_hazard~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[16]\, u0|cpu_1|cpu|W_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_mem_baddr[17]\, u0|cpu_1|cpu|W_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~8\, u0|cpu_1|cpu|M_dc_raw_hazard~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~14\, u0|cpu_1|cpu|M_dc_raw_hazard~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_cache_nxt~0\, u0|cpu_1|cpu|M_ctrl_ld_cache_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_cache\, u0|cpu_1|cpu|M_ctrl_ld_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|hbreak_req~2\, u0|cpu_1|cpu|hbreak_req~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|latched_oci_tb_hbreak_req_next~0\, u0|cpu_1|cpu|latched_oci_tb_hbreak_req_next~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|latched_oci_tb_hbreak_req\, u0|cpu_1|cpu|latched_oci_tb_hbreak_req, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[17]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~27\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[21]~14\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[21]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[18]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[18]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|break_on_reset~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|break_on_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|break_on_reset\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|break_on_reset, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[20]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~18\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[21]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[21]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|jtag_break~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|jtag_break~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|jtag_break\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|jtag_break, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|hbreak_req~1\, u0|cpu_1|cpu|hbreak_req~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~15\, u0|cpu_1|cpu|M_dc_raw_hazard~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~16\, u0|cpu_1|cpu|M_dc_raw_hazard~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[16]\, u0|cpu_1|cpu|M_target_pcb[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_jmp_indirect_nxt~0\, u0|cpu_1|cpu|E_ctrl_jmp_indirect_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_jmp_indirect\, u0|cpu_1|cpu|E_ctrl_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_jmp_indirect\, u0|cpu_1|cpu|M_ctrl_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[14]\, u0|cpu_1|cpu|E_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[14]\, u0|cpu_1|cpu|M_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~12\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[14]\, u0|cpu_1|cpu|A_pipe_flush_waddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[14]~0\, u0|cpu_1|cpu|M_pipe_flush_waddr[14]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[14]\, u0|cpu_1|cpu|M_pipe_flush_waddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[14]~11\, u0|cpu_1|cpu|F_pc_nxt[14]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[14]\, u0|cpu_1|cpu|F_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~45\, u0|cpu_1|cpu|Add3~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~49\, u0|cpu_1|cpu|Add3~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[14]\, u0|cpu_1|cpu|D_pc_plus_one[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~37\, u0|cpu_1|cpu|Add3~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~41\, u0|cpu_1|cpu|Add3~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[12]\, u0|cpu_1|cpu|D_pc_plus_one[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[11]\, u0|cpu_1|cpu|D_pc_plus_one[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add1~9\, u0|cpu_1|cpu|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add1~13\, u0|cpu_1|cpu|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add1~17\, u0|cpu_1|cpu|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add1~21\, u0|cpu_1|cpu|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[14]\, u0|cpu_1|cpu|E_extra_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[16]~8\, u0|cpu_1|cpu|E_logic_result[16]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[16]~10\, u0|cpu_1|cpu|E_alu_result[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[16]~21\, u0|mm_interconnect_0|rsp_mux_002|src_data[16]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[16]\, u0|cpu_1|cpu|i_readdata_d1[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[18]~28\, u0|mm_interconnect_0|rsp_mux_002|src_data[18]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[18]\, u0|cpu_1|cpu|i_readdata_d1[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~13\, u0|mm_interconnect_0|cmd_mux_012|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a51\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a51, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[19]~22\, u0|mm_interconnect_0|rsp_mux_002|src_data[19]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[19]\, u0|cpu_1|cpu|i_readdata_d1[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[20]~27\, u0|mm_interconnect_0|rsp_mux_002|src_data[20]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[20]\, u0|cpu_1|cpu|i_readdata_d1[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[21]~23\, u0|mm_interconnect_0|rsp_mux_002|src_data[21]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[21]\, u0|cpu_1|cpu|i_readdata_d1[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[6]\, u0|cpu_1|cpu|D_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[16]~34\, u0|cpu_1|cpu|D_src2[16]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[16]~35\, u0|cpu_1|cpu|D_src2[16]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[16]~10\, u0|cpu_1|cpu|D_src2[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[16]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[16]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_s1[6]\, u0|cpu_1|cpu|A_mul_s1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[22]~79\, u0|cpu_1|cpu|A_wr_data_unfiltered[22]~79, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[22]~70\, u0|cpu_1|cpu|D_src2_reg[22]~70, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[22]~99\, u0|cpu_1|cpu|D_src2_reg[22]~99, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[22]~85\, u0|cpu_1|cpu|D_src2_reg[22]~85, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[22]\, u0|cpu_1|cpu|E_src2_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[22]\, u0|cpu_1|cpu|M_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[22]\, u0|cpu_1|cpu|A_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[22]~28\, u0|cpu_1|cpu|d_writedata_nxt[22]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[22]\, u0|cpu_1|cpu|d_writedata[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~9\, u0|mm_interconnect_0|cmd_mux_011|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[22]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[22]~8\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[22]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[21]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~5\, u0|mm_interconnect_0|cmd_mux_011|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[21]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[21]~3\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[21]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[20]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~6\, u0|mm_interconnect_0|cmd_mux_011|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[20]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[20]~4\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[20]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[19]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~20\, u0|mm_interconnect_0|rsp_mux_001|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[19]~78\, u0|perf_count_1|read_mux_out[19]~78, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[19]~81\, u0|perf_count_1|read_mux_out[19]~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[19]~80\, u0|perf_count_1|read_mux_out[19]~80, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[51]~DUPLICATE\, u0|perf_count_1|time_counter_0[51]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[19]~82\, u0|perf_count_1|read_mux_out[19]~82, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[19]\, u0|perf_count_1|event_counter_1[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[19]~83\, u0|perf_count_1|read_mux_out[19]~83, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[19]~79\, u0|perf_count_1|read_mux_out[19]~79, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[19]\, u0|perf_count_1|read_mux_out[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[19]\, u0|perf_count_1|readdata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[19]\, u0|mailbox_simple_0|pointer_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[19]~feeder\, u0|mailbox_simple_0|command_reg[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[19]\, u0|mailbox_simple_0|command_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~13\, u0|mailbox_simple_0|rcv_int_readdata~13, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[19]\, u0|mailbox_simple_0|readdata_with_waitstate[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~19\, u0|mm_interconnect_0|rsp_mux_001|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7\, u0|mm_interconnect_0|rsp_mux_001|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[19]\, u0|cpu_1|cpu|d_readdata_d1[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[19]\, u0|cpu_1|cpu|A_slow_inst_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[3]~30\, u0|cpu_1|cpu|M_rot[3]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~30\, u0|cpu_1|cpu|A_shift_rot_result~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[19]\, u0|cpu_1|cpu|A_shift_rot_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[19]~81\, u0|cpu_1|cpu|A_wr_data_unfiltered[19]~81, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[19]~feeder\, u0|cpu_1|cpu|A_inst_result[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[19]\, u0|cpu_1|cpu|A_inst_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[19]~82\, u0|cpu_1|cpu|A_wr_data_unfiltered[19]~82, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[19]~83\, u0|cpu_1|cpu|A_wr_data_unfiltered[19]~83, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[7]\, u0|cpu_1|cpu|D_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[17]~36\, u0|cpu_1|cpu|D_src2[17]~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[17]~37\, u0|cpu_1|cpu|D_src2[17]~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[17]~9\, u0|cpu_1|cpu|D_src2[17]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[17]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[17]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[17]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[17]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[17]~7\, u0|cpu_1|cpu|E_logic_result[17]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[15]~1\, u0|cpu_1|cpu|A_pipe_flush_waddr[15]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[15]\, u0|cpu_1|cpu|F_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[15]~feeder\, u0|cpu_1|cpu|D_pc[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[15]\, u0|cpu_1|cpu|D_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[15]~feeder\, u0|cpu_1|cpu|E_pc[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[15]\, u0|cpu_1|cpu|E_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[15]\, u0|cpu_1|cpu|M_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[15]~0\, u0|cpu_1|cpu|A_pipe_flush_waddr[15]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add7~9\, u0|cpu_1|cpu|Add7~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[15]\, u0|cpu_1|cpu|M_pc_plus_one[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[17]\, u0|cpu_1|cpu|M_target_pcb[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~0\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[15]\, u0|cpu_1|cpu|A_pipe_flush_waddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[15]\, u0|cpu_1|cpu|M_pipe_flush_waddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[15]~0\, u0|cpu_1|cpu|F_pc_nxt[15]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[15]~1\, u0|cpu_1|cpu|F_pc_nxt[15]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[15]~DUPLICATE\, u0|cpu_1|cpu|F_pc[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add3~1\, u0|cpu_1|cpu|Add3~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[15]\, u0|cpu_1|cpu|D_pc_plus_one[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add1~1\, u0|cpu_1|cpu|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[15]\, u0|cpu_1|cpu|E_extra_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[17]~9\, u0|cpu_1|cpu|E_alu_result[17]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[17]\, u0|cpu_1|cpu|E_alu_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[17]\, u0|cpu_1|cpu|M_alu_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[17]~33\, u0|cpu_1|cpu|D_src2_reg[17]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[17]~75\, u0|cpu_1|cpu|D_src2_reg[17]~75, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[17]\, u0|cpu_1|cpu|E_src2_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[17]\, u0|cpu_1|cpu|M_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[17]\, u0|cpu_1|cpu|A_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[17]\, u0|cpu_1|cpu|A_dc_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[17]~DUPLICATE\, u0|mailbox_simple_0|command_reg[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~5\, u0|mailbox_simple_0|rcv_int_readdata~5, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[17]\, u0|mailbox_simple_0|readdata_with_waitstate[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[17]~34\, u0|perf_count_1|read_mux_out[17]~34, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[17]~35\, u0|perf_count_1|read_mux_out[17]~35, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[17]~33\, u0|perf_count_1|read_mux_out[17]~33, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[17]~DUPLICATE\, u0|perf_count_1|event_counter_2[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[17]~32\, u0|perf_count_1|read_mux_out[17]~32, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[17]~30\, u0|perf_count_1|read_mux_out[17]~30, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[17]~31\, u0|perf_count_1|read_mux_out[17]~31, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[17]\, u0|perf_count_1|read_mux_out[17], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[17]\, u0|perf_count_1|readdata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~17\, u0|mm_interconnect_0|rsp_mux_001|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[17]~18\, u0|cpu_1|cpu|d_writedata_nxt[17]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[17]\, u0|cpu_1|cpu|d_writedata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~5\, u0|mm_interconnect_0|cmd_mux_012|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a49\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a49, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a17\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[17]\, u0|mm_interconnect_0|cmd_mux_005|src_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[1]\, u0|mutex_0|mutex_owner[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~18\, u0|mm_interconnect_0|rsp_mux_001|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5\, u0|mm_interconnect_0|rsp_mux_001|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[17]\, u0|cpu_1|cpu|d_readdata_d1[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[17]~11\, u0|cpu_1|cpu|dc_data_wr_port_data[17]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[18]~feeder\, u0|cpu_1|cpu|A_inst_result[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[18]\, u0|cpu_1|cpu|A_inst_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[18]~85\, u0|cpu_1|cpu|A_wr_data_unfiltered[18]~85, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[18]\, u0|cpu_1|cpu|A_slow_inst_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[26]\, u0|cpu_1|cpu|M_rot_prestep2[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[2]\, u0|cpu_1|cpu|M_rot_prestep2[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[10]\, u0|cpu_1|cpu|M_rot_prestep2[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[2]~31\, u0|cpu_1|cpu|M_rot[2]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~31\, u0|cpu_1|cpu|A_shift_rot_result~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[18]\, u0|cpu_1|cpu|A_shift_rot_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[18]~84\, u0|cpu_1|cpu|A_wr_data_unfiltered[18]~84, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[18]~86\, u0|cpu_1|cpu|A_wr_data_unfiltered[18]~86, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[8]\, u0|cpu_1|cpu|D_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[18]~38\, u0|cpu_1|cpu|D_src2[18]~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[18]~39\, u0|cpu_1|cpu|D_src2[18]~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[18]~33\, u0|cpu_1|cpu|D_src2[18]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[18]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[18]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[18]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[18]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[18]~10\, u0|cpu_1|cpu|E_logic_result[18]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[18]\, u0|cpu_1|cpu|E_alu_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[18]\, u0|cpu_1|cpu|M_alu_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[18]~72\, u0|cpu_1|cpu|D_src2_reg[18]~72, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[18]~77\, u0|cpu_1|cpu|D_src2_reg[18]~77, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[18]\, u0|cpu_1|cpu|E_src2_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[18]\, u0|cpu_1|cpu|M_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[18]\, u0|cpu_1|cpu|A_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[18]~20\, u0|cpu_1|cpu|d_writedata_nxt[18]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[18]\, u0|cpu_1|cpu|d_writedata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~10\, u0|mm_interconnect_0|cmd_mux_011|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[18]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[18]~9\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[18]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[18]~33\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[18]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[18]~12\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[18]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[18]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[18]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~26\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[19]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[19]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[19]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~19\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[20]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[20]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[20]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[17]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[17]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~11\, u0|mm_interconnect_0|cmd_mux_011|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[17]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[17]~10\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[17]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[7]\, u0|perf_count_1|time_counter_3[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[7]~171\, u0|perf_count_1|read_mux_out[7]~171, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[7]~172\, u0|perf_count_1|read_mux_out[7]~172, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[7]~173\, u0|perf_count_1|read_mux_out[7]~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[7]~170\, u0|perf_count_1|read_mux_out[7]~170, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[7]~169\, u0|perf_count_1|read_mux_out[7]~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[7]~168\, u0|perf_count_1|read_mux_out[7]~168, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[7]\, u0|perf_count_1|read_mux_out[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[7]\, u0|perf_count_1|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[23]~16\, u0|timer_1|counter_snapshot[23]~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[23]\, u0|timer_1|counter_snapshot[23], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[7]~2\, u0|timer_1|period_h_register[7]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[7]\, u0|timer_1|period_h_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[7]~feeder\, u0|timer_1|period_l_register[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[7]\, u0|timer_1|period_l_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[7]~DUPLICATE\, u0|timer_1|internal_counter[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[7]\, u0|timer_1|counter_snapshot[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[7]~12\, u0|timer_1|read_mux_out[7]~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[7]\, u0|timer_1|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~28\, u0|mm_interconnect_0|cmd_mux_012|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a7\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[7]\, u0|cpu_1|cpu|d_readdata_d1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[7]\, u0|cpu_1|cpu|A_dc_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[7]~7\, u0|cpu_1|cpu|dc_data_wr_port_data[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[17]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[17]~4\, u0|cpu_1|cpu|M_inst_result[17]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[17]\, u0|cpu_1|cpu|A_inst_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[17]~29\, u0|cpu_1|cpu|A_wr_data_unfiltered[17]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[1]~1\, u0|cpu_1|cpu|E_rot_mask[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[1]\, u0|cpu_1|cpu|M_rot_mask[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[1]\, u0|cpu_1|cpu|M_rot_prestep2[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[25]\, u0|cpu_1|cpu|M_rot_prestep2[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[17]\, u0|cpu_1|cpu|M_rot_prestep2[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[9]\, u0|cpu_1|cpu|M_rot_prestep2[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[1]~11\, u0|cpu_1|cpu|M_rot[1]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~11\, u0|cpu_1|cpu|A_shift_rot_result~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[17]\, u0|cpu_1|cpu|A_shift_rot_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[17]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[17]\, u0|cpu_1|cpu|A_slow_inst_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[17]~28\, u0|cpu_1|cpu|A_wr_data_unfiltered[17]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[17]~30\, u0|cpu_1|cpu|A_wr_data_unfiltered[17]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[5]~feeder\, u0|cpu_1|cpu|E_extra_pc[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[5]\, u0|cpu_1|cpu|D_pc_plus_one[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[5]~DUPLICATE\, u0|cpu_1|cpu|E_extra_pc[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~5\, u0|cpu_1|cpu|E_alu_result~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[7]\, u0|cpu_1|cpu|E_alu_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[7]~feeder\, u0|cpu_1|cpu|M_alu_result[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[7]\, u0|cpu_1|cpu|M_alu_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[7]\, u0|cpu_1|cpu|W_wr_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[7]~24\, u0|cpu_1|cpu|D_src1_reg[7]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[7]\, u0|cpu_1|cpu|E_src1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[10]~23\, u0|cpu_1|cpu|E_rot_step1[10]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[14]\, u0|cpu_1|cpu|M_rot_prestep2[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[6]~14\, u0|cpu_1|cpu|M_rot[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~14\, u0|cpu_1|cpu|A_shift_rot_result~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[14]\, u0|cpu_1|cpu|A_shift_rot_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~1\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[14]\, u0|cpu_1|cpu|A_slow_inst_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[14]\, u0|cpu_1|cpu|A_mul_cell_p1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[12]\, u0|cpu_1|cpu|M_pc_plus_one[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~12\, u0|cpu_1|cpu|E_alu_result~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[12]\, u0|cpu_1|cpu|E_extra_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[14]\, u0|cpu_1|cpu|E_alu_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[14]\, u0|cpu_1|cpu|M_alu_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[14]~15\, u0|cpu_1|cpu|M_inst_result[14]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[14]\, u0|cpu_1|cpu|A_inst_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[14]~36\, u0|cpu_1|cpu|A_wr_data_unfiltered[14]~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[14]~37\, u0|cpu_1|cpu|A_wr_data_unfiltered[14]~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[15]~10\, u0|cpu_1|cpu|D_src1_reg[15]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[15]\, u0|cpu_1|cpu|E_src1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[18]~21\, u0|cpu_1|cpu|E_rot_step1[18]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[18]\, u0|cpu_1|cpu|M_rot_prestep2[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[2]~22\, u0|cpu_1|cpu|M_rot[2]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~22\, u0|cpu_1|cpu|A_shift_rot_result~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[26]\, u0|cpu_1|cpu|A_shift_rot_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[26]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[26]\, u0|cpu_1|cpu|A_slow_inst_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[26]~54\, u0|cpu_1|cpu|A_wr_data_unfiltered[26]~54, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[26]~feeder\, u0|cpu_1|cpu|A_inst_result[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[26]\, u0|cpu_1|cpu|A_inst_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[26]~55\, u0|cpu_1|cpu|A_wr_data_unfiltered[26]~55, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[26]~56\, u0|cpu_1|cpu|A_wr_data_unfiltered[26]~56, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[26]\, u0|cpu_1|cpu|W_wr_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[26]~21\, u0|cpu_1|cpu|D_src1_reg[26]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[26]\, u0|cpu_1|cpu|E_src1[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[28]~0\, u0|cpu_1|cpu|E_rot_step1[28]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[0]\, u0|cpu_1|cpu|M_rot_prestep2[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[0]~12\, u0|cpu_1|cpu|M_rot[0]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~12\, u0|cpu_1|cpu|A_shift_rot_result~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[16]\, u0|cpu_1|cpu|A_shift_rot_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[16]~feeder\, u0|cpu_1|cpu|A_slow_inst_result[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[16]\, u0|cpu_1|cpu|A_slow_inst_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[16]~32\, u0|cpu_1|cpu|A_wr_data_unfiltered[16]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[16]~31\, u0|cpu_1|cpu|A_wr_data_unfiltered[16]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[16]~33\, u0|cpu_1|cpu|A_wr_data_unfiltered[16]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[16]\, u0|cpu_1|cpu|W_wr_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[16]~34\, u0|cpu_1|cpu|D_src2_reg[16]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[16]~73\, u0|cpu_1|cpu|D_src2_reg[16]~73, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[16]\, u0|cpu_1|cpu|E_src2_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[16]\, u0|cpu_1|cpu|M_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[16]~8\, u0|cpu_1|cpu|d_writedata_nxt[16]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[16]\, u0|cpu_1|cpu|d_writedata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~8\, u0|mm_interconnect_0|cmd_mux_011|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[16]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[16]~7\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[16]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[5]~11\, u0|timer_1|counter_snapshot[5]~11, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[5]\, u0|timer_1|counter_snapshot[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[21]~10\, u0|timer_1|counter_snapshot[21]~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[21]\, u0|timer_1|counter_snapshot[21], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[5]~0\, u0|timer_1|period_l_register[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[5]\, u0|timer_1|period_l_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[5]~28\, u0|timer_1|read_mux_out[5]~28, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[5]\, u0|timer_1|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[5]~DUPLICATE\, u0|perf_count_1|event_counter_0[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[5]~124\, u0|perf_count_1|read_mux_out[5]~124, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[5]~125\, u0|perf_count_1|read_mux_out[5]~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[5]~120\, u0|perf_count_1|read_mux_out[5]~120, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[37]~DUPLICATE\, u0|perf_count_1|time_counter_2[37]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[5]~121\, u0|perf_count_1|read_mux_out[5]~121, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[5]~123\, u0|perf_count_1|read_mux_out[5]~123, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[5]~122\, u0|perf_count_1|read_mux_out[5]~122, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[5]\, u0|perf_count_1|read_mux_out[5], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[5]\, u0|perf_count_1|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~32\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~33\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~34\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[5]\, u0|cpu_1|cpu|d_readdata_d1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[5]\, u0|cpu_1|cpu|M_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[5]\, u0|cpu_1|cpu|A_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[5]\, u0|cpu_1|cpu|A_dc_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[5]~5\, u0|cpu_1|cpu|dc_data_wr_port_data[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal215~0\, u0|cpu_1|cpu|Equal215~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_data_ram_ld_align_sign_bit_16_hi~0\, u0|cpu_1|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_data_ram_ld_align_sign_bit_16_hi\, u0|cpu_1|cpu|M_data_ram_ld_align_sign_bit_16_hi, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_data_ram_ld_align_sign_bit~0\, u0|cpu_1|cpu|M_data_ram_ld_align_sign_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_data_ram_ld_align_sign_bit\, u0|cpu_1|cpu|A_data_ram_ld_align_sign_bit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[25]~feeder\, u0|cpu_1|cpu|A_inst_result[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[25]\, u0|cpu_1|cpu|A_inst_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[7]\, u0|cpu_1|cpu|M_pc_plus_one[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[9]~5\, u0|cpu_1|cpu|M_inst_result[9]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[9]\, u0|cpu_1|cpu|A_inst_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[9]~38\, u0|cpu_1|cpu|A_wr_data_unfiltered[9]~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[9]\, u0|cpu_1|cpu|A_mul_cell_p1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[1]~15\, u0|cpu_1|cpu|M_rot[1]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~15\, u0|cpu_1|cpu|A_shift_rot_result~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[9]\, u0|cpu_1|cpu|A_shift_rot_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[9]~39\, u0|cpu_1|cpu|A_wr_data_unfiltered[9]~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[27]\, u0|cpu_1|cpu|W_wr_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[27]~53\, u0|cpu_1|cpu|D_src2_reg[27]~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[27]~52\, u0|cpu_1|cpu|D_src2_reg[27]~52, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[27]~16\, u0|cpu_1|cpu|D_src2[27]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[27]~17\, u0|cpu_1|cpu|D_src2[27]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[27]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[27]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[27]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[27]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[27]\, u0|cpu_1|cpu|E_alu_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[27]\, u0|cpu_1|cpu|M_alu_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[27]~20\, u0|cpu_1|cpu|D_src1_reg[27]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[27]\, u0|cpu_1|cpu|E_src1[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~19\, u0|cpu_1|cpu|E_alu_result~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[27]~95\, u0|cpu_1|cpu|D_src2_reg[27]~95, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[27]~80\, u0|cpu_1|cpu|D_src2_reg[27]~80, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[27]\, u0|cpu_1|cpu|E_src2_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[11]\, u0|cpu_1|cpu|E_src2_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[27]~4\, u0|cpu_1|cpu|E_st_data[27]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[27]\, u0|cpu_1|cpu|M_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[27]\, u0|cpu_1|cpu|A_dc_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[27]\, u0|cpu_1|cpu|A_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[27]~19\, u0|cpu_1|cpu|dc_data_wr_port_data[27]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[13]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[7]~7\, u0|cpu_1|cpu|d_writedata_nxt[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[7]\, u0|cpu_1|cpu|d_writedata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[7]\, u0|mm_interconnect_0|cmd_mux_005|src_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[7]\, u0|mutex_0|mutex_value[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[7]\, u0|timer_0|counter_snapshot[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~16\, u0|timer_0|counter_snapshot[23]~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[23]\, u0|timer_0|counter_snapshot[23], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[7]~12\, u0|timer_0|read_mux_out[7]~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[7]\, u0|timer_0|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~43\, u0|mm_interconnect_0|rsp_mux|src_data[7]~43, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~28\, u0|mailbox_simple_0|snd_int_readdata~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~42\, u0|mm_interconnect_0|rsp_mux|src_data[7]~42, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[7]~169\, u0|perf_count_0|read_mux_out[7]~169, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[7]~DUPLICATE\, u0|perf_count_0|event_counter_3[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[7]~170\, u0|perf_count_0|read_mux_out[7]~170, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[7]~DUPLICATE\, u0|perf_count_0|event_counter_1[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[7]~172\, u0|perf_count_0|read_mux_out[7]~172, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[7]~173\, u0|perf_count_0|read_mux_out[7]~173, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[7]~168\, u0|perf_count_0|read_mux_out[7]~168, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[7]~171\, u0|perf_count_0|read_mux_out[7]~171, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[7]\, u0|perf_count_0|read_mux_out[7], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[7]\, u0|perf_count_0|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~44\, u0|mm_interconnect_0|rsp_mux|src_data[7]~44, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~45\, u0|mm_interconnect_0|rsp_mux|src_data[7]~45, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~46\, u0|mm_interconnect_0|rsp_mux|src_data[7]~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[7]\, u0|cpu_0|cpu|d_readdata_d1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[7]\, u0|cpu_0|cpu|A_dc_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[7]~7\, u0|cpu_0|cpu|dc_data_wr_port_data[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[20]~feeder\, u0|cpu_0|cpu|A_inst_result[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[20]\, u0|cpu_0|cpu|E_src1[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~14\, u0|cpu_0|cpu|E_alu_result~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[20]\, u0|cpu_0|cpu|E_alu_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[20]\, u0|cpu_0|cpu|M_alu_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[12]\, u0|cpu_0|cpu|E_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[15]~feeder\, u0|cpu_0|cpu|E_iw[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[15]\, u0|cpu_0|cpu|E_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[13]~DUPLICATE\, u0|cpu_0|cpu|E_iw[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[11]\, u0|cpu_0|cpu|E_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[16]\, u0|cpu_0|cpu|E_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_op_rdctl~0\, u0|cpu_0|cpu|E_op_rdctl~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_op_rdctl\, u0|cpu_0|cpu|E_op_rdctl, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_rd_ctl_reg\, u0|cpu_0|cpu|M_ctrl_rd_ctl_reg, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[22]~1\, u0|cpu_0|cpu|A_inst_result[22]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[20]\, u0|cpu_0|cpu|A_inst_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[20]~44\, u0|cpu_0|cpu|A_wr_data_unfiltered[20]~44, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[20]~45\, u0|cpu_0|cpu|A_wr_data_unfiltered[20]~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[4]\, u0|cpu_0|cpu|A_mul_cell_p3[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[6]\, u0|cpu_0|cpu|W_wr_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~6\, u0|cpu_0|cpu|E_alu_result~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[6]\, u0|cpu_0|cpu|E_alu_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[6]\, u0|cpu_0|cpu|M_alu_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[6]~14\, u0|cpu_0|cpu|D_src1_reg[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[6]\, u0|cpu_0|cpu|E_src1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~33\, u0|cpu_0|cpu|Add11~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~21\, u0|cpu_0|cpu|Add11~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~61\, u0|cpu_0|cpu|Add11~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~17\, u0|cpu_0|cpu|Add11~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~29\, u0|cpu_0|cpu|Add11~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[4]\, u0|cpu_0|cpu|A_mul_s1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[3]\, u0|cpu_0|cpu|A_mul_cell_p3[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[3]\, u0|cpu_0|cpu|A_mul_s1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[2]\, u0|cpu_0|cpu|A_mul_cell_p3[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[2]\, u0|cpu_0|cpu|A_mul_s1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[1]\, u0|cpu_0|cpu|A_mul_cell_p3[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[1]\, u0|cpu_0|cpu|A_mul_s1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[0]\, u0|cpu_0|cpu|A_mul_s1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[0]\, u0|cpu_0|cpu|A_mul_cell_p3[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~33\, u0|cpu_0|cpu|Add12~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~21\, u0|cpu_0|cpu|Add12~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~61\, u0|cpu_0|cpu|Add12~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~17\, u0|cpu_0|cpu|Add12~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~29\, u0|cpu_0|cpu|Add12~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[20]~36\, u0|cpu_0|cpu|D_src2_reg[20]~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[20]~97\, u0|cpu_0|cpu|D_src2_reg[20]~97, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[20]~13\, u0|cpu_0|cpu|D_src2[20]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[20]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[20]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~25\, u0|cpu_0|cpu|Add11~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[5]\, u0|cpu_0|cpu|A_mul_s1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~25\, u0|cpu_0|cpu|Add12~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[25]~11\, u0|cpu_0|cpu|E_rot_step1[25]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[29]~8\, u0|cpu_0|cpu|E_rot_step1[29]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[29]\, u0|cpu_0|cpu|M_rot_prestep2[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[1]~9\, u0|cpu_0|cpu|E_rot_step1[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[5]~14\, u0|cpu_0|cpu|E_rot_step1[5]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[5]\, u0|cpu_0|cpu|M_rot_prestep2[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[9]~15\, u0|cpu_0|cpu|E_rot_step1[9]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[13]~12\, u0|cpu_0|cpu|E_rot_step1[13]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[13]\, u0|cpu_0|cpu|M_rot_prestep2[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[17]~13\, u0|cpu_0|cpu|E_rot_step1[17]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[21]~10\, u0|cpu_0|cpu|E_rot_step1[21]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[21]\, u0|cpu_0|cpu|M_rot_prestep2[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[5]~14\, u0|cpu_0|cpu|M_rot[5]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[5]~5\, u0|cpu_0|cpu|E_rot_mask[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[5]\, u0|cpu_0|cpu|M_rot_mask[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~14\, u0|cpu_0|cpu|A_shift_rot_result~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[21]\, u0|cpu_0|cpu|A_shift_rot_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[21]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[21]\, u0|cpu_0|cpu|A_slow_inst_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[21]~39\, u0|cpu_0|cpu|A_wr_data_unfiltered[21]~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[21]~41\, u0|cpu_0|cpu|A_wr_data_unfiltered[21]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~109\, u0|cpu_0|cpu|Add9~109, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[21]\, u0|cpu_0|cpu|E_alu_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[21]\, u0|cpu_0|cpu|M_alu_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[21]~35\, u0|cpu_0|cpu|D_src2_reg[21]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[21]~101\, u0|cpu_0|cpu|D_src2_reg[21]~101, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[21]~11\, u0|cpu_0|cpu|D_src2[21]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[21]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[21]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[21]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[21]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~101\, u0|cpu_0|cpu|Add9~101, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[22]~3\, u0|cpu_0|cpu|E_logic_result[22]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~11\, u0|cpu_0|cpu|E_alu_result~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[22]\, u0|cpu_0|cpu|E_alu_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[22]\, u0|cpu_0|cpu|M_alu_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[22]~feeder\, u0|cpu_0|cpu|A_inst_result[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[22]\, u0|cpu_0|cpu|A_inst_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[22]~30\, u0|cpu_0|cpu|A_wr_data_unfiltered[22]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[22]~31\, u0|cpu_0|cpu|A_wr_data_unfiltered[22]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~13\, u0|cpu_0|cpu|Add11~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[6]\, u0|cpu_0|cpu|A_mul_s1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[6]\, u0|cpu_0|cpu|A_mul_cell_p3[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~13\, u0|cpu_0|cpu|Add12~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[22]~31\, u0|cpu_0|cpu|D_src2_reg[22]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[22]~30\, u0|cpu_0|cpu|D_src2_reg[22]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[22]~32\, u0|cpu_0|cpu|D_src2_reg[22]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[22]~6\, u0|cpu_0|cpu|D_src2[22]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[22]~7\, u0|cpu_0|cpu|D_src2[22]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[22]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[22]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[22]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[22]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~97\, u0|cpu_0|cpu|Add9~97, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[23]\, u0|cpu_0|cpu|E_alu_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[23]\, u0|cpu_0|cpu|M_alu_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[23]~29\, u0|cpu_0|cpu|D_src2_reg[23]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[23]~4\, u0|cpu_0|cpu|D_src2[23]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[23]~28\, u0|cpu_0|cpu|D_src2_reg[23]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[23]~5\, u0|cpu_0|cpu|D_src2[23]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[23]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[23]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[23]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[23]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~93\, u0|cpu_0|cpu|Add9~93, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[24]\, u0|cpu_0|cpu|E_alu_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[24]\, u0|cpu_0|cpu|M_alu_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[24]~27\, u0|cpu_0|cpu|D_src2_reg[24]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[24]~26\, u0|cpu_0|cpu|D_src2_reg[24]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[24]~3\, u0|cpu_0|cpu|D_src2[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[24]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[24]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[24]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[24]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~89\, u0|cpu_0|cpu|Add9~89, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~121\, u0|cpu_0|cpu|Add9~121, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~117\, u0|cpu_0|cpu|Add9~117, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[27]\, u0|cpu_0|cpu|E_alu_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[27]\, u0|cpu_0|cpu|M_alu_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~50\, u0|cpu_0|cpu|D_src2_reg[27]~50, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[27]~20\, u0|cpu_0|cpu|D_src2[27]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~49\, u0|cpu_0|cpu|D_src2_reg[27]~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[27]~21\, u0|cpu_0|cpu|D_src2[27]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[27]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[27]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[27]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[27]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~129\, u0|cpu_0|cpu|Add9~129, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[29]\, u0|cpu_0|cpu|E_alu_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[29]\, u0|cpu_0|cpu|M_alu_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[29]~58\, u0|cpu_0|cpu|D_src2_reg[29]~58, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[29]~95\, u0|cpu_0|cpu|D_src2_reg[29]~95, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[29]~82\, u0|cpu_0|cpu|D_src2_reg[29]~82, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[29]\, u0|cpu_0|cpu|E_src2_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[29]~6\, u0|cpu_0|cpu|E_st_data[29]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[29]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[29]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[29]\, u0|cpu_0|cpu|A_dc_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[29]\, u0|cpu_0|cpu|M_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[29]~feeder\, u0|cpu_0|cpu|A_st_data[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[29]\, u0|cpu_0|cpu|A_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[29]~25\, u0|cpu_0|cpu|dc_data_wr_port_data[29]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[31]~feeder\, u0|cpu_0|cpu|A_inst_result[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[31]\, u0|cpu_0|cpu|A_inst_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[31]~65\, u0|cpu_0|cpu|A_wr_data_unfiltered[31]~65, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~9\, u0|cpu_0|cpu|Add11~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~5\, u0|cpu_0|cpu|Add11~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~1\, u0|cpu_0|cpu|Add11~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~41\, u0|cpu_0|cpu|Add11~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~37\, u0|cpu_0|cpu|Add11~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~57\, u0|cpu_0|cpu|Add11~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~53\, u0|cpu_0|cpu|Add11~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~49\, u0|cpu_0|cpu|Add11~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add11~45\, u0|cpu_0|cpu|Add11~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[15]\, u0|cpu_0|cpu|A_mul_s1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[15]\, u0|cpu_0|cpu|A_mul_cell_p3[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[14]~feeder\, u0|cpu_0|cpu|A_mul_cell_p3[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[14]\, u0|cpu_0|cpu|A_mul_cell_p3[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[13]\, u0|cpu_0|cpu|A_mul_s1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[13]\, u0|cpu_0|cpu|A_mul_cell_p3[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[12]\, u0|cpu_0|cpu|A_mul_s1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[11]\, u0|cpu_0|cpu|A_mul_s1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[11]\, u0|cpu_0|cpu|A_mul_cell_p3[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[10]~feeder\, u0|cpu_0|cpu|A_mul_cell_p3[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[10]\, u0|cpu_0|cpu|A_mul_cell_p3[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[10]\, u0|cpu_0|cpu|A_mul_s1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[9]\, u0|cpu_0|cpu|A_mul_s1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[8]\, u0|cpu_0|cpu|A_mul_s1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[8]\, u0|cpu_0|cpu|A_mul_cell_p3[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[7]\, u0|cpu_0|cpu|A_mul_s1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[7]\, u0|cpu_0|cpu|A_mul_cell_p3[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~9\, u0|cpu_0|cpu|Add12~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~5\, u0|cpu_0|cpu|Add12~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~1\, u0|cpu_0|cpu|Add12~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~41\, u0|cpu_0|cpu|Add12~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~37\, u0|cpu_0|cpu|Add12~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~57\, u0|cpu_0|cpu|Add12~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~53\, u0|cpu_0|cpu|Add12~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~49\, u0|cpu_0|cpu|Add12~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add12~45\, u0|cpu_0|cpu|Add12~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_pass3~0\, u0|cpu_0|cpu|E_rot_pass3~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_pass3\, u0|cpu_0|cpu|M_rot_pass3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_sel_fill3~0\, u0|cpu_0|cpu|E_rot_sel_fill3~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_sel_fill3\, u0|cpu_0|cpu|M_rot_sel_fill3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[3]~25\, u0|cpu_0|cpu|E_rot_step1[3]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[7]\, u0|cpu_0|cpu|M_rot_prestep2[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[7]~23\, u0|cpu_0|cpu|M_rot[7]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~23\, u0|cpu_0|cpu|A_shift_rot_result~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[31]\, u0|cpu_0|cpu|A_shift_rot_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[31]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[31]\, u0|cpu_0|cpu|A_slow_inst_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[31]~64\, u0|cpu_0|cpu|A_wr_data_unfiltered[31]~64, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[31]~66\, u0|cpu_0|cpu|A_wr_data_unfiltered[31]~66, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[28]~59\, u0|cpu_0|cpu|D_src2_reg[28]~59, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[28]~feeder\, u0|cpu_0|cpu|W_wr_data[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[28]\, u0|cpu_0|cpu|W_wr_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[28]~60\, u0|cpu_0|cpu|D_src2_reg[28]~60, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[28]~31\, u0|cpu_0|cpu|D_src2[28]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[28]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[28]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[28]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[28]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[28]\, u0|cpu_0|cpu|E_alu_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[28]\, u0|cpu_0|cpu|M_alu_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[28]~25\, u0|cpu_0|cpu|D_src1_reg[28]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[28]\, u0|cpu_0|cpu|E_src1[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~25\, u0|cpu_0|cpu|E_alu_result~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[28]~94\, u0|cpu_0|cpu|D_src2_reg[28]~94, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[28]~80\, u0|cpu_0|cpu|D_src2_reg[28]~80, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[28]\, u0|cpu_0|cpu|E_src2_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[28]~5\, u0|cpu_0|cpu|E_st_data[28]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[28]\, u0|cpu_0|cpu|M_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[28]~DUPLICATE\, u0|cpu_0|cpu|A_st_data[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~19\, u0|mailbox_simple_0|snd_int_readdata~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[28]~116\, u0|perf_count_0|read_mux_out[28]~116, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[28]~114\, u0|perf_count_0|read_mux_out[28]~114, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[28]~117\, u0|perf_count_0|read_mux_out[28]~117, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[28]~115\, u0|perf_count_0|read_mux_out[28]~115, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[28]~DUPLICATE\, u0|perf_count_0|event_counter_1[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[28]~118\, u0|perf_count_0|read_mux_out[28]~118, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[28]~119\, u0|perf_count_0|read_mux_out[28]~119, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[28]\, u0|perf_count_0|read_mux_out[28], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[28]\, u0|perf_count_0|readdata[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20\, u0|mm_interconnect_0|rsp_mux|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[28]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23\, u0|mm_interconnect_0|cmd_mux_003|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[28]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[28]~22\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[28]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26\, u0|mm_interconnect_0|cmd_mux_003|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[29]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[29]~25\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[29]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30\, u0|mm_interconnect_0|cmd_mux_003|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[31]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[31]~29\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[31]~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35]\, u0|mm_interconnect_0|cmd_mux_003|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|byteenable[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[3]~2\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29\, u0|mm_interconnect_0|cmd_mux_003|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[30]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[30]~28\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[30]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[28]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21\, u0|mm_interconnect_0|rsp_mux|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~19\, u0|mm_interconnect_0|cmd_mux_004|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22\, u0|mm_interconnect_0|rsp_mux|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[28]\, u0|cpu_0|cpu|d_readdata_d1[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[28]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[28]\, u0|cpu_0|cpu|A_dc_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[28]~22\, u0|cpu_0|cpu|dc_data_wr_port_data[28]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[29]~feeder\, u0|cpu_0|cpu|A_inst_result[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[29]~DUPLICATE\, u0|cpu_0|cpu|A_inst_result[29]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[29]~71\, u0|cpu_0|cpu|A_wr_data_unfiltered[29]~71, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[29]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[29]\, u0|cpu_0|cpu|A_slow_inst_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[5]~25\, u0|cpu_0|cpu|M_rot[5]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~25\, u0|cpu_0|cpu|A_shift_rot_result~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[29]\, u0|cpu_0|cpu|A_shift_rot_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[29]~70\, u0|cpu_0|cpu|A_wr_data_unfiltered[29]~70, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[29]~72\, u0|cpu_0|cpu|A_wr_data_unfiltered[29]~72, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[21]~6\, u0|cpu_0|cpu|D_src1_reg[21]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[21]\, u0|cpu_0|cpu|E_src1[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[12]~feeder\, u0|cpu_0|cpu|A_mul_cell_p3[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[12]\, u0|cpu_0|cpu|A_mul_cell_p3[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[8]~7\, u0|cpu_0|cpu|E_rot_step1[8]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[12]~4\, u0|cpu_0|cpu|E_rot_step1[12]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[12]\, u0|cpu_0|cpu|M_rot_prestep2[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[24]~3\, u0|cpu_0|cpu|E_rot_step1[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[28]~0\, u0|cpu_0|cpu|E_rot_step1[28]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[28]\, u0|cpu_0|cpu|M_rot_prestep2[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[0]~1\, u0|cpu_0|cpu|E_rot_step1[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[4]~6\, u0|cpu_0|cpu|E_rot_step1[4]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[4]\, u0|cpu_0|cpu|M_rot_prestep2[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[4]~26\, u0|cpu_0|cpu|M_rot[4]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~26\, u0|cpu_0|cpu|A_shift_rot_result~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[28]\, u0|cpu_0|cpu|A_shift_rot_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[28]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[28]\, u0|cpu_0|cpu|A_slow_inst_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[28]~73\, u0|cpu_0|cpu|A_wr_data_unfiltered[28]~73, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[28]~74\, u0|cpu_0|cpu|A_wr_data_unfiltered[28]~74, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[28]~75\, u0|cpu_0|cpu|A_wr_data_unfiltered[28]~75, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[17]~9\, u0|cpu_0|cpu|E_logic_result[17]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[15]~DUPLICATE\, u0|cpu_0|cpu|D_pc[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[15]\, u0|cpu_0|cpu|E_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[15]\, u0|cpu_0|cpu|M_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[13]~DUPLICATE\, u0|cpu_0|cpu|F_pc[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~37\, u0|cpu_0|cpu|Add3~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~41\, u0|cpu_0|cpu|Add3~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~49\, u0|cpu_0|cpu|Add3~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~53\, u0|cpu_0|cpu|Add3~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~57\, u0|cpu_0|cpu|Add3~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~61\, u0|cpu_0|cpu|Add3~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[14]\, u0|cpu_0|cpu|D_pc_plus_one[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[13]\, u0|cpu_0|cpu|D_pc_plus_one[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[12]\, u0|cpu_0|cpu|D_pc_plus_one[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[19]\, u0|cpu_0|cpu|D_iw[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[11]\, u0|cpu_0|cpu|D_pc_plus_one[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[10]\, u0|cpu_0|cpu|D_pc_plus_one[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~37\, u0|cpu_0|cpu|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~41\, u0|cpu_0|cpu|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[10]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add1~26\, u0|cpu_0|cpu|Add1~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add1~21\, u0|cpu_0|cpu|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add1~17\, u0|cpu_0|cpu|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add1~13\, u0|cpu_0|cpu|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add1~9\, u0|cpu_0|cpu|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add1~5\, u0|cpu_0|cpu|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[14]~10\, u0|cpu_0|cpu|F_pc_nxt[14]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[14]\, u0|cpu_0|cpu|E_extra_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[14]~0\, u0|cpu_0|cpu|M_pipe_flush_waddr[14]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[14]\, u0|cpu_0|cpu|M_pipe_flush_waddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[16]~feeder\, u0|cpu_0|cpu|M_target_pcb[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[16]\, u0|cpu_0|cpu|M_target_pcb[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[13]~feeder\, u0|cpu_0|cpu|E_pc[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[13]~DUPLICATE\, u0|cpu_0|cpu|E_pc[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[12]~feeder\, u0|cpu_0|cpu|E_pc[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[12]\, u0|cpu_0|cpu|E_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[11]\, u0|cpu_0|cpu|E_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[10]\, u0|cpu_0|cpu|E_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[8]~feeder\, u0|cpu_0|cpu|E_pc[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[8]\, u0|cpu_0|cpu|E_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~17\, u0|cpu_0|cpu|Add7~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~25\, u0|cpu_0|cpu|Add7~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~33\, u0|cpu_0|cpu|Add7~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~41\, u0|cpu_0|cpu|Add7~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~49\, u0|cpu_0|cpu|Add7~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~57\, u0|cpu_0|cpu|Add7~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~1\, u0|cpu_0|cpu|Add7~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[14]\, u0|cpu_0|cpu|M_pc_plus_one[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[14]\, u0|cpu_0|cpu|M_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~15\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[14]\, u0|cpu_0|cpu|A_pipe_flush_waddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[14]~11\, u0|cpu_0|cpu|F_pc_nxt[14]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[14]\, u0|cpu_0|cpu|F_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[14]\, u0|cpu_0|cpu|D_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[14]\, u0|cpu_0|cpu|E_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add7~9\, u0|cpu_0|cpu|Add7~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[15]\, u0|cpu_0|cpu|M_pc_plus_one[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[17]\, u0|cpu_0|cpu|M_target_pcb[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~11\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[15]\, u0|cpu_0|cpu|A_pipe_flush_waddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[15]\, u0|cpu_0|cpu|D_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[15]~2\, u0|cpu_0|cpu|F_pc_nxt[15]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[15]~feeder\, u0|cpu_0|cpu|M_pipe_flush_waddr[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[15]\, u0|cpu_0|cpu|M_pipe_flush_waddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[15]~3\, u0|cpu_0|cpu|F_pc_nxt[15]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[15]\, u0|cpu_0|cpu|F_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add3~45\, u0|cpu_0|cpu|Add3~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[15]\, u0|cpu_0|cpu|D_pc_plus_one[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add1~1\, u0|cpu_0|cpu|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[15]\, u0|cpu_0|cpu|E_extra_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[17]~12\, u0|cpu_0|cpu|E_alu_result[17]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[17]\, u0|cpu_0|cpu|E_alu_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[17]\, u0|cpu_0|cpu|M_alu_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[17]~5\, u0|cpu_0|cpu|D_src1_reg[17]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[17]\, u0|cpu_0|cpu|E_src1[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[17]~36\, u0|cpu_0|cpu|D_src2[17]~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[17]~37\, u0|cpu_0|cpu|D_src2[17]~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[17]~9\, u0|cpu_0|cpu|D_src2[17]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[17]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[17]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_s1[14]\, u0|cpu_0|cpu|A_mul_s1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[30]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[30]\, u0|cpu_0|cpu|A_slow_inst_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[18]~21\, u0|cpu_0|cpu|E_rot_step1[18]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[22]~18\, u0|cpu_0|cpu|E_rot_step1[22]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[22]\, u0|cpu_0|cpu|M_rot_prestep2[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[10]~23\, u0|cpu_0|cpu|E_rot_step1[10]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[14]\, u0|cpu_0|cpu|M_rot_prestep2[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[26]~19\, u0|cpu_0|cpu|E_rot_step1[26]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[30]~16\, u0|cpu_0|cpu|E_rot_step1[30]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[30]\, u0|cpu_0|cpu|M_rot_prestep2[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[6]~24\, u0|cpu_0|cpu|M_rot[6]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~24\, u0|cpu_0|cpu|A_shift_rot_result~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[30]\, u0|cpu_0|cpu|A_shift_rot_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[30]~67\, u0|cpu_0|cpu|A_wr_data_unfiltered[30]~67, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[30]~feeder\, u0|cpu_0|cpu|A_inst_result[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[30]\, u0|cpu_0|cpu|A_inst_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[30]~68\, u0|cpu_0|cpu|A_wr_data_unfiltered[30]~68, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[30]~69\, u0|cpu_0|cpu|A_wr_data_unfiltered[30]~69, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[30]\, u0|cpu_0|cpu|W_wr_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[30]~23\, u0|cpu_0|cpu|D_src1_reg[30]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[30]\, u0|cpu_0|cpu|E_src1[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[31]~24\, u0|cpu_0|cpu|E_rot_step1[31]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[3]\, u0|cpu_0|cpu|M_rot_prestep2[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[23]~26\, u0|cpu_0|cpu|E_rot_step1[23]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[27]\, u0|cpu_0|cpu|M_rot_prestep2[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[3]~21\, u0|cpu_0|cpu|M_rot[3]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~21\, u0|cpu_0|cpu|A_shift_rot_result~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[27]\, u0|cpu_0|cpu|A_shift_rot_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[27]~58\, u0|cpu_0|cpu|A_wr_data_unfiltered[27]~58, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[27]~feeder\, u0|cpu_0|cpu|A_inst_result[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[27]\, u0|cpu_0|cpu|A_inst_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[27]~59\, u0|cpu_0|cpu|A_wr_data_unfiltered[27]~59, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[27]~60\, u0|cpu_0|cpu|A_wr_data_unfiltered[27]~60, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~93\, u0|cpu_0|cpu|D_src2_reg[27]~93, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~78\, u0|cpu_0|cpu|D_src2_reg[27]~78, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[27]\, u0|cpu_0|cpu|E_src2_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~29\, u0|cpu_0|cpu|E_alu_result~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[9]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[9]~feeder\, u0|cpu_0|cpu|E_extra_pc[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[9]\, u0|cpu_0|cpu|D_pc_plus_one[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[9]~DUPLICATE\, u0|cpu_0|cpu|E_extra_pc[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[11]\, u0|cpu_0|cpu|E_alu_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[11]\, u0|cpu_0|cpu|M_alu_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[11]~69\, u0|cpu_0|cpu|D_src2_reg[11]~69, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[11]~70\, u0|cpu_0|cpu|D_src2_reg[11]~70, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[11]\, u0|cpu_0|cpu|E_src2_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[27]~4\, u0|cpu_0|cpu|E_st_data[27]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[3]\, u0|cpu_0|cpu|E_src2_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[27]\, u0|cpu_0|cpu|M_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[27]~23\, u0|cpu_0|cpu|d_writedata_nxt[27]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[27]\, u0|cpu_0|cpu|d_writedata[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21\, u0|mm_interconnect_0|cmd_mux_003|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[27]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[27]~20\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[27]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[26]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[26]\, u0|mailbox_simple_0|pointer_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~11\, u0|mailbox_simple_0|snd_int_readdata~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[26]~68\, u0|perf_count_0|read_mux_out[26]~68, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[26]~69\, u0|perf_count_0|read_mux_out[26]~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[26]~67\, u0|perf_count_0|read_mux_out[26]~67, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[26]~66\, u0|perf_count_0|read_mux_out[26]~66, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[26]~70\, u0|perf_count_0|read_mux_out[26]~70, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[26]~71\, u0|perf_count_0|read_mux_out[26]~71, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[26]\, u0|perf_count_0|read_mux_out[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[26]\, u0|perf_count_0|readdata[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12\, u0|mm_interconnect_0|rsp_mux|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13\, u0|mm_interconnect_0|rsp_mux|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14\, u0|mm_interconnect_0|rsp_mux|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[26]\, u0|cpu_0|cpu|d_readdata_d1[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[26]\, u0|cpu_0|cpu|A_dc_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[26]~16\, u0|cpu_0|cpu|dc_data_wr_port_data[26]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[24]~feeder\, u0|cpu_0|cpu|A_inst_result[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[24]\, u0|cpu_0|cpu|A_inst_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[24]~23\, u0|cpu_0|cpu|A_wr_data_unfiltered[24]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[24]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[24]\, u0|cpu_0|cpu|A_slow_inst_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[0]\, u0|cpu_0|cpu|M_rot_prestep2[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[24]\, u0|cpu_0|cpu|M_rot_prestep2[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[16]\, u0|cpu_0|cpu|M_rot_prestep2[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[8]\, u0|cpu_0|cpu|M_rot_prestep2[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[0]~9\, u0|cpu_0|cpu|M_rot[0]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[0]~0\, u0|cpu_0|cpu|E_rot_mask[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[0]\, u0|cpu_0|cpu|M_rot_mask[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~9\, u0|cpu_0|cpu|A_shift_rot_result~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[24]\, u0|cpu_0|cpu|A_shift_rot_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[24]~22\, u0|cpu_0|cpu|A_wr_data_unfiltered[24]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[24]~24\, u0|cpu_0|cpu|A_wr_data_unfiltered[24]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[26]~51\, u0|cpu_0|cpu|D_src2_reg[26]~51, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[26]~23\, u0|cpu_0|cpu|D_src2[26]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[26]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[26]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[26]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[26]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[26]~92\, u0|cpu_0|cpu|D_src2_reg[26]~92, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[26]~76\, u0|cpu_0|cpu|D_src2_reg[26]~76, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[26]\, u0|cpu_0|cpu|E_src2_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[26]~3\, u0|cpu_0|cpu|E_st_data[26]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[26]\, u0|cpu_0|cpu|M_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[26]\, u0|cpu_0|cpu|A_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[26]~21\, u0|cpu_0|cpu|d_writedata_nxt[26]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[26]\, u0|cpu_0|cpu|d_writedata[26], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[26]\, u0|mailbox_simple_0|command_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[26]~DUPLICATE\, u0|mailbox_simple_0|pointer_reg[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~11\, u0|mailbox_simple_0|rcv_int_readdata~11, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[26]\, u0|mailbox_simple_0|readdata_with_waitstate[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~11\, u0|mm_interconnect_0|cmd_mux_012|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a58\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a58, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[26]~67\, u0|perf_count_1|read_mux_out[26]~67, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[26]~69\, u0|perf_count_1|read_mux_out[26]~69, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[26]~DUPLICATE\, u0|perf_count_1|time_counter_1[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[26]~66\, u0|perf_count_1|read_mux_out[26]~66, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[26]\, u0|perf_count_1|event_counter_3[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[26]~68\, u0|perf_count_1|read_mux_out[26]~68, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[26]~70\, u0|perf_count_1|read_mux_out[26]~70, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[26]\, u0|perf_count_1|event_counter_1[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[26]~71\, u0|perf_count_1|read_mux_out[26]~71, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[26]\, u0|perf_count_1|read_mux_out[26], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[26]\, u0|perf_count_1|readdata[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[26]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[26]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~31\, u0|mm_interconnect_0|rsp_mux_001|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a26\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~58\, u0|mm_interconnect_0|rsp_mux_001|src_payload~58, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[26]\, u0|cpu_1|cpu|d_readdata_d1[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[26]~DUPLICATE\, u0|cpu_1|cpu|M_st_data[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[26]\, u0|cpu_1|cpu|A_dc_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[26]~16\, u0|cpu_1|cpu|dc_data_wr_port_data[26]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[12]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[12]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[27]~23\, u0|cpu_1|cpu|d_writedata_nxt[27]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[27]\, u0|cpu_1|cpu|d_writedata[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~15\, u0|mm_interconnect_0|cmd_mux_012|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a59\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a59, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[27]~12\, u0|mm_interconnect_0|rsp_mux_002|src_data[27]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[27]\, u0|cpu_1|cpu|i_readdata_d1[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[28]~10\, u0|mm_interconnect_0|rsp_mux_002|src_data[28]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[28]\, u0|cpu_1|cpu|i_readdata_d1[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~23\, u0|mm_interconnect_0|cmd_mux_012|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a61\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[29]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[29]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a29\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[29]~13\, u0|mm_interconnect_0|rsp_mux_002|src_data[29]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[29]\, u0|cpu_1|cpu|i_readdata_d1[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[30]~11\, u0|mm_interconnect_0|rsp_mux_002|src_data[30]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[30]\, u0|cpu_1|cpu|i_readdata_d1[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~31\, u0|mm_interconnect_0|cmd_mux_012|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a31\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a31, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a63\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a63, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[31]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[31]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[31]~14\, u0|mm_interconnect_0|rsp_mux_002|src_data[31]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[31]\, u0|cpu_1|cpu|i_readdata_d1[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[31]\, u0|cpu_1|cpu|D_iw[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_a_rd_port_addr[4]~4\, u0|cpu_1|cpu|rf_a_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[1]~2\, u0|cpu_1|cpu|E_logic_result[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[1]\, u0|cpu_1|cpu|E_alu_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[1]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[1]~2\, u0|cpu_1|cpu|D_src1_reg[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[1]\, u0|cpu_1|cpu|E_src1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[4]~6\, u0|cpu_1|cpu|E_rot_step1[4]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[8]\, u0|cpu_1|cpu|M_rot_prestep2[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[0]~28\, u0|cpu_1|cpu|M_rot[0]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~28\, u0|cpu_1|cpu|A_shift_rot_result~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[8]\, u0|cpu_1|cpu|A_shift_rot_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[8]\, u0|cpu_1|cpu|M_alu_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[6]\, u0|cpu_1|cpu|M_pc_plus_one[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[8]~2\, u0|cpu_1|cpu|M_inst_result[8]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[8]\, u0|cpu_1|cpu|A_inst_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[8]~75\, u0|cpu_1|cpu|A_wr_data_unfiltered[8]~75, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~7\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[8]\, u0|cpu_1|cpu|A_slow_inst_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[8]\, u0|cpu_1|cpu|A_mul_cell_p1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[8]~76\, u0|cpu_1|cpu|A_wr_data_unfiltered[8]~76, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[26]~54\, u0|cpu_1|cpu|D_src2_reg[26]~54, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[26]~19\, u0|cpu_1|cpu|D_src2[26]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[26]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[26]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[26]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[26]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~20\, u0|cpu_1|cpu|E_alu_result~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[26]\, u0|cpu_1|cpu|E_alu_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[26]\, u0|cpu_1|cpu|M_alu_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[26]~55\, u0|cpu_1|cpu|D_src2_reg[26]~55, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[26]~94\, u0|cpu_1|cpu|D_src2_reg[26]~94, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[26]~78\, u0|cpu_1|cpu|D_src2_reg[26]~78, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[26]\, u0|cpu_1|cpu|E_src2_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[26]~3\, u0|cpu_1|cpu|E_st_data[26]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[26]\, u0|cpu_1|cpu|M_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[26]\, u0|cpu_1|cpu|A_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[26]~21\, u0|cpu_1|cpu|d_writedata_nxt[26]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[26]\, u0|cpu_1|cpu|d_writedata[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~19\, u0|mm_interconnect_0|cmd_mux_011|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[26]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[26]~18\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[26]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[25]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[57]~DUPLICATE\, u0|perf_count_1|time_counter_1[57]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[25]~42\, u0|perf_count_1|read_mux_out[25]~42, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[25]~44\, u0|perf_count_1|read_mux_out[25]~44, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[25]~45\, u0|perf_count_1|read_mux_out[25]~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[25]~DUPLICATE\, u0|perf_count_1|time_counter_0[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[25]~46\, u0|perf_count_1|read_mux_out[25]~46, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[25]~47\, u0|perf_count_1|read_mux_out[25]~47, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[25]~DUPLICATE\, u0|perf_count_1|time_counter_2[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[25]~43\, u0|perf_count_1|read_mux_out[25]~43, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[25]\, u0|perf_count_1|read_mux_out[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[25]\, u0|perf_count_1|readdata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~30\, u0|mm_interconnect_0|rsp_mux_001|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~7\, u0|mm_interconnect_0|cmd_mux_012|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a57\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a57, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[25]~feeder\, u0|mailbox_simple_0|pointer_reg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[25]\, u0|mailbox_simple_0|pointer_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[25]\, u0|mailbox_simple_0|command_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~7\, u0|mailbox_simple_0|rcv_int_readdata~7, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[25]\, u0|mailbox_simple_0|readdata_with_waitstate[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a25\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~62\, u0|mm_interconnect_0|rsp_mux_001|src_payload~62, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[25]\, u0|cpu_1|cpu|d_readdata_d1[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[25]\, u0|cpu_1|cpu|A_slow_inst_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[1]~26\, u0|cpu_1|cpu|M_rot[1]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~26\, u0|cpu_1|cpu|A_shift_rot_result~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[25]\, u0|cpu_1|cpu|A_shift_rot_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[25]~69\, u0|cpu_1|cpu|A_wr_data_unfiltered[25]~69, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[25]~70\, u0|cpu_1|cpu|A_wr_data_unfiltered[25]~70, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[25]~71\, u0|cpu_1|cpu|A_wr_data_unfiltered[25]~71, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[25]\, u0|cpu_1|cpu|W_wr_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[25]~65\, u0|cpu_1|cpu|D_src2_reg[25]~65, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[25]~93\, u0|cpu_1|cpu|D_src2_reg[25]~93, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[25]~76\, u0|cpu_1|cpu|D_src2_reg[25]~76, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[25]\, u0|cpu_1|cpu|E_src2_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[25]~2\, u0|cpu_1|cpu|E_st_data[25]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[25]\, u0|cpu_1|cpu|M_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[25]\, u0|cpu_1|cpu|A_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[25]~19\, u0|cpu_1|cpu|d_writedata_nxt[25]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[25]\, u0|cpu_1|cpu|d_writedata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[25]\, u0|mm_interconnect_0|cmd_mux_005|src_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[9]\, u0|mutex_0|mutex_owner[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[25]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[25]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[25]~DUPLICATE\, u0|perf_count_0|event_counter_2[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[25]~44\, u0|perf_count_0|read_mux_out[25]~44, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[25]~DUPLICATE\, u0|perf_count_0|time_counter_2[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[25]~43\, u0|perf_count_0|read_mux_out[25]~43, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[57]~DUPLICATE\, u0|perf_count_0|time_counter_3[57]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[25]~DUPLICATE\, u0|perf_count_0|time_counter_3[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[25]~45\, u0|perf_count_0|read_mux_out[25]~45, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[25]~DUPLICATE\, u0|perf_count_0|event_counter_0[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[57]~DUPLICATE\, u0|perf_count_0|time_counter_0[57]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[25]~DUPLICATE\, u0|perf_count_0|time_counter_0[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[25]~46\, u0|perf_count_0|read_mux_out[25]~46, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[25]~47\, u0|perf_count_0|read_mux_out[25]~47, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[25]~DUPLICATE\, u0|perf_count_0|time_counter_1[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[25]~42\, u0|perf_count_0|read_mux_out[25]~42, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[25]\, u0|perf_count_0|read_mux_out[25], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[25]\, u0|perf_count_0|readdata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~7\, u0|mailbox_simple_0|snd_int_readdata~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8\, u0|mm_interconnect_0|rsp_mux|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9\, u0|mm_interconnect_0|rsp_mux|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10\, u0|mm_interconnect_0|rsp_mux|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[25]\, u0|cpu_0|cpu|d_readdata_d1[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[25]\, u0|cpu_0|cpu|A_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[25]\, u0|cpu_0|cpu|A_dc_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[25]~13\, u0|cpu_0|cpu|dc_data_wr_port_data[25]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[26]~feeder\, u0|cpu_0|cpu|A_inst_result[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[26]\, u0|cpu_0|cpu|A_inst_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[26]~62\, u0|cpu_0|cpu|A_wr_data_unfiltered[26]~62, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[2]~2\, u0|cpu_0|cpu|E_rot_mask[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[2]\, u0|cpu_0|cpu|M_rot_mask[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[2]\, u0|cpu_0|cpu|M_rot_prestep2[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[26]\, u0|cpu_0|cpu|M_rot_prestep2[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[6]~22\, u0|cpu_0|cpu|E_rot_step1[6]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[10]\, u0|cpu_0|cpu|M_rot_prestep2[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[2]~22\, u0|cpu_0|cpu|M_rot[2]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~22\, u0|cpu_0|cpu|A_shift_rot_result~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[26]\, u0|cpu_0|cpu|A_shift_rot_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[26]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[26]\, u0|cpu_0|cpu|A_slow_inst_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[26]~61\, u0|cpu_0|cpu|A_wr_data_unfiltered[26]~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[26]~63\, u0|cpu_0|cpu|A_wr_data_unfiltered[26]~63, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[26]~21\, u0|cpu_0|cpu|D_src1_reg[26]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[26]\, u0|cpu_0|cpu|E_src1[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[27]~27\, u0|cpu_0|cpu|E_rot_step1[27]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[31]\, u0|cpu_0|cpu|M_rot_prestep2[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[7]~10\, u0|cpu_0|cpu|M_rot[7]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~10\, u0|cpu_0|cpu|A_shift_rot_result~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[23]\, u0|cpu_0|cpu|A_shift_rot_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[23]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[23]\, u0|cpu_0|cpu|A_slow_inst_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[23]~25\, u0|cpu_0|cpu|A_wr_data_unfiltered[23]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[23]~feeder\, u0|cpu_0|cpu|A_inst_result[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[23]\, u0|cpu_0|cpu|A_inst_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[23]~26\, u0|cpu_0|cpu|A_wr_data_unfiltered[23]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[23]~27\, u0|cpu_0|cpu|A_wr_data_unfiltered[23]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[0]\, u0|cpu_0|cpu|W_wr_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~12\, u0|cpu_0|cpu|Equal337~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~13\, u0|cpu_0|cpu|Equal337~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~11\, u0|cpu_0|cpu|Equal337~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~14\, u0|cpu_0|cpu|Equal337~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~15\, u0|cpu_0|cpu|Equal337~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~10\, u0|cpu_0|cpu|Equal337~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~1\, u0|cpu_0|cpu|Equal337~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~0\, u0|cpu_0|cpu|Equal337~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~2\, u0|cpu_0|cpu|Equal337~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~5\, u0|cpu_0|cpu|Equal337~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~7\, u0|cpu_0|cpu|Equal337~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~3\, u0|cpu_0|cpu|Equal337~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~8\, u0|cpu_0|cpu|Equal337~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~4\, u0|cpu_0|cpu|Equal337~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~21\, u0|cpu_0|cpu|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[5]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[5]~feeder\, u0|cpu_0|cpu|E_extra_pc[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[5]\, u0|cpu_0|cpu|D_pc_plus_one[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[5]\, u0|cpu_0|cpu|E_extra_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~7\, u0|cpu_0|cpu|E_alu_result~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[7]\, u0|cpu_0|cpu|E_alu_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[7]\, u0|cpu_0|cpu|E_src1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~6\, u0|cpu_0|cpu|Equal337~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal337~9\, u0|cpu_0|cpu|Equal337~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_compare_op[0]~0\, u0|cpu_0|cpu|D_compare_op[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_compare_op[0]\, u0|cpu_0|cpu|E_compare_op[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_compare_op[1]~1\, u0|cpu_0|cpu|D_compare_op[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_compare_op[1]\, u0|cpu_0|cpu|E_compare_op[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_br_result~0\, u0|cpu_0|cpu|E_br_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_compare_op[1]~DUPLICATE\, u0|cpu_0|cpu|E_compare_op[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_compare_op[0]~DUPLICATE\, u0|cpu_0|cpu|E_compare_op[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_br_result~1\, u0|cpu_0|cpu|E_br_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~1\, u0|cpu_0|cpu|Add9~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~77\, u0|cpu_0|cpu|Add9~77, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[0]~6\, u0|cpu_0|cpu|E_logic_result[0]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[0]~1\, u0|cpu_0|cpu|E_alu_result[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[0]\, u0|cpu_0|cpu|E_alu_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[0]\, u0|cpu_0|cpu|M_alu_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[0]~11\, u0|cpu_0|cpu|D_src1_reg[0]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[0]\, u0|cpu_0|cpu|E_src1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[2]~17\, u0|cpu_0|cpu|E_rot_step1[2]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[6]\, u0|cpu_0|cpu|M_rot_prestep2[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[6]~11\, u0|cpu_0|cpu|M_rot[6]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~11\, u0|cpu_0|cpu|A_shift_rot_result~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[22]\, u0|cpu_0|cpu|A_shift_rot_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[22]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[22]\, u0|cpu_0|cpu|A_slow_inst_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[22]~29\, u0|cpu_0|cpu|A_wr_data_unfiltered[22]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[22]~32\, u0|cpu_0|cpu|A_wr_data_unfiltered[22]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[20]~79\, u0|cpu_0|cpu|D_src2_reg[20]~79, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[20]\, u0|cpu_0|cpu|E_src2_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[20]\, u0|cpu_0|cpu|M_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[20]~24\, u0|cpu_0|cpu|d_writedata_nxt[20]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[20]\, u0|cpu_0|cpu|d_writedata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6\, u0|mm_interconnect_0|cmd_mux_003|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[20]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[20]~4\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[20]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[19]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[19]~5\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[19]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[21]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[18]~33\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[18]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[18]~12\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[18]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[18]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10\, u0|mm_interconnect_0|cmd_mux_003|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[18]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[18]~9\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[18]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[17]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[17]~10\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[17]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[7]~30\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[7]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~39\, u0|mm_interconnect_0|rsp_mux|src_data[6]~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~40\, u0|mm_interconnect_0|rsp_mux|src_data[6]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[6]\, u0|cpu_0|cpu|d_readdata_d1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[6]~6\, u0|cpu_0|cpu|dc_data_wr_port_data[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal215~0\, u0|cpu_0|cpu|Equal215~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0\, u0|cpu_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_data_ram_ld_align_sign_bit_16_hi\, u0|cpu_0|cpu|M_data_ram_ld_align_sign_bit_16_hi, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_data_ram_ld_align_sign_bit~0\, u0|cpu_0|cpu|M_data_ram_ld_align_sign_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_data_ram_ld_align_sign_bit~feeder\, u0|cpu_0|cpu|A_data_ram_ld_align_sign_bit~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_data_ram_ld_align_sign_bit\, u0|cpu_0|cpu|A_data_ram_ld_align_sign_bit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[21]~40\, u0|cpu_0|cpu|A_wr_data_unfiltered[21]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[21]~42\, u0|cpu_0|cpu|A_wr_data_unfiltered[21]~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[20]~7\, u0|cpu_0|cpu|D_src1_reg[20]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[20]~DUPLICATE\, u0|cpu_0|cpu|E_src1[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[20]~2\, u0|cpu_0|cpu|E_rot_step1[20]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[20]\, u0|cpu_0|cpu|M_rot_prestep2[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[4]~15\, u0|cpu_0|cpu|M_rot[4]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~15\, u0|cpu_0|cpu|A_shift_rot_result~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[20]\, u0|cpu_0|cpu|A_shift_rot_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[20]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[20]\, u0|cpu_0|cpu|A_slow_inst_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[20]~43\, u0|cpu_0|cpu|A_wr_data_unfiltered[20]~43, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[20]~46\, u0|cpu_0|cpu|A_wr_data_unfiltered[20]~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[15]~18\, u0|cpu_0|cpu|D_src1_reg[15]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[15]\, u0|cpu_0|cpu|E_src1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~18\, u0|cpu_0|cpu|E_alu_result~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[15]\, u0|cpu_0|cpu|E_alu_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[15]~45\, u0|cpu_0|cpu|D_src2_reg[15]~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[15]~46\, u0|cpu_0|cpu|D_src2_reg[15]~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[15]\, u0|cpu_0|cpu|E_src2_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[15]\, u0|cpu_0|cpu|M_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[15]\, u0|cpu_0|cpu|A_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[15]\, u0|cpu_0|cpu|A_dc_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[15]~30\, u0|cpu_0|cpu|dc_data_wr_port_data[15]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[10]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[6]~6\, u0|cpu_0|cpu|d_writedata_nxt[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[6]\, u0|cpu_0|cpu|d_writedata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27\, u0|mm_interconnect_0|cmd_mux_003|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[6]~26\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[6]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5]~14\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5]~15\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[5]~23\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[5]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~25\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[4]~29\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[4]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[4]~13\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[4]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~28\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[5]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~26\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~27\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~6\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[16]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~37\, u0|mm_interconnect_0|rsp_mux|src_payload~37, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3\, u0|mm_interconnect_0|rsp_mux|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[16]\, u0|cpu_0|cpu|d_readdata_d1[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[16]\, u0|cpu_0|cpu|A_slow_inst_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[0]~18\, u0|cpu_0|cpu|M_rot[0]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~18\, u0|cpu_0|cpu|A_shift_rot_result~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[16]\, u0|cpu_0|cpu|A_shift_rot_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[16]~52\, u0|cpu_0|cpu|A_wr_data_unfiltered[16]~52, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[16]~1\, u0|cpu_0|cpu|M_inst_result[16]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[7]~0\, u0|cpu_0|cpu|A_inst_result[7]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[16]\, u0|cpu_0|cpu|A_inst_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[16]~51\, u0|cpu_0|cpu|A_wr_data_unfiltered[16]~51, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[16]~53\, u0|cpu_0|cpu|A_wr_data_unfiltered[16]~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[14]~19\, u0|cpu_0|cpu|D_src1_reg[14]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[14]~DUPLICATE\, u0|cpu_0|cpu|E_src1[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[14]\, u0|cpu_0|cpu|E_src1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~19\, u0|cpu_0|cpu|E_alu_result~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[14]\, u0|cpu_0|cpu|E_alu_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[14]\, u0|cpu_0|cpu|M_alu_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[14]~47\, u0|cpu_0|cpu|D_src2_reg[14]~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[14]~48\, u0|cpu_0|cpu|D_src2_reg[14]~48, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[14]\, u0|cpu_0|cpu|E_src2[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[9]~feeder\, u0|cpu_0|cpu|A_mul_cell_p3[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p3[9]\, u0|cpu_0|cpu|A_mul_cell_p3[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[25]~feeder\, u0|cpu_0|cpu|A_inst_result[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[25]\, u0|cpu_0|cpu|A_inst_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[25]~20\, u0|cpu_0|cpu|A_wr_data_unfiltered[25]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[25]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[25]\, u0|cpu_0|cpu|A_slow_inst_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[25]\, u0|cpu_0|cpu|M_rot_prestep2[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[9]\, u0|cpu_0|cpu|M_rot_prestep2[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[17]\, u0|cpu_0|cpu|M_rot_prestep2[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[1]\, u0|cpu_0|cpu|M_rot_prestep2[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[1]~8\, u0|cpu_0|cpu|M_rot[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[1]~1\, u0|cpu_0|cpu|E_rot_mask[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[1]\, u0|cpu_0|cpu|M_rot_mask[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~8\, u0|cpu_0|cpu|A_shift_rot_result~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[25]\, u0|cpu_0|cpu|A_shift_rot_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[25]~19\, u0|cpu_0|cpu|A_wr_data_unfiltered[25]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[25]~21\, u0|cpu_0|cpu|A_wr_data_unfiltered[25]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[25]~0\, u0|cpu_0|cpu|D_src1_reg[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[25]\, u0|cpu_0|cpu|E_src1[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[25]~91\, u0|cpu_0|cpu|D_src2_reg[25]~91, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[25]~74\, u0|cpu_0|cpu|D_src2_reg[25]~74, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[25]\, u0|cpu_0|cpu|E_src2_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[25]~2\, u0|cpu_0|cpu|E_st_data[25]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[1]\, u0|cpu_0|cpu|E_src2_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[25]\, u0|cpu_0|cpu|M_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[25]~19\, u0|cpu_0|cpu|d_writedata_nxt[25]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[25]\, u0|cpu_0|cpu|d_writedata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17\, u0|mm_interconnect_0|cmd_mux_003|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[25]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[25]~16\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[25]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[24]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[24]~12\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[24]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[14]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28\, u0|mm_interconnect_0|cmd_mux_003|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[14]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[14]~27\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[14]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[27]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[27]~12\, u0|mm_interconnect_0|rsp_mux_003|src_data[27]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[27]\, u0|cpu_0|cpu|i_readdata_d1[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[28]~10\, u0|mm_interconnect_0|rsp_mux_003|src_data[28]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[28]\, u0|cpu_0|cpu|i_readdata_d1[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[29]~13\, u0|mm_interconnect_0|rsp_mux_003|src_data[29]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[29]\, u0|cpu_0|cpu|i_readdata_d1[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~27\, u0|mm_interconnect_0|cmd_mux_004|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[30]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[30]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[30]~11\, u0|mm_interconnect_0|rsp_mux_003|src_data[30]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[30]\, u0|cpu_0|cpu|i_readdata_d1[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~31\, u0|mm_interconnect_0|cmd_mux_004|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[31]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[31]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[31]~14\, u0|mm_interconnect_0|rsp_mux_003|src_data[31]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[31]\, u0|cpu_0|cpu|i_readdata_d1[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_a_rd_port_addr[4]~4\, u0|cpu_0|cpu|rf_a_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[11]~31\, u0|cpu_0|cpu|D_src1_reg[11]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[11]\, u0|cpu_0|cpu|E_src1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[14]~20\, u0|cpu_0|cpu|E_rot_step1[14]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[18]\, u0|cpu_0|cpu|M_rot_prestep2[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[2]~28\, u0|cpu_0|cpu|M_rot[2]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~28\, u0|cpu_0|cpu|A_shift_rot_result~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[18]\, u0|cpu_0|cpu|A_shift_rot_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[18]~feeder\, u0|cpu_0|cpu|A_slow_inst_result[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[18]\, u0|cpu_0|cpu|A_slow_inst_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[18]~78\, u0|cpu_0|cpu|A_wr_data_unfiltered[18]~78, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_ld_signed\, u0|cpu_0|cpu|A_ctrl_ld_signed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[18]~79\, u0|cpu_0|cpu|A_wr_data_unfiltered[18]~79, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[18]~80\, u0|cpu_0|cpu|A_wr_data_unfiltered[18]~80, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[18]\, u0|cpu_0|cpu|W_wr_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[18]~63\, u0|cpu_0|cpu|D_src2_reg[18]~63, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[8]\, u0|cpu_0|cpu|D_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[18]~38\, u0|cpu_0|cpu|D_src2[18]~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[18]~39\, u0|cpu_0|cpu|D_src2[18]~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[18]~32\, u0|cpu_0|cpu|D_src2[18]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[18]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[18]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[18]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[18]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[18]~11\, u0|cpu_0|cpu|E_logic_result[18]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[18]\, u0|cpu_0|cpu|E_alu_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[18]\, u0|cpu_0|cpu|M_alu_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[18]~27\, u0|cpu_0|cpu|D_src1_reg[18]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[18]\, u0|cpu_0|cpu|E_src1[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[19]~29\, u0|cpu_0|cpu|E_rot_step1[19]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[23]\, u0|cpu_0|cpu|M_rot_prestep2[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[7]~19\, u0|cpu_0|cpu|M_rot[7]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~19\, u0|cpu_0|cpu|A_shift_rot_result~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[15]\, u0|cpu_0|cpu|A_shift_rot_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[13]\, u0|cpu_0|cpu|M_pc_plus_one[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[15]~17\, u0|cpu_0|cpu|M_inst_result[15]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[15]\, u0|cpu_0|cpu|A_inst_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[15]~54\, u0|cpu_0|cpu|A_wr_data_unfiltered[15]~54, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~2\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[15]\, u0|cpu_0|cpu|A_slow_inst_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[15]\, u0|cpu_0|cpu|A_mul_cell_p1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[15]~55\, u0|cpu_0|cpu|A_wr_data_unfiltered[15]~55, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[24]~90\, u0|cpu_0|cpu|D_src2_reg[24]~90, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[24]~72\, u0|cpu_0|cpu|D_src2_reg[24]~72, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[24]\, u0|cpu_0|cpu|E_src2_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[24]~1\, u0|cpu_0|cpu|E_st_data[24]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[24]\, u0|cpu_0|cpu|M_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[24]~10\, u0|cpu_0|cpu|d_writedata_nxt[24]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[24]\, u0|cpu_0|cpu|d_writedata[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[24]\, u0|mm_interconnect_0|cmd_mux_005|src_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[8]\, u0|mutex_0|mutex_owner[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~25\, u0|mm_interconnect_0|rsp_mux_001|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~3\, u0|mm_interconnect_0|cmd_mux_012|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a56\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a56, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~3\, u0|mailbox_simple_0|rcv_int_readdata~3, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[24]\, u0|mailbox_simple_0|readdata_with_waitstate[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~66\, u0|mm_interconnect_0|rsp_mux_001|src_payload~66, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[24]\, u0|cpu_1|cpu|d_readdata_d1[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[24]~92\, u0|cpu_1|cpu|D_src2_reg[24]~92, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[24]~74\, u0|cpu_1|cpu|D_src2_reg[24]~74, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[24]\, u0|cpu_1|cpu|E_src2_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[8]\, u0|cpu_1|cpu|E_src2_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[24]~1\, u0|cpu_1|cpu|E_st_data[24]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[24]\, u0|cpu_1|cpu|M_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[24]\, u0|cpu_1|cpu|A_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[24]\, u0|cpu_1|cpu|A_dc_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[24]~10\, u0|cpu_1|cpu|dc_data_wr_port_data[24]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[11]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[24]~10\, u0|cpu_1|cpu|d_writedata_nxt[24]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[24]\, u0|cpu_1|cpu|d_writedata[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~13\, u0|mm_interconnect_0|cmd_mux_011|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[24]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[24]~12\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[24]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[15]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|rvalid~0\, u0|jtag_uart_1|rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|rvalid\, u0|jtag_uart_1|rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~54\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~54, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~47\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[15]\, u0|cpu_1|cpu|d_readdata_d1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[15]\, u0|cpu_1|cpu|A_dc_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[15]~30\, u0|cpu_1|cpu|dc_data_wr_port_data[15]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[9]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[9]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[15]~15\, u0|cpu_1|cpu|d_writedata_nxt[15]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[15]\, u0|cpu_1|cpu|d_writedata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~32\, u0|mm_interconnect_0|cmd_mux_011|src_payload~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[15]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[15]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[15]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[15]~31\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[15]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[9]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[9]~feeder\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[9]\, u0|timer_1|counter_snapshot[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[25]~3\, u0|timer_1|counter_snapshot[25]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[25]\, u0|timer_1|counter_snapshot[25], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[9]\, u0|timer_1|period_l_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[9]~48\, u0|timer_1|read_mux_out[9]~48, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[9]\, u0|timer_1|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~56\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~56, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~11\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[9]\, u0|cpu_1|cpu|d_readdata_d1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[9]\, u0|cpu_1|cpu|A_dc_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[9]\, u0|cpu_1|cpu|A_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[9]~12\, u0|cpu_1|cpu|dc_data_wr_port_data[9]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[8]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[6]~6\, u0|cpu_1|cpu|d_writedata_nxt[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[6]\, u0|cpu_1|cpu|d_writedata[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|state~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read2\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|read2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~1\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|rd_wfifo\, u0|jtag_uart_1|rd_wfifo, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\, u0|jtag_uart_1|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|fifo_wr~0\, u0|jtag_uart_1|fifo_wr~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|fifo_wr\, u0|jtag_uart_1|fifo_wr, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~24\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~24, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[4]~DUPLICATE\, u0|mailbox_simple_0|command_reg[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~16\, u0|mailbox_simple_0|rcv_int_readdata~16, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[4]\, u0|mailbox_simple_0|readdata_with_waitstate[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~25\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~25, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[20]~DUPLICATE\, u0|timer_1|internal_counter[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[20]~7\, u0|timer_1|counter_snapshot[20]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[20]\, u0|timer_1|counter_snapshot[20], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[4]~8\, u0|timer_1|counter_snapshot[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[4]\, u0|timer_1|counter_snapshot[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[4]~36\, u0|timer_1|read_mux_out[4]~36, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[4]\, u0|timer_1|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[36]~DUPLICATE\, u0|perf_count_1|time_counter_0[36]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[4]~100\, u0|perf_count_1|read_mux_out[4]~100, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[4]~101\, u0|perf_count_1|read_mux_out[4]~101, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[4]~99\, u0|perf_count_1|read_mux_out[4]~99, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[4]~98\, u0|perf_count_1|read_mux_out[4]~98, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[4]~97\, u0|perf_count_1|read_mux_out[4]~97, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[36]~DUPLICATE\, u0|perf_count_1|time_counter_1[36]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[4]~96\, u0|perf_count_1|read_mux_out[4]~96, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[4]\, u0|perf_count_1|read_mux_out[4], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[4]\, u0|perf_count_1|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~26\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~27\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~16\, u0|mm_interconnect_0|cmd_mux_012|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a36\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a36, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a4\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~28\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[4]\, u0|cpu_1|cpu|d_readdata_d1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[4]\, u0|cpu_1|cpu|M_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[4]\, u0|cpu_1|cpu|A_dc_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[4]\, u0|cpu_1|cpu|A_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[4]~4\, u0|cpu_1|cpu|dc_data_wr_port_data[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[7]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[30]~29\, u0|cpu_1|cpu|d_writedata_nxt[30]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[30]\, u0|cpu_1|cpu|d_writedata[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[30]\, u0|mm_interconnect_0|cmd_mux_005|src_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[14]\, u0|mutex_0|mutex_owner[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~27\, u0|mailbox_simple_0|snd_int_readdata~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~221\, u0|perf_count_0|Add2~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[62]\, u0|perf_count_0|time_counter_1[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[30]~162\, u0|perf_count_0|read_mux_out[30]~162, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~221\, u0|perf_count_0|Add6~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[62]\, u0|perf_count_0|time_counter_3[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[30]~165\, u0|perf_count_0|read_mux_out[30]~165, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~109\, u0|perf_count_0|Add7~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[30]\, u0|perf_count_0|event_counter_3[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~109\, u0|perf_count_0|Add5~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[30]\, u0|perf_count_0|event_counter_2[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[30]~164\, u0|perf_count_0|read_mux_out[30]~164, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~109\, u0|perf_count_0|Add1~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[30]\, u0|perf_count_0|event_counter_0[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~221\, u0|perf_count_0|Add0~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[62]\, u0|perf_count_0|time_counter_0[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[30]~166\, u0|perf_count_0|read_mux_out[30]~166, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~109\, u0|perf_count_0|Add3~109, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[30]\, u0|perf_count_0|event_counter_1[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[30]~167\, u0|perf_count_0|read_mux_out[30]~167, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~221\, u0|perf_count_0|Add4~221, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[62]\, u0|perf_count_0|time_counter_2[62], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[30]~163\, u0|perf_count_0|read_mux_out[30]~163, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[30]\, u0|perf_count_0|read_mux_out[30], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[30]\, u0|perf_count_0|readdata[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28\, u0|mm_interconnect_0|rsp_mux|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29\, u0|mm_interconnect_0|rsp_mux|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30\, u0|mm_interconnect_0|rsp_mux|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[30]\, u0|cpu_0|cpu|d_readdata_d1[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~3\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[14]\, u0|cpu_0|cpu|A_slow_inst_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_sel_fill1\, u0|cpu_0|cpu|M_rot_sel_fill1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[6]~20\, u0|cpu_0|cpu|M_rot[6]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~20\, u0|cpu_0|cpu|A_shift_rot_result~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[14]\, u0|cpu_0|cpu|A_shift_rot_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[12]\, u0|cpu_0|cpu|M_pc_plus_one[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[14]~15\, u0|cpu_0|cpu|M_inst_result[14]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[14]\, u0|cpu_0|cpu|A_inst_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[14]~56\, u0|cpu_0|cpu|A_wr_data_unfiltered[14]~56, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[14]\, u0|cpu_0|cpu|A_mul_cell_p1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[14]~57\, u0|cpu_0|cpu|A_wr_data_unfiltered[14]~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[6]~20\, u0|cpu_0|cpu|D_src2_reg[6]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[6]~21\, u0|cpu_0|cpu|D_src2_reg[6]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[6]\, u0|cpu_0|cpu|E_src2_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[14]~feeder\, u0|cpu_0|cpu|M_st_data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[14]\, u0|cpu_0|cpu|M_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[14]~DUPLICATE\, u0|cpu_0|cpu|A_st_data[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[14]~12\, u0|cpu_0|cpu|d_writedata_nxt[14]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[14]\, u0|cpu_0|cpu|d_writedata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~26\, u0|mm_interconnect_0|cmd_mux_004|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[14]~19\, u0|mm_interconnect_0|rsp_mux_003|src_data[14]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[14]\, u0|cpu_0|cpu|i_readdata_d1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_a_cmp_F~1\, u0|cpu_0|cpu|E_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_a_cmp_F\, u0|cpu_0|cpu|E_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_a_cmp_D~DUPLICATE\, u0|cpu_0|cpu|M_regnum_a_cmp_D~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_data_depend~1\, u0|cpu_0|cpu|D_data_depend~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_late_result~1\, u0|cpu_0|cpu|D_ctrl_late_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_late_result~0\, u0|cpu_0|cpu|D_ctrl_late_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_late_result\, u0|cpu_0|cpu|E_ctrl_late_result, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_late_result\, u0|cpu_0|cpu|M_ctrl_late_result, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_valid\, u0|cpu_0|cpu|D_valid, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_ignore_dst\, u0|cpu_0|cpu|F_ctrl_ignore_dst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_ignore_dst\, u0|cpu_0|cpu|D_ctrl_ignore_dst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_wr_dst_reg\, u0|cpu_0|cpu|D_wr_dst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_regnum_b_cmp_F~0\, u0|cpu_0|cpu|D_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_regnum_b_cmp_F\, u0|cpu_0|cpu|D_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_b_cmp_D\, u0|cpu_0|cpu|E_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[31]~2\, u0|cpu_0|cpu|D_src2_reg[31]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[31]\, u0|cpu_0|cpu|W_wr_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[31]~54\, u0|cpu_0|cpu|D_src2_reg[31]~54, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[31]~86\, u0|cpu_0|cpu|D_src2_reg[31]~86, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[31]\, u0|cpu_0|cpu|E_src2_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_data[31]~8\, u0|cpu_0|cpu|E_st_data[31]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[31]\, u0|cpu_0|cpu|M_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[31]~31\, u0|cpu_0|cpu|d_writedata_nxt[31]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[31]\, u0|cpu_0|cpu|d_writedata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[31]~feeder\, u0|mailbox_simple_0|command_reg[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[31]\, u0|mailbox_simple_0|command_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[31]~feeder\, u0|mailbox_simple_0|pointer_reg[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[31]~DUPLICATE\, u0|mailbox_simple_0|pointer_reg[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~31\, u0|mailbox_simple_0|rcv_int_readdata~31, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[31]\, u0|mailbox_simple_0|readdata_with_waitstate[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[31]~DUPLICATE\, u0|perf_count_1|time_counter_3[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add6~253\, u0|perf_count_1|Add6~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[63]\, u0|perf_count_1|time_counter_3[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[31]~189\, u0|perf_count_1|read_mux_out[31]~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[63]\, u0|perf_count_1|time_counter_1[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add2~253\, u0|perf_count_1|Add2~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[63]~DUPLICATE\, u0|perf_count_1|time_counter_1[63]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_1[31]~DUPLICATE\, u0|perf_count_1|time_counter_1[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[31]~186\, u0|perf_count_1|read_mux_out[31]~186, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add4~253\, u0|perf_count_1|Add4~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[63]\, u0|perf_count_1|time_counter_2[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[31]~DUPLICATE\, u0|perf_count_1|time_counter_2[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[31]~187\, u0|perf_count_1|read_mux_out[31]~187, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add5~125\, u0|perf_count_1|Add5~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_2[31]\, u0|perf_count_1|event_counter_2[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add7~125\, u0|perf_count_1|Add7~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_3[31]\, u0|perf_count_1|event_counter_3[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[31]~188\, u0|perf_count_1|read_mux_out[31]~188, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add0~253\, u0|perf_count_1|Add0~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[63]\, u0|perf_count_1|time_counter_0[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[31]~190\, u0|perf_count_1|read_mux_out[31]~190, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[31]\, u0|perf_count_1|event_counter_0[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add1~125\, u0|perf_count_1|Add1~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_0[31]~DUPLICATE\, u0|perf_count_1|event_counter_0[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[31]\, u0|perf_count_1|event_counter_1[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|Add3~125\, u0|perf_count_1|Add3~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|event_counter_1[31]~DUPLICATE\, u0|perf_count_1|event_counter_1[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[31]~191\, u0|perf_count_1|read_mux_out[31]~191, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[31]\, u0|perf_count_1|read_mux_out[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[31]\, u0|perf_count_1|readdata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[31]\, u0|mm_interconnect_0|cmd_mux_005|src_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[15]\, u0|mutex_0|mutex_owner[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~29\, u0|mm_interconnect_0|rsp_mux_001|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~34\, u0|mm_interconnect_0|rsp_mux_001|src_payload~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[31]\, u0|cpu_1|cpu|d_readdata_d1[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[0]\, u0|cpu_1|cpu|A_mem_baddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld16\, u0|cpu_1|cpu|M_ctrl_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_ld16\, u0|cpu_1|cpu|A_ctrl_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_data_sign_bit~0\, u0|cpu_1|cpu|A_slow_ld_data_sign_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_data_fill_bit~0\, u0|cpu_1|cpu|A_slow_ld_data_fill_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~5\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[11]\, u0|cpu_1|cpu|A_slow_inst_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[11]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[9]\, u0|cpu_1|cpu|M_pc_plus_one[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[11]~9\, u0|cpu_1|cpu|M_inst_result[11]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[11]\, u0|cpu_1|cpu|A_inst_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[11]~44\, u0|cpu_1|cpu|A_wr_data_unfiltered[11]~44, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[11]\, u0|cpu_1|cpu|A_mul_cell_p1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[3]~18\, u0|cpu_1|cpu|M_rot[3]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~18\, u0|cpu_1|cpu|A_shift_rot_result~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[11]\, u0|cpu_1|cpu|A_shift_rot_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[11]~45\, u0|cpu_1|cpu|A_wr_data_unfiltered[11]~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[11]\, u0|cpu_1|cpu|W_wr_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[11]~15\, u0|cpu_1|cpu|D_src1_reg[11]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[11]~DUPLICATE\, u0|cpu_1|cpu|E_src1[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_step1[11]~31\, u0|cpu_1|cpu|E_rot_step1[11]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_prestep2[15]\, u0|cpu_1|cpu|M_rot_prestep2[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[7]~13\, u0|cpu_1|cpu|M_rot[7]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~13\, u0|cpu_1|cpu|A_shift_rot_result~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[15]\, u0|cpu_1|cpu|A_shift_rot_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[15]~34\, u0|cpu_1|cpu|A_wr_data_unfiltered[15]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~0\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[15]\, u0|cpu_1|cpu|A_slow_inst_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[15]\, u0|cpu_1|cpu|A_mul_cell_p1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[15]~35\, u0|cpu_1|cpu|A_wr_data_unfiltered[15]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[15]~35\, u0|cpu_1|cpu|D_src2_reg[15]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[15]~36\, u0|cpu_1|cpu|D_src2_reg[15]~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[15]~DUPLICATE\, u0|cpu_1|cpu|E_src2[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[15]\, u0|cpu_1|cpu|E_src2[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~11\, u0|cpu_1|cpu|E_alu_result~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[13]\, u0|cpu_1|cpu|E_extra_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[15]\, u0|cpu_1|cpu|E_alu_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[15]~feeder\, u0|cpu_1|cpu|M_alu_result[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[15]\, u0|cpu_1|cpu|M_alu_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[13]\, u0|cpu_1|cpu|M_pc_plus_one[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[15]~17\, u0|cpu_1|cpu|M_inst_result[15]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[15]\, u0|cpu_1|cpu|A_inst_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[7]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[5]~DUPLICATE\, u0|cpu_1|cpu|M_pc_plus_one[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[7]~16\, u0|cpu_1|cpu|M_inst_result[7]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[7]\, u0|cpu_1|cpu|A_inst_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[7]~16\, u0|cpu_1|cpu|A_wr_data_unfiltered[7]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_sel_fill0~0\, u0|cpu_1|cpu|E_rot_sel_fill0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_sel_fill0\, u0|cpu_1|cpu|M_rot_sel_fill0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[7]~7\, u0|cpu_1|cpu|M_rot[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~7\, u0|cpu_1|cpu|A_shift_rot_result~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[7]\, u0|cpu_1|cpu|A_shift_rot_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[7]\, u0|cpu_1|cpu|A_mul_cell_p1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~7\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[7]\, u0|cpu_1|cpu|A_slow_inst_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[7]~17\, u0|cpu_1|cpu|A_wr_data_unfiltered[7]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[29]~24\, u0|cpu_1|cpu|D_src2_reg[29]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[29]~25\, u0|cpu_1|cpu|D_src2_reg[29]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[29]~1\, u0|cpu_1|cpu|D_src2[29]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[29]~SCLR_LUT\, u0|cpu_1|cpu|E_src2[29]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[29]~_Duplicate_1\, u0|cpu_1|cpu|E_src2[29]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[29]~1\, u0|cpu_1|cpu|E_logic_result[29]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~6\, u0|cpu_1|cpu|E_alu_result~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[29]~97\, u0|cpu_1|cpu|D_src2_reg[29]~97, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[29]~84\, u0|cpu_1|cpu|D_src2_reg[29]~84, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[29]\, u0|cpu_1|cpu|E_src2_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_data[29]~6\, u0|cpu_1|cpu|E_st_data[29]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[29]\, u0|cpu_1|cpu|M_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[29]~27\, u0|cpu_1|cpu|d_writedata_nxt[29]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[29]\, u0|cpu_1|cpu|d_writedata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[29]\, u0|mm_interconnect_0|cmd_mux_005|src_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~4\, u0|mutex_0|mutex_reg_enable~4, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~5\, u0|mutex_0|mutex_reg_enable~5, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~5\, u0|mutex_0|Equal1~5, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~4\, u0|mutex_0|Equal1~4, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~7\, u0|mutex_0|Equal1~7, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~6\, u0|mutex_0|Equal1~6, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~6\, u0|mutex_0|mutex_reg_enable~6, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~1\, u0|mutex_0|Equal1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~0\, u0|mutex_0|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~7\, u0|mutex_0|mutex_reg_enable~7, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~3\, u0|mutex_0|Equal1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|Equal1~2\, u0|mutex_0|Equal1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~8\, u0|mutex_0|mutex_reg_enable~8, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[7]~DUPLICATE\, u0|mutex_0|mutex_value[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[8]\, u0|mm_interconnect_0|cmd_mux_005|src_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[8]\, u0|mutex_0|mutex_value[8], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[5]~DUPLICATE\, u0|mutex_0|mutex_value[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~2\, u0|mutex_0|mutex_reg_enable~2, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[15]~DUPLICATE\, u0|mutex_0|mutex_value[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~1\, u0|mutex_0|mutex_reg_enable~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[2]\, u0|mm_interconnect_0|cmd_mux_005|src_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[2]\, u0|mutex_0|mutex_value[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[1]\, u0|mm_interconnect_0|cmd_mux_005|src_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[1]\, u0|mutex_0|mutex_value[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[0]\, u0|mm_interconnect_0|cmd_mux_005|src_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[0]\, u0|mutex_0|mutex_value[0], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~0\, u0|mutex_0|mutex_reg_enable~0, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~3\, u0|mutex_0|mutex_reg_enable~3, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_reg_enable~9\, u0|mutex_0|mutex_reg_enable~9, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_value[3]\, u0|mutex_0|mutex_value[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~18\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~21\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~22\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[3]\, u0|cpu_1|cpu|d_readdata_d1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[3]\, u0|cpu_1|cpu|M_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[3]\, u0|cpu_1|cpu|A_dc_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[3]\, u0|cpu_1|cpu|A_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[3]~3\, u0|cpu_1|cpu|dc_data_wr_port_data[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[6]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[6]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[14]~14\, u0|cpu_1|cpu|d_writedata_nxt[14]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[14]\, u0|cpu_1|cpu|d_writedata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~26\, u0|mm_interconnect_0|cmd_mux_012|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a14\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[14]~19\, u0|mm_interconnect_0|rsp_mux_002|src_data[14]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[14]\, u0|cpu_1|cpu|i_readdata_d1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[28]\, u0|cpu_1|cpu|D_iw[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_a_rd_port_addr[1]~1\, u0|cpu_1|cpu|rf_a_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[6]~6\, u0|cpu_1|cpu|D_src1_reg[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[6]\, u0|cpu_1|cpu|E_src1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[6]\, u0|cpu_1|cpu|E_src2[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~4\, u0|cpu_1|cpu|E_alu_result~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[6]\, u0|cpu_1|cpu|E_alu_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[6]~feeder\, u0|cpu_1|cpu|M_alu_result[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[6]\, u0|cpu_1|cpu|M_alu_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[4]\, u0|cpu_1|cpu|M_pc_plus_one[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[6]~14\, u0|cpu_1|cpu|M_inst_result[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[6]\, u0|cpu_1|cpu|A_inst_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[6]~14\, u0|cpu_1|cpu|A_wr_data_unfiltered[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~6\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[6]\, u0|cpu_1|cpu|A_slow_inst_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[6]\, u0|cpu_1|cpu|A_mul_cell_p1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[6]~6\, u0|cpu_1|cpu|M_rot[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~6\, u0|cpu_1|cpu|A_shift_rot_result~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[6]\, u0|cpu_1|cpu|A_shift_rot_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[6]~15\, u0|cpu_1|cpu|A_wr_data_unfiltered[6]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[4]~17\, u0|cpu_1|cpu|D_src2_reg[4]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[4]\, u0|cpu_1|cpu|E_src2_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[12]~feeder\, u0|cpu_1|cpu|M_st_data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[12]\, u0|cpu_1|cpu|M_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[12]~12\, u0|cpu_1|cpu|d_writedata_nxt[12]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[12]\, u0|cpu_1|cpu|d_writedata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~22\, u0|mm_interconnect_0|cmd_mux_011|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[12]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[12]~35\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[12]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[12]~20\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[12]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[12]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[12]~21\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[12]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[13]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[13]~18\, u0|mm_interconnect_0|rsp_mux_002|src_data[13]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[13]\, u0|cpu_1|cpu|i_readdata_d1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[29]\, u0|cpu_1|cpu|D_iw[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal313~0\, u0|cpu_1|cpu|Equal313~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[3]\, u0|cpu_1|cpu|E_src1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~3\, u0|cpu_1|cpu|E_alu_result~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[1]~DUPLICATE\, u0|cpu_1|cpu|D_br_taken_waddr_partial[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[1]~feeder\, u0|cpu_1|cpu|E_extra_pc[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[1]\, u0|cpu_1|cpu|D_pc_plus_one[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[1]~DUPLICATE\, u0|cpu_1|cpu|E_extra_pc[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[3]\, u0|cpu_1|cpu|E_alu_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[3]\, u0|cpu_1|cpu|W_wr_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[3]\, u0|cpu_1|cpu|M_alu_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[3]~14\, u0|cpu_1|cpu|D_src2_reg[3]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[3]~15\, u0|cpu_1|cpu|D_src2_reg[3]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[3]\, u0|cpu_1|cpu|E_src2_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[11]~feeder\, u0|cpu_1|cpu|M_st_data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[11]\, u0|cpu_1|cpu|M_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[11]~11\, u0|cpu_1|cpu|d_writedata_nxt[11]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[11]\, u0|cpu_1|cpu|d_writedata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~20\, u0|mm_interconnect_0|cmd_mux_011|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[11]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[11]~19\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[11]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[10]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[10]~17\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[10]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[14]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~49\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.010\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.010, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~14\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.010~DUPLICATE\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.010~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~50\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~50, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[15]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[15]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[15]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~45\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[16]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[16]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[13]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[13]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[13]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[13]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~54\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~54, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3]~9\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3]~10\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[14]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[12]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[12]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[12]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~53\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[13]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~52\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~52, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[12]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[10]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[10]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~51\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~51, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[11]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[9]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[9]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~22\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~18\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[9]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~48\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~48, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[10]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[10]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[7]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[7]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~46\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[8]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[8]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~47\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[9]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[9]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[6]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~43\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~43, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~44\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~44, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[0]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~1\, u0|mm_interconnect_0|cmd_mux_011|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|debugaccess\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|debugaccess, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|take_action_ocireg~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|take_action_ocireg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_ready~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_ready\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_ready, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~6\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~5\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~12\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.000\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.000, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~7\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[0]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[0]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~8\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~11\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[2]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[2]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~12\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[3]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~20\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[4]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~28\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[5]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~31\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[3]~28\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[3]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[3]~7\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[3]~6\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]~26\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]~6\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[2]~2\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~9\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[16]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[16]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~24\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[17]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[17]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~1_wirecell\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~1_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[10]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd_d1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~3\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~24\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~4\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[1]~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[22]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[22]~2\, u0|mm_interconnect_0|rsp_mux_002|src_data[22]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[22]\, u0|cpu_1|cpu|i_readdata_d1[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[23]~0\, u0|mm_interconnect_0|rsp_mux_002|src_data[23]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[23]\, u0|cpu_1|cpu|i_readdata_d1[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[24]~3\, u0|mm_interconnect_0|rsp_mux_002|src_data[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[24]\, u0|cpu_1|cpu|i_readdata_d1[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[25]~1\, u0|mm_interconnect_0|rsp_mux_002|src_data[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[25]\, u0|cpu_1|cpu|i_readdata_d1[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[26]~4\, u0|mm_interconnect_0|rsp_mux_002|src_data[26]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[26]\, u0|cpu_1|cpu|i_readdata_d1[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[25]\, u0|cpu_1|cpu|D_iw[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_b_rd_port_addr[3]~3\, u0|cpu_1|cpu|rf_b_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[12]~51\, u0|cpu_1|cpu|D_src2_reg[12]~51, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[12]\, u0|cpu_1|cpu|E_src2[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[12]\, u0|cpu_1|cpu|M_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[12]~DUPLICATE\, u0|cpu_1|cpu|A_mem_baddr[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[3]\, u0|cpu_1|cpu|A_dc_actual_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[3]\, u0|cpu_1|cpu|A_dc_wb_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt[3]~2\, u0|cpu_1|cpu|d_address_tag_field_nxt[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[3]\, u0|cpu_1|cpu|d_address_tag_field[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[2]\, u0|cpu_1|cpu|ic_fill_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[50]\, u0|mm_interconnect_0|cmd_mux_012|src_data[50], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[2]\, u0|mailbox_simple_0|command_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[2]\, u0|mailbox_simple_0|pointer_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~8\, u0|mailbox_simple_0|rcv_int_readdata~8, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[2]\, u0|mailbox_simple_0|readdata_with_waitstate[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[2]\, u0|mm_interconnect_0|cmd_mux_006|src_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[2]\, u0|leds_0|data_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[2]\, u0|leds_0|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~13\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[2]~48\, u0|perf_count_1|read_mux_out[2]~48, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[2]~51\, u0|perf_count_1|read_mux_out[2]~51, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[2]~50\, u0|perf_count_1|read_mux_out[2]~50, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[34]~DUPLICATE\, u0|perf_count_1|time_counter_0[34]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[2]~52\, u0|perf_count_1|read_mux_out[2]~52, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[2]~53\, u0|perf_count_1|read_mux_out[2]~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[2]~49\, u0|perf_count_1|read_mux_out[2]~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[2]\, u0|perf_count_1|read_mux_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[2]\, u0|perf_count_1|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|control_register[2]\, u0|timer_1|control_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[18]~feeder\, u0|timer_1|counter_snapshot[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[18]\, u0|timer_1|counter_snapshot[18], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[2]~5\, u0|timer_1|read_mux_out[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[2]~4\, u0|timer_1|counter_snapshot[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[2]\, u0|timer_1|counter_snapshot[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[2]~4\, u0|timer_1|read_mux_out[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[2]\, u0|timer_1|read_mux_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[2]\, u0|timer_1|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_go~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_go~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_go\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_go, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2]~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata~2\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[2]\, u0|cpu_1|cpu|d_readdata_d1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[2]~2\, u0|cpu_1|cpu|dc_data_wr_port_data[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[5]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[5]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[19]~22\, u0|cpu_1|cpu|d_writedata_nxt[19]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[19]\, u0|cpu_1|cpu|d_writedata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[19]\, u0|mm_interconnect_0|cmd_mux_005|src_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|mutex_owner[3]\, u0|mutex_0|mutex_owner[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[19]~feeder\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[19]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[19]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~47\, u0|mm_interconnect_0|rsp_mux|src_payload~47, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[19]~79\, u0|perf_count_0|read_mux_out[19]~79, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[19]~81\, u0|perf_count_0|read_mux_out[19]~81, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[19]~82\, u0|perf_count_0|read_mux_out[19]~82, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[19]~83\, u0|perf_count_0|read_mux_out[19]~83, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[19]~80\, u0|perf_count_0|read_mux_out[19]~80, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[19]~78\, u0|perf_count_0|read_mux_out[19]~78, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[19]\, u0|perf_count_0|read_mux_out[19], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[19]\, u0|perf_count_0|readdata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~13\, u0|mailbox_simple_0|snd_int_readdata~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~48\, u0|mm_interconnect_0|rsp_mux|src_payload~48, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15\, u0|mm_interconnect_0|rsp_mux|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[19]\, u0|cpu_0|cpu|d_readdata_d1[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[19]\, u0|cpu_0|cpu|A_slow_inst_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[3]~12\, u0|cpu_0|cpu|M_rot[3]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~12\, u0|cpu_0|cpu|A_shift_rot_result~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[19]\, u0|cpu_0|cpu|A_shift_rot_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[19]~33\, u0|cpu_0|cpu|A_wr_data_unfiltered[19]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[19]~feeder\, u0|cpu_0|cpu|A_inst_result[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[19]\, u0|cpu_0|cpu|A_inst_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[19]~34\, u0|cpu_0|cpu|A_wr_data_unfiltered[19]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[19]~35\, u0|cpu_0|cpu|A_wr_data_unfiltered[19]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[19]~feeder\, u0|cpu_0|cpu|W_wr_data[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[19]\, u0|cpu_0|cpu|W_wr_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[19]~4\, u0|cpu_0|cpu|D_src1_reg[19]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[19]\, u0|cpu_0|cpu|E_src1[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[19]\, u0|cpu_0|cpu|E_alu_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[19]\, u0|cpu_0|cpu|M_alu_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[19]~33\, u0|cpu_0|cpu|D_src2_reg[19]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[19]~77\, u0|cpu_0|cpu|D_src2_reg[19]~77, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[19]\, u0|cpu_0|cpu|E_src2_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[19]\, u0|cpu_0|cpu|M_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[19]\, u0|cpu_0|cpu|A_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[19]~22\, u0|cpu_0|cpu|d_writedata_nxt[19]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[19]\, u0|cpu_0|cpu|d_writedata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~13\, u0|mm_interconnect_0|cmd_mux_004|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[19]~30\, u0|mm_interconnect_0|rsp_mux_003|src_data[19]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[19]\, u0|cpu_0|cpu|i_readdata_d1[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a18\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[18]\, u0|cpu_0|cpu|D_iw[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[12]~feeder\, u0|cpu_0|cpu|E_src2[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[12]\, u0|cpu_0|cpu|E_src2[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~86\, u0|cpu_0|cpu|Add9~86, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~9\, u0|cpu_0|cpu|Add9~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~5\, u0|cpu_0|cpu|Add9~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~61\, u0|cpu_0|cpu|Add9~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~73\, u0|cpu_0|cpu|Add9~73, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~69\, u0|cpu_0|cpu|Add9~69, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~65\, u0|cpu_0|cpu|Add9~65, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~49\, u0|cpu_0|cpu|Add9~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~53\, u0|cpu_0|cpu|Add9~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~57\, u0|cpu_0|cpu|Add9~57, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~41\, u0|cpu_0|cpu|Add9~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~45\, u0|cpu_0|cpu|Add9~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~37\, u0|cpu_0|cpu|Add9~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add9~25\, u0|cpu_0|cpu|Add9~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~27\, u0|cpu_0|cpu|E_alu_result~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[11]\, u0|cpu_0|cpu|E_extra_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[13]\, u0|cpu_0|cpu|E_alu_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[13]\, u0|cpu_0|cpu|W_wr_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[13]~feeder\, u0|cpu_0|cpu|M_alu_result[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[13]\, u0|cpu_0|cpu|M_alu_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[13]~65\, u0|cpu_0|cpu|D_src2_reg[13]~65, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[13]~66\, u0|cpu_0|cpu|D_src2_reg[13]~66, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[13]\, u0|cpu_0|cpu|E_src2_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[13]\, u0|cpu_0|cpu|M_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[13]\, u0|cpu_0|cpu|A_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[13]~15\, u0|cpu_0|cpu|d_writedata_nxt[13]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[13]\, u0|cpu_0|cpu|d_writedata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25\, u0|mm_interconnect_0|cmd_mux_003|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[13]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[13]~24\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[13]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[13]~18\, u0|mm_interconnect_0|rsp_mux_003|src_data[13]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[13]\, u0|cpu_0|cpu|i_readdata_d1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[28]\, u0|cpu_0|cpu|D_iw[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_a_rd_port_addr[1]~1\, u0|cpu_0|cpu|rf_a_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[4]~feeder\, u0|cpu_0|cpu|M_alu_result[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[4]\, u0|cpu_0|cpu|M_alu_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[4]~10\, u0|cpu_0|cpu|D_src1_reg[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[4]\, u0|cpu_0|cpu|E_src1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_step1[7]~30\, u0|cpu_0|cpu|E_rot_step1[7]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_prestep2[11]\, u0|cpu_0|cpu|M_rot_prestep2[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[3]~31\, u0|cpu_0|cpu|M_rot[3]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~31\, u0|cpu_0|cpu|A_shift_rot_result~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[11]\, u0|cpu_0|cpu|A_shift_rot_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~7\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[11]\, u0|cpu_0|cpu|A_slow_inst_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[11]\, u0|cpu_0|cpu|A_mul_cell_p1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[9]\, u0|cpu_0|cpu|M_pc_plus_one[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[11]~9\, u0|cpu_0|cpu|M_inst_result[11]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[11]\, u0|cpu_0|cpu|A_inst_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[11]~85\, u0|cpu_0|cpu|A_wr_data_unfiltered[11]~85, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[11]~86\, u0|cpu_0|cpu|A_wr_data_unfiltered[11]~86, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[3]~15\, u0|cpu_0|cpu|D_src2_reg[3]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[3]~DUPLICATE\, u0|cpu_0|cpu|E_src2_reg[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[3]~feeder\, u0|cpu_0|cpu|M_st_data[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[3]\, u0|cpu_0|cpu|M_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[3]~3\, u0|cpu_0|cpu|d_writedata_nxt[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[3]\, u0|cpu_0|cpu|d_writedata[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|rd_wfifo\, u0|jtag_uart_0|rd_wfifo, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0\, u0|jtag_uart_0|fifo_wr~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_wr\, u0|jtag_uart_0|fifo_wr, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[17]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[17]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~43\, u0|mm_interconnect_0|rsp_mux|src_payload~43, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7\, u0|mm_interconnect_0|rsp_mux|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[17]\, u0|cpu_0|cpu|d_readdata_d1[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[17]\, u0|cpu_0|cpu|A_slow_inst_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[1]~13\, u0|cpu_0|cpu|M_rot[1]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~13\, u0|cpu_0|cpu|A_shift_rot_result~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[17]\, u0|cpu_0|cpu|A_shift_rot_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[17]~36\, u0|cpu_0|cpu|A_wr_data_unfiltered[17]~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[17]~4\, u0|cpu_0|cpu|M_inst_result[17]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[17]\, u0|cpu_0|cpu|A_inst_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[17]~37\, u0|cpu_0|cpu|A_wr_data_unfiltered[17]~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[17]~38\, u0|cpu_0|cpu|A_wr_data_unfiltered[17]~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[17]~34\, u0|cpu_0|cpu|D_src2_reg[17]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[17]~73\, u0|cpu_0|cpu|D_src2_reg[17]~73, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[17]\, u0|cpu_0|cpu|E_src2_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[17]\, u0|cpu_0|cpu|M_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[17]~18\, u0|cpu_0|cpu|d_writedata_nxt[17]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[17]\, u0|cpu_0|cpu|d_writedata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~5\, u0|mm_interconnect_0|cmd_mux_004|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[17]~29\, u0|mm_interconnect_0|rsp_mux_003|src_data[17]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[17]\, u0|cpu_0|cpu|i_readdata_d1[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[20]~28\, u0|mm_interconnect_0|rsp_mux_003|src_data[20]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[20]\, u0|cpu_0|cpu|i_readdata_d1[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[21]~22\, u0|mm_interconnect_0|rsp_mux_003|src_data[21]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[21]\, u0|cpu_0|cpu|i_readdata_d1[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[6]\, u0|cpu_0|cpu|D_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[0]~17\, u0|cpu_0|cpu|D_src2[0]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[0]~3\, u0|cpu_0|cpu|D_src2_reg[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[0]~18\, u0|cpu_0|cpu|D_src2[0]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[0]\, u0|cpu_0|cpu|E_src2[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[6]~6\, u0|cpu_0|cpu|E_rot_mask[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[6]\, u0|cpu_0|cpu|M_rot_mask[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[6]~6\, u0|cpu_0|cpu|M_rot[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_sel_fill0~0\, u0|cpu_0|cpu|E_rot_sel_fill0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_sel_fill0\, u0|cpu_0|cpu|M_rot_sel_fill0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~6\, u0|cpu_0|cpu|A_shift_rot_result~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[6]\, u0|cpu_0|cpu|A_shift_rot_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[0]\, u0|cpu_0|cpu|M_mem_baddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ld_align_sh8\, u0|cpu_0|cpu|M_ld_align_sh8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_align_sh8\, u0|cpu_0|cpu|A_ld_align_sh8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~6\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[6]\, u0|cpu_0|cpu|A_slow_inst_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[6]\, u0|cpu_0|cpu|A_mul_cell_p1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[4]\, u0|cpu_0|cpu|M_pc_plus_one[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[6]~14\, u0|cpu_0|cpu|M_inst_result[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[6]\, u0|cpu_0|cpu|A_inst_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[6]~14\, u0|cpu_0|cpu|A_wr_data_unfiltered[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[6]~15\, u0|cpu_0|cpu|A_wr_data_unfiltered[6]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~2\, u0|cpu_0|cpu|E_alu_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[2]\, u0|cpu_0|cpu|E_alu_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[2]~38\, u0|cpu_0|cpu|D_src2_reg[2]~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[2]~15\, u0|cpu_0|cpu|D_src2[2]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[2]\, u0|cpu_0|cpu|E_src2[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_mask[4]~4\, u0|cpu_0|cpu|E_rot_mask[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_mask[4]\, u0|cpu_0|cpu|M_rot_mask[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[4]~30\, u0|cpu_0|cpu|M_rot[4]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~30\, u0|cpu_0|cpu|A_shift_rot_result~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[12]\, u0|cpu_0|cpu|A_shift_rot_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~28\, u0|cpu_0|cpu|E_alu_result~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[10]\, u0|cpu_0|cpu|E_extra_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[12]\, u0|cpu_0|cpu|E_alu_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[12]~feeder\, u0|cpu_0|cpu|M_alu_result[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[12]\, u0|cpu_0|cpu|M_alu_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[10]\, u0|cpu_0|cpu|M_pc_plus_one[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[12]~11\, u0|cpu_0|cpu|M_inst_result[12]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[12]\, u0|cpu_0|cpu|A_inst_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[12]~83\, u0|cpu_0|cpu|A_wr_data_unfiltered[12]~83, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[12]\, u0|cpu_0|cpu|A_mul_cell_p1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~6\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[12]\, u0|cpu_0|cpu|A_slow_inst_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[12]~84\, u0|cpu_0|cpu|A_wr_data_unfiltered[12]~84, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[12]\, u0|cpu_0|cpu|W_wr_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[12]~67\, u0|cpu_0|cpu|D_src2_reg[12]~67, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[12]~68\, u0|cpu_0|cpu|D_src2_reg[12]~68, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[12]\, u0|cpu_0|cpu|E_src2_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[12]\, u0|cpu_0|cpu|M_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[12]\, u0|cpu_0|cpu|A_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[12]~14\, u0|cpu_0|cpu|d_writedata_nxt[12]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[12]\, u0|cpu_0|cpu|d_writedata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22\, u0|mm_interconnect_0|cmd_mux_003|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[12]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[15]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[12]~35\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[12]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[12]~20\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[12]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[12]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[12]~21\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[12]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[12]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[12]~17\, u0|mm_interconnect_0|rsp_mux_003|src_data[12]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[12]\, u0|cpu_0|cpu|i_readdata_d1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_a_rd_port_addr[0]~0\, u0|cpu_0|cpu|rf_a_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[16]\, u0|cpu_0|cpu|W_wr_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[16]~17\, u0|cpu_0|cpu|D_src1_reg[16]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[16]\, u0|cpu_0|cpu|E_src1[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[16]~10\, u0|cpu_0|cpu|E_logic_result[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[16]~17\, u0|cpu_0|cpu|E_alu_result[16]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[16]\, u0|cpu_0|cpu|E_alu_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[16]\, u0|cpu_0|cpu|M_alu_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[16]~44\, u0|cpu_0|cpu|D_src2_reg[16]~44, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[16]~71\, u0|cpu_0|cpu|D_src2_reg[16]~71, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[16]\, u0|cpu_0|cpu|E_src2_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[16]\, u0|cpu_0|cpu|M_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[16]\, u0|cpu_0|cpu|A_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[16]~8\, u0|cpu_0|cpu|d_writedata_nxt[16]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[16]\, u0|cpu_0|cpu|d_writedata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~1\, u0|mm_interconnect_0|cmd_mux_004|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[16]~21\, u0|mm_interconnect_0|rsp_mux_003|src_data[16]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[16]\, u0|cpu_0|cpu|i_readdata_d1[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[20]\, u0|cpu_0|cpu|D_iw[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[12]\, u0|cpu_0|cpu|E_extra_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[12]\, u0|cpu_0|cpu|M_pipe_flush_waddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[14]\, u0|cpu_0|cpu|M_target_pcb[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[12]\, u0|cpu_0|cpu|M_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~13\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[12]\, u0|cpu_0|cpu|A_pipe_flush_waddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[12]~6\, u0|cpu_0|cpu|F_pc_nxt[12]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[12]~7\, u0|cpu_0|cpu|F_pc_nxt[12]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[12]\, u0|cpu_0|cpu|F_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[12]\, u0|cpu_0|cpu|D_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[2]\, u0|cpu_0|cpu|ic_fill_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[50]\, u0|mm_interconnect_0|cmd_mux_004|src_data[50], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~14\, u0|mailbox_simple_0|snd_int_readdata~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[27]~feeder\, u0|timer_0|counter_snapshot[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[27]\, u0|timer_0|counter_snapshot[27], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[11]\, u0|timer_0|counter_snapshot[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[11]~40\, u0|timer_0|read_mux_out[11]~40, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[11]\, u0|timer_0|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~61\, u0|mm_interconnect_0|rsp_mux|src_data[11]~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[43]~DUPLICATE\, u0|perf_count_0|time_counter_3[43]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[11]~DUPLICATE\, u0|perf_count_0|time_counter_3[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[11]~87\, u0|perf_count_0|read_mux_out[11]~87, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[11]~DUPLICATE\, u0|perf_count_0|event_counter_1[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[11]~DUPLICATE\, u0|perf_count_0|event_counter_0[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[11]~DUPLICATE\, u0|perf_count_0|time_counter_0[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[11]~88\, u0|perf_count_0|read_mux_out[11]~88, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[11]~89\, u0|perf_count_0|read_mux_out[11]~89, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[11]~DUPLICATE\, u0|perf_count_0|event_counter_2[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[11]~86\, u0|perf_count_0|read_mux_out[11]~86, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[11]~84\, u0|perf_count_0|read_mux_out[11]~84, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[11]~85\, u0|perf_count_0|read_mux_out[11]~85, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[11]\, u0|perf_count_0|read_mux_out[11], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[11]\, u0|perf_count_0|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[11]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[11]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~60\, u0|mm_interconnect_0|rsp_mux|src_data[11]~60, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~23\, u0|mm_interconnect_0|rsp_mux|src_data[11]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[11]\, u0|cpu_0|cpu|d_readdata_d1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[11]~feeder\, u0|cpu_0|cpu|M_st_data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[11]\, u0|cpu_0|cpu|M_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[11]~DUPLICATE\, u0|cpu_0|cpu|A_st_data[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[11]\, u0|cpu_0|cpu|A_dc_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[11]~18\, u0|cpu_0|cpu|dc_data_wr_port_data[11]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[8]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[8]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[2]~2\, u0|cpu_0|cpu|d_writedata_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[2]\, u0|cpu_0|cpu|d_writedata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~8\, u0|mm_interconnect_0|cmd_mux_004|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[34]~DUPLICATE\, u0|perf_count_0|time_counter_1[34]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[2]~48\, u0|perf_count_0|read_mux_out[2]~48, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[34]~DUPLICATE\, u0|perf_count_0|time_counter_3[34]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[2]~51\, u0|perf_count_0|read_mux_out[2]~51, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[2]~49\, u0|perf_count_0|read_mux_out[2]~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[2]~52\, u0|perf_count_0|read_mux_out[2]~52, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[2]~DUPLICATE\, u0|perf_count_0|event_counter_1[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[2]~53\, u0|perf_count_0|read_mux_out[2]~53, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[2]~50\, u0|perf_count_0|read_mux_out[2]~50, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[2]\, u0|perf_count_0|read_mux_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[2]\, u0|perf_count_0|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~4\, u0|timer_0|counter_snapshot[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[2]\, u0|timer_0|counter_snapshot[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[2]~4\, u0|timer_0|read_mux_out[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[2]\, u0|timer_0|control_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[18]\, u0|timer_0|counter_snapshot[18], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[2]~5\, u0|timer_0|read_mux_out[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[2]\, u0|timer_0|read_mux_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[2]\, u0|timer_0|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~13\, u0|mm_interconnect_0|rsp_mux|src_data[2]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~8\, u0|mailbox_simple_0|snd_int_readdata~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~12\, u0|mm_interconnect_0|rsp_mux|src_data[2]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~14\, u0|mm_interconnect_0|rsp_mux|src_data[2]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~15\, u0|mm_interconnect_0|rsp_mux|src_data[2]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~16\, u0|mm_interconnect_0|rsp_mux|src_data[2]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[2]\, u0|cpu_0|cpu|d_readdata_d1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[2]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[2]\, u0|cpu_0|cpu|A_dc_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[2]~2\, u0|cpu_0|cpu|dc_data_wr_port_data[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[7]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[7]~7\, u0|cpu_0|cpu|d_writedata_nxt[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[7]\, u0|cpu_0|cpu|d_writedata[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[7]~2\, u0|timer_0|period_h_register[7]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[7]\, u0|timer_0|period_h_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~97\, u0|timer_0|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~10\, u0|timer_0|internal_counter~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[23]\, u0|timer_0|internal_counter[23], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~13\, u0|timer_0|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[8]\, u0|timer_0|period_h_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[24]\, u0|timer_0|internal_counter[24], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~93\, u0|timer_0|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[9]~1\, u0|timer_0|period_h_register[9]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[9]\, u0|timer_0|period_h_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~9\, u0|timer_0|internal_counter~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[25]\, u0|timer_0|internal_counter[25], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[10]\, u0|timer_0|period_h_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[26]\, u0|timer_0|internal_counter[26], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[26]~feeder\, u0|timer_0|counter_snapshot[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[26]\, u0|timer_0|counter_snapshot[26], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[10]\, u0|timer_0|counter_snapshot[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[10]~44\, u0|timer_0|read_mux_out[10]~44, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[10]\, u0|timer_0|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0\, u0|jtag_uart_0|ien_AE~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ac~0\, u0|jtag_uart_0|ac~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ac\, u0|jtag_uart_0|ac, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~59\, u0|mm_interconnect_0|rsp_mux|src_data[10]~59, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[10]~62\, u0|perf_count_0|read_mux_out[10]~62, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[10]~63\, u0|perf_count_0|read_mux_out[10]~63, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[10]~64\, u0|perf_count_0|read_mux_out[10]~64, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[10]~65\, u0|perf_count_0|read_mux_out[10]~65, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[10]~60\, u0|perf_count_0|read_mux_out[10]~60, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[10]~61\, u0|perf_count_0|read_mux_out[10]~61, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[10]\, u0|perf_count_0|read_mux_out[10], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[10]\, u0|perf_count_0|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[10]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[10]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~58\, u0|mm_interconnect_0|rsp_mux|src_data[10]~58, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~17\, u0|mm_interconnect_0|rsp_mux|src_data[10]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[10]\, u0|cpu_0|cpu|d_readdata_d1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[10]~15\, u0|cpu_0|cpu|dc_data_wr_port_data[10]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[9]~5\, u0|cpu_0|cpu|M_inst_result[9]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[9]\, u0|cpu_0|cpu|A_inst_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[1]~4\, u0|cpu_0|cpu|A_wr_data_unfiltered[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[9]~DUPLICATE\, u0|mailbox_simple_0|pointer_reg[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~6\, u0|mailbox_simple_0|snd_int_readdata~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[25]~3\, u0|timer_0|counter_snapshot[25]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[25]\, u0|timer_0|counter_snapshot[25], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[9]\, u0|timer_0|counter_snapshot[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[9]~48\, u0|timer_0|read_mux_out[9]~48, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[9]\, u0|timer_0|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE~feeder\, u0|jtag_uart_0|ien_AE~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE\, u0|jtag_uart_0|ien_AE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0\, u0|jtag_uart_0|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1\, u0|jtag_uart_0|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_AE\, u0|jtag_uart_0|fifo_AE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9]\, u0|jtag_uart_0|av_readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~57\, u0|mm_interconnect_0|rsp_mux|src_data[9]~57, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[9]~DUPLICATE\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[41]~DUPLICATE\, u0|perf_count_0|time_counter_3[41]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[9]~39\, u0|perf_count_0|read_mux_out[9]~39, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[9]~38\, u0|perf_count_0|read_mux_out[9]~38, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[9]~37\, u0|perf_count_0|read_mux_out[9]~37, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[9]~40\, u0|perf_count_0|read_mux_out[9]~40, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[9]~41\, u0|perf_count_0|read_mux_out[9]~41, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[9]~36\, u0|perf_count_0|read_mux_out[9]~36, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[9]\, u0|perf_count_0|read_mux_out[9], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[9]\, u0|perf_count_0|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[9]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[9]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~56\, u0|mm_interconnect_0|rsp_mux|src_data[9]~56, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~11\, u0|mm_interconnect_0|rsp_mux|src_data[9]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[9]\, u0|cpu_0|cpu|d_readdata_d1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[1]\, u0|cpu_0|cpu|A_slow_inst_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[1]\, u0|cpu_0|cpu|A_mul_cell_p1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[1]~1\, u0|cpu_0|cpu|M_rot[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~1\, u0|cpu_0|cpu|A_shift_rot_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[1]\, u0|cpu_0|cpu|A_shift_rot_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[1]~5\, u0|cpu_0|cpu|A_wr_data_unfiltered[1]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~13\, u0|cpu_0|cpu|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[3]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[3]~feeder\, u0|cpu_0|cpu|E_extra_pc[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[3]\, u0|cpu_0|cpu|D_pc_plus_one[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[3]\, u0|cpu_0|cpu|E_extra_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~5\, u0|cpu_0|cpu|E_alu_result~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[5]\, u0|cpu_0|cpu|E_alu_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[5]~feeder\, u0|cpu_0|cpu|M_alu_result[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[5]\, u0|cpu_0|cpu|M_alu_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[5]\, u0|cpu_0|cpu|W_wr_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[5]~18\, u0|cpu_0|cpu|D_src2_reg[5]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[5]~19\, u0|cpu_0|cpu|D_src2_reg[5]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[5]\, u0|cpu_0|cpu|E_src2_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[5]~feeder\, u0|cpu_0|cpu|M_st_data[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[5]\, u0|cpu_0|cpu|M_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[5]~5\, u0|cpu_0|cpu|d_writedata_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[5]\, u0|cpu_0|cpu|d_writedata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~20\, u0|mm_interconnect_0|cmd_mux_004|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[5]~8\, u0|mm_interconnect_0|rsp_mux_003|src_data[5]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[5]\, u0|cpu_0|cpu|i_readdata_d1[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[22]~2\, u0|mm_interconnect_0|rsp_mux_003|src_data[22]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[22]\, u0|cpu_0|cpu|i_readdata_d1[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[23]~0\, u0|mm_interconnect_0|rsp_mux_003|src_data[23]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[23]\, u0|cpu_0|cpu|i_readdata_d1[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[24]~3\, u0|mm_interconnect_0|rsp_mux_003|src_data[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[24]\, u0|cpu_0|cpu|i_readdata_d1[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[25]~1\, u0|mm_interconnect_0|rsp_mux_003|src_data[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[25]\, u0|cpu_0|cpu|i_readdata_d1[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[26]~4\, u0|mm_interconnect_0|rsp_mux_003|src_data[26]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[26]\, u0|cpu_0|cpu|i_readdata_d1[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[26]\, u0|cpu_0|cpu|D_iw[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|rf_b_rd_port_addr[4]~4\, u0|cpu_0|cpu|rf_b_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[9]~42\, u0|cpu_0|cpu|D_src2_reg[9]~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[9]~43\, u0|cpu_0|cpu|D_src2_reg[9]~43, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[9]\, u0|cpu_0|cpu|E_src2_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[9]\, u0|cpu_0|cpu|M_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[9]\, u0|cpu_0|cpu|A_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[9]\, u0|cpu_0|cpu|A_dc_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[9]~12\, u0|cpu_0|cpu|dc_data_wr_port_data[9]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[13]~DUPLICATE\, u0|cpu_0|cpu|M_alu_result[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[11]\, u0|cpu_0|cpu|M_pc_plus_one[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[13]~13\, u0|cpu_0|cpu|M_inst_result[13]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[13]\, u0|cpu_0|cpu|A_inst_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[13]~81\, u0|cpu_0|cpu|A_wr_data_unfiltered[13]~81, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~5\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[13]\, u0|cpu_0|cpu|A_slow_inst_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[13]~feeder\, u0|cpu_0|cpu|A_mul_cell_p1[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[13]\, u0|cpu_0|cpu|A_mul_cell_p1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[5]~29\, u0|cpu_0|cpu|M_rot[5]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~29\, u0|cpu_0|cpu|A_shift_rot_result~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[13]\, u0|cpu_0|cpu|A_shift_rot_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[13]~82\, u0|cpu_0|cpu|A_wr_data_unfiltered[13]~82, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[13]~29\, u0|cpu_0|cpu|D_src1_reg[13]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[13]\, u0|cpu_0|cpu|E_src1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[11]\, u0|cpu_0|cpu|M_pipe_flush_waddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[11]~4\, u0|cpu_0|cpu|F_pc_nxt[11]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[13]\, u0|cpu_0|cpu|M_target_pcb[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[11]\, u0|cpu_0|cpu|M_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~12\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[11]\, u0|cpu_0|cpu|A_pipe_flush_waddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[11]~5\, u0|cpu_0|cpu|F_pc_nxt[11]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[11]\, u0|cpu_0|cpu|F_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[11]\, u0|cpu_0|cpu|D_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[1]\, u0|cpu_0|cpu|ic_fill_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[13]\, u0|cpu_0|cpu|M_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[13]~DUPLICATE\, u0|cpu_0|cpu|A_mem_baddr[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_rd_port_addr[0]~0\, u0|cpu_0|cpu|dc_tag_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_rd_port_addr[1]~1\, u0|cpu_0|cpu|dc_tag_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_rd_port_addr[2]~2\, u0|cpu_0|cpu|dc_tag_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_rd_port_addr[3]~3\, u0|cpu_0|cpu|dc_tag_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_rd_port_addr[4]~4\, u0|cpu_0|cpu|dc_tag_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_rd_port_addr[5]~5\, u0|cpu_0|cpu|dc_tag_rd_port_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[12]~DUPLICATE\, u0|cpu_0|cpu|A_mem_baddr[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[14]\, u0|cpu_0|cpu|M_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[14]\, u0|cpu_0|cpu|A_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[15]\, u0|cpu_0|cpu|M_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[15]\, u0|cpu_0|cpu|A_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[16]~DUPLICATE\, u0|cpu_0|cpu|A_mem_baddr[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[17]\, u0|cpu_0|cpu|M_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[17]~feeder\, u0|cpu_0|cpu|A_mem_baddr[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[17]~DUPLICATE\, u0|cpu_0|cpu|A_mem_baddr[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_wr_port_data[7]~0\, u0|cpu_0|cpu|dc_tag_wr_port_data[7]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_tag_wr_port_data[8]~1\, u0|cpu_0|cpu|dc_tag_wr_port_data[8]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[2]\, u0|cpu_0|cpu|A_dc_actual_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[2]~feeder\, u0|cpu_0|cpu|A_dc_wb_tag[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[2]\, u0|cpu_0|cpu|A_dc_wb_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt[2]~1\, u0|cpu_0|cpu|d_address_tag_field_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[2]~DUPLICATE\, u0|cpu_0|cpu|d_address_tag_field[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[49]\, u0|mm_interconnect_0|cmd_mux_004|src_data[49], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[10]~25\, u0|mm_interconnect_0|rsp_mux_003|src_data[10]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[10]\, u0|cpu_0|cpu|i_readdata_d1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[17]\, u0|cpu_0|cpu|D_iw[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[11]~feeder\, u0|cpu_0|cpu|E_src2[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[11]\, u0|cpu_0|cpu|E_src2[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[11]\, u0|cpu_0|cpu|M_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[11]\, u0|cpu_0|cpu|A_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[1]\, u0|cpu_0|cpu|A_dc_actual_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[1]\, u0|cpu_0|cpu|A_dc_wb_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt[1]~6\, u0|cpu_0|cpu|d_address_tag_field_nxt[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[1]\, u0|cpu_0|cpu|d_address_tag_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0\, u0|mm_interconnect_0|router|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[6]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src6_valid~0\, u0|mm_interconnect_0|cmd_demux|src6_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src6_valid~1\, u0|mm_interconnect_0|cmd_demux|src6_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~0\, u0|mm_interconnect_0|cmd_mux_006|src_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|leds_0_s1_translator|av_waitrequest_generated~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|leds_0_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|leds_0_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_006|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[1]\, u0|mm_interconnect_0|cmd_mux_006|src_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[1]\, u0|leds_0|data_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[1]\, u0|leds_0|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]~2\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[1]~25\, u0|perf_count_0|read_mux_out[1]~25, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[1]~27\, u0|perf_count_0|read_mux_out[1]~27, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[1]~DUPLICATE\, u0|perf_count_0|event_counter_2[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[1]\, u0|perf_count_0|event_counter_3[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[1]~26\, u0|perf_count_0|read_mux_out[1]~26, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[33]~DUPLICATE\, u0|perf_count_0|time_counter_0[33]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[1]~28\, u0|perf_count_0|read_mux_out[1]~28, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[1]~DUPLICATE\, u0|perf_count_0|event_counter_1[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[1]\, u0|perf_count_0|event_counter_0[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[1]~29\, u0|perf_count_0|read_mux_out[1]~29, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[1]~24\, u0|perf_count_0|read_mux_out[1]~24, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[1]\, u0|perf_count_0|read_mux_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[1]\, u0|perf_count_0|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[17]~2\, u0|timer_0|counter_snapshot[17]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[17]\, u0|timer_0|counter_snapshot[17], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[1]~3\, u0|timer_0|read_mux_out[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1\, u0|timer_0|counter_snapshot[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[1]\, u0|timer_0|counter_snapshot[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[1]~2\, u0|timer_0|read_mux_out[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[1]\, u0|timer_0|read_mux_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[1]\, u0|timer_0|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~7\, u0|mm_interconnect_0|rsp_mux|src_data[1]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[1]\, u0|mailbox_simple_0|command_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|mask_reg[1]~feeder\, u0|mailbox_simple_0|mask_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_mask~0\, u0|mailbox_simple_0|snd_mask~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|mask_reg[1]\, u0|mailbox_simple_0|mask_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[1]\, u0|mailbox_simple_0|pointer_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata[1]~4\, u0|mailbox_simple_0|snd_int_readdata[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~6\, u0|mm_interconnect_0|rsp_mux|src_data[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~8\, u0|mm_interconnect_0|rsp_mux|src_data[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~9\, u0|mm_interconnect_0|rsp_mux|src_data[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~10\, u0|mm_interconnect_0|rsp_mux|src_data[1]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[1]\, u0|cpu_0|cpu|d_readdata_d1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[1]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[1]\, u0|cpu_0|cpu|A_dc_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[1]~1\, u0|cpu_0|cpu|dc_data_wr_port_data[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[6]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[6]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[8]~9\, u0|cpu_0|cpu|d_writedata_nxt[8]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[8]\, u0|cpu_0|cpu|d_writedata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~2\, u0|mm_interconnect_0|cmd_mux_004|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AF\, u0|jtag_uart_0|ien_AF, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0\, u0|jtag_uart_0|pause_irq~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|pause_irq\, u0|jtag_uart_0|pause_irq, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~21\, u0|jtag_uart_0|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~25\, u0|jtag_uart_0|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~17\, u0|jtag_uart_0|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~1\, u0|jtag_uart_0|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~5\, u0|jtag_uart_0|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~9\, u0|jtag_uart_0|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~13\, u0|jtag_uart_0|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0\, u0|jtag_uart_0|LessThan1~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1\, u0|jtag_uart_0|LessThan1~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_AF\, u0|jtag_uart_0|fifo_AF, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0\, u0|jtag_uart_0|av_readdata[8]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[24]\, u0|timer_0|counter_snapshot[24], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[8]\, u0|timer_0|counter_snapshot[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[8]~52\, u0|timer_0|read_mux_out[8]~52, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[8]\, u0|timer_0|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[8]\, u0|mailbox_simple_0|pointer_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[8]\, u0|mailbox_simple_0|command_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~2\, u0|mailbox_simple_0|snd_int_readdata~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~49\, u0|mm_interconnect_0|rsp_mux|src_data[8]~49, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[8]~13\, u0|perf_count_0|read_mux_out[8]~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[8]~14\, u0|perf_count_0|read_mux_out[8]~14, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[8]~12\, u0|perf_count_0|read_mux_out[8]~12, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[8]~15\, u0|perf_count_0|read_mux_out[8]~15, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[8]~16\, u0|perf_count_0|read_mux_out[8]~16, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[8]~17\, u0|perf_count_0|read_mux_out[8]~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[8]\, u0|perf_count_0|read_mux_out[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[8]\, u0|perf_count_0|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[8]~DUPLICATE\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~48\, u0|mm_interconnect_0|rsp_mux|src_data[8]~48, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~5\, u0|mm_interconnect_0|rsp_mux|src_data[8]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[8]\, u0|cpu_0|cpu|d_readdata_d1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[8]\, u0|cpu_0|cpu|A_dc_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[8]~9\, u0|cpu_0|cpu|dc_data_wr_port_data[8]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[28]~feeder\, u0|cpu_0|cpu|A_inst_result[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[28]\, u0|cpu_0|cpu|A_inst_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[10]~feeder\, u0|cpu_0|cpu|E_iw[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[10]\, u0|cpu_0|cpu|E_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[6]\, u0|cpu_0|cpu|E_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[7]\, u0|cpu_0|cpu|E_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[8]\, u0|cpu_0|cpu|E_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[9]\, u0|cpu_0|cpu|E_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal348~0\, u0|cpu_0|cpu|Equal348~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_valid_from_D\, u0|cpu_0|cpu|E_valid_from_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_valid\, u0|cpu_0|cpu|E_valid, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_valid_from_E\, u0|cpu_0|cpu|M_valid_from_E, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_allowed~0\, u0|cpu_0|cpu|M_exc_allowed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_allowed\, u0|cpu_0|cpu|A_exc_allowed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|wait_for_one_post_bret_inst~0\, u0|cpu_0|cpu|wait_for_one_post_bret_inst~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|wait_for_one_post_bret_inst\, u0|cpu_0|cpu|wait_for_one_post_bret_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|hbreak_req~0\, u0|cpu_0|cpu|hbreak_req~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|hbreak_req~2\, u0|cpu_0|cpu|hbreak_req~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|latched_oci_tb_hbreak_req_next~0\, u0|cpu_0|cpu|latched_oci_tb_hbreak_req_next~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|latched_oci_tb_hbreak_req\, u0|cpu_0|cpu|latched_oci_tb_hbreak_req, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|break_on_reset~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|break_on_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|break_on_reset\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|break_on_reset, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|jtag_break~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|jtag_break~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|jtag_break\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|jtag_break, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|hbreak_req~1\, u0|cpu_0|cpu|hbreak_req~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_norm_intr_pri5_nxt~0\, u0|cpu_0|cpu|A_exc_norm_intr_pri5_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_norm_intr_pri5\, u0|cpu_0|cpu|A_exc_norm_intr_pri5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_trap_inst_pri15_nxt~0\, u0|cpu_0|cpu|A_exc_trap_inst_pri15_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_trap_inst_pri15\, u0|cpu_0|cpu|A_exc_trap_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_highest_pri_cause_code[2]~1\, u0|cpu_0|cpu|A_exc_highest_pri_cause_code[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_exception_reg_cause[2]~0\, u0|cpu_0|cpu|W_exception_reg_cause[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_active_no_break\, u0|cpu_0|cpu|A_exc_active_no_break, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_exception_reg_cause[2]\, u0|cpu_0|cpu|W_exception_reg_cause[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata_muxed[4]~4\, u0|cpu_0|cpu|E_control_reg_rddata_muxed[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_control_reg_rddata[4]\, u0|cpu_0|cpu|M_control_reg_rddata[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[0]~2\, u0|cpu_0|cpu|A_inst_result[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[2]\, u0|cpu_0|cpu|M_pc_plus_one[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[4]~10\, u0|cpu_0|cpu|M_inst_result[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[4]\, u0|cpu_0|cpu|A_inst_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[4]~10\, u0|cpu_0|cpu|A_wr_data_unfiltered[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[4]\, u0|cpu_0|cpu|A_slow_inst_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[4]\, u0|cpu_0|cpu|A_mul_cell_p1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[4]~4\, u0|cpu_0|cpu|M_rot[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~4\, u0|cpu_0|cpu|A_shift_rot_result~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[4]\, u0|cpu_0|cpu|A_shift_rot_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[4]~11\, u0|cpu_0|cpu|A_wr_data_unfiltered[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[4]\, u0|cpu_0|cpu|W_wr_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[4]~16\, u0|cpu_0|cpu|D_src2_reg[4]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[4]~17\, u0|cpu_0|cpu|D_src2_reg[4]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[4]\, u0|cpu_0|cpu|E_src2_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[4]\, u0|cpu_0|cpu|M_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[4]~feeder\, u0|cpu_0|cpu|A_st_data[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[4]\, u0|cpu_0|cpu|A_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[4]~4\, u0|cpu_0|cpu|d_writedata_nxt[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[4]\, u0|cpu_0|cpu|d_writedata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~16\, u0|mm_interconnect_0|cmd_mux_004|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[4]~9\, u0|mm_interconnect_0|rsp_mux_003|src_data[4]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[4]\, u0|cpu_0|cpu|i_readdata_d1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[25]\, u0|cpu_0|cpu|D_iw[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_dst_regnum[3]~1\, u0|cpu_0|cpu|D_dst_regnum[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_dst_regnum[3]\, u0|cpu_0|cpu|E_dst_regnum[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dst_regnum[3]\, u0|cpu_0|cpu|M_dst_regnum[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum_from_M[3]\, u0|cpu_0|cpu|A_dst_regnum_from_M[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum~3\, u0|cpu_0|cpu|A_dst_regnum~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[2]\, u0|cpu_0|cpu|M_alu_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[2]~9\, u0|cpu_0|cpu|D_src1_reg[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[2]\, u0|cpu_0|cpu|E_src1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_rd_port_addr[0]~0\, u0|cpu_0|cpu|dc_data_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[4]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[4]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[10]~16\, u0|cpu_0|cpu|d_writedata_nxt[10]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[10]\, u0|cpu_0|cpu|d_writedata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18\, u0|mm_interconnect_0|cmd_mux_003|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[10]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[10]~17\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[10]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~22\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~18\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[9]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16\, u0|mm_interconnect_0|cmd_mux_003|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[9]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[9]~15\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[9]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[29]~32\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[29]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[29]~16\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[29]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[29]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[29]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[29]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~36\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[19]~14\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[19]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[30]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[30]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[30]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[6]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42]\, u0|mm_interconnect_0|cmd_mux_003|src_data[42], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[4]~4\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[3]~28\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[3]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[3]~7\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~20\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[4]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~24\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~4\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~5\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~6\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~12\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.000\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.000, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~7\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[0]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[0]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~8\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[1]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~11\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[2]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[2]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~12\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[0]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_go~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_go~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_go\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_go, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2]~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata~2\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[2]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[2]~5\, u0|mm_interconnect_0|rsp_mux_003|src_data[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[2]\, u0|cpu_0|cpu|i_readdata_d1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[23]\, u0|cpu_0|cpu|D_iw[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_dst_regnum[1]~0\, u0|cpu_0|cpu|D_dst_regnum[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_dst_regnum[1]\, u0|cpu_0|cpu|E_dst_regnum[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dst_regnum[1]\, u0|cpu_0|cpu|M_dst_regnum[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum_from_M[1]\, u0|cpu_0|cpu|A_dst_regnum_from_M[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum~1\, u0|cpu_0|cpu|A_dst_regnum~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[10]~62\, u0|cpu_0|cpu|D_src2_reg[10]~62, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[10]\, u0|cpu_0|cpu|E_src2[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[10]\, u0|cpu_0|cpu|M_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[10]\, u0|cpu_0|cpu|A_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[3]~feeder\, u0|cpu_0|cpu|A_dc_xfer_wr_data[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[3]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[11]\, u0|cpu_0|cpu|A_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[11]~13\, u0|cpu_0|cpu|d_writedata_nxt[11]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[11]\, u0|cpu_0|cpu|d_writedata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~14\, u0|mm_interconnect_0|cmd_mux_004|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[11]~16\, u0|mm_interconnect_0|rsp_mux_003|src_data[11]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[11]\, u0|cpu_0|cpu|i_readdata_d1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_a_cmp_F~1\, u0|cpu_0|cpu|A_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_a_cmp_F~0\, u0|cpu_0|cpu|A_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_a_cmp_F\, u0|cpu_0|cpu|A_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_a_cmp_F~0\, u0|cpu_0|cpu|M_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_a_cmp_F~1\, u0|cpu_0|cpu|M_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_cache_nxt~0\, u0|cpu_0|cpu|M_ctrl_ld_cache_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_cache~DUPLICATE\, u0|cpu_0|cpu|M_ctrl_ld_cache~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~15\, u0|cpu_0|cpu|M_dc_raw_hazard~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal330~0\, u0|cpu_0|cpu|Equal330~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal330~1\, u0|cpu_0|cpu|Equal330~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_wr_dst_reg_from_E\, u0|cpu_0|cpu|M_wr_dst_reg_from_E, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_wr_dst_reg~0\, u0|cpu_0|cpu|M_wr_dst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~4\, u0|cpu_0|cpu|M_dc_raw_hazard~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[17]\, u0|cpu_0|cpu|A_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~1\, u0|cpu_0|cpu|M_dc_raw_hazard~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~3\, u0|cpu_0|cpu|M_dc_raw_hazard~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~6\, u0|cpu_0|cpu|M_dc_raw_hazard~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[13]\, u0|cpu_0|cpu|A_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[12]\, u0|cpu_0|cpu|A_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~2\, u0|cpu_0|cpu|M_dc_raw_hazard~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_cache~0\, u0|cpu_0|cpu|E_st_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_st_cache\, u0|cpu_0|cpu|M_ctrl_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_st_cache\, u0|cpu_0|cpu|A_ctrl_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~5\, u0|cpu_0|cpu|M_dc_raw_hazard~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~7\, u0|cpu_0|cpu|M_dc_raw_hazard~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_wr_dst_reg~1\, u0|cpu_0|cpu|M_wr_dst_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_a_cmp_F\, u0|cpu_0|cpu|M_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_a_cmp_D\, u0|cpu_0|cpu|M_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_a_cmp_D\, u0|cpu_0|cpu|A_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_regnum_a_cmp_D\, u0|cpu_0|cpu|W_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[9]~0\, u0|cpu_0|cpu|E_src1[9]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[31]~22\, u0|cpu_0|cpu|D_src1_reg[31]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[31]\, u0|cpu_0|cpu|E_src1[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_fill_bit~0\, u0|cpu_0|cpu|E_rot_fill_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_fill_bit~DUPLICATE\, u0|cpu_0|cpu|M_rot_fill_bit~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[1]~17\, u0|cpu_0|cpu|M_rot[1]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~17\, u0|cpu_0|cpu|A_shift_rot_result~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[9]\, u0|cpu_0|cpu|A_shift_rot_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~1\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[9]\, u0|cpu_0|cpu|A_slow_inst_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[9]~49\, u0|cpu_0|cpu|A_wr_data_unfiltered[9]~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[9]\, u0|cpu_0|cpu|A_mul_cell_p1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[9]~50\, u0|cpu_0|cpu|A_wr_data_unfiltered[9]~50, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[9]\, u0|cpu_0|cpu|W_wr_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[9]~16\, u0|cpu_0|cpu|D_src1_reg[9]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[9]\, u0|cpu_0|cpu|E_src1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[9]~feeder\, u0|cpu_0|cpu|M_mem_baddr[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[9]\, u0|cpu_0|cpu|M_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[9]\, u0|cpu_0|cpu|A_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[2]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[15]~11\, u0|cpu_0|cpu|d_writedata_nxt[15]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[15]\, u0|cpu_0|cpu|d_writedata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[15]\, u0|mailbox_simple_0|command_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~30\, u0|mailbox_simple_0|snd_int_readdata~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|rvalid~0\, u0|jtag_uart_0|rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|rvalid\, u0|jtag_uart_0|rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~17\, u0|timer_0|counter_snapshot[15]~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[15]\, u0|timer_0|counter_snapshot[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[31]~feeder\, u0|timer_0|counter_snapshot[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[31]\, u0|timer_0|counter_snapshot[31], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[15]~8\, u0|timer_0|read_mux_out[15]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[15]\, u0|timer_0|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~55\, u0|mm_interconnect_0|rsp_mux|src_data[15]~55, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[15]~181\, u0|perf_count_0|read_mux_out[15]~181, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[15]~DUPLICATE\, u0|perf_count_0|time_counter_0[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[47]~DUPLICATE\, u0|perf_count_0|time_counter_0[47]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[15]~184\, u0|perf_count_0|read_mux_out[15]~184, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[15]~185\, u0|perf_count_0|read_mux_out[15]~185, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[15]~DUPLICATE\, u0|perf_count_0|event_counter_2[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[15]~DUPLICATE\, u0|perf_count_0|event_counter_3[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[15]~182\, u0|perf_count_0|read_mux_out[15]~182, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[15]~DUPLICATE\, u0|perf_count_0|time_counter_3[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[47]~DUPLICATE\, u0|perf_count_0|time_counter_3[47]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[15]~183\, u0|perf_count_0|read_mux_out[15]~183, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[15]~DUPLICATE\, u0|perf_count_0|time_counter_1[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[15]~180\, u0|perf_count_0|read_mux_out[15]~180, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[15]\, u0|perf_count_0|read_mux_out[15], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[15]\, u0|perf_count_0|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~54\, u0|mm_interconnect_0|rsp_mux|src_data[15]~54, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~47\, u0|mm_interconnect_0|rsp_mux|src_data[15]~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[15]\, u0|cpu_0|cpu|d_readdata_d1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld16\, u0|cpu_0|cpu|M_ctrl_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_ld16\, u0|cpu_0|cpu|A_ctrl_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[0]\, u0|cpu_0|cpu|A_mem_baddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_data_sign_bit~0\, u0|cpu_0|cpu|A_slow_ld_data_sign_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[1]~feeder\, u0|cpu_0|cpu|A_mem_baddr[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[1]\, u0|cpu_0|cpu|A_mem_baddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_data_fill_bit~0\, u0|cpu_0|cpu|A_slow_ld_data_fill_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~0\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[8]\, u0|cpu_0|cpu|A_slow_inst_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[8]~feeder\, u0|cpu_0|cpu|A_mul_cell_p1[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[8]\, u0|cpu_0|cpu|A_mul_cell_p1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[6]\, u0|cpu_0|cpu|M_pc_plus_one[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[8]\, u0|cpu_0|cpu|M_alu_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[8]~2\, u0|cpu_0|cpu|M_inst_result[8]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[8]\, u0|cpu_0|cpu|A_inst_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[8]~47\, u0|cpu_0|cpu|A_wr_data_unfiltered[8]~47, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[0]~16\, u0|cpu_0|cpu|M_rot[0]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~16\, u0|cpu_0|cpu|A_shift_rot_result~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[8]\, u0|cpu_0|cpu|A_shift_rot_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[8]~48\, u0|cpu_0|cpu|A_wr_data_unfiltered[8]~48, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[8]\, u0|cpu_0|cpu|W_wr_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[8]~13\, u0|cpu_0|cpu|D_src1_reg[8]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[8]\, u0|cpu_0|cpu|E_src1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~15\, u0|cpu_0|cpu|E_alu_result~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[8]\, u0|cpu_0|cpu|E_alu_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[8]~40\, u0|cpu_0|cpu|D_src2_reg[8]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[8]~41\, u0|cpu_0|cpu|D_src2_reg[8]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[8]\, u0|cpu_0|cpu|E_src2[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[8]~feeder\, u0|cpu_0|cpu|M_mem_baddr[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[8]\, u0|cpu_0|cpu|M_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[8]\, u0|cpu_0|cpu|A_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_wr_data[0]\, u0|cpu_0|cpu|A_dc_xfer_wr_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[9]~17\, u0|cpu_0|cpu|d_writedata_nxt[9]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[9]\, u0|cpu_0|cpu|d_writedata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~6\, u0|mm_interconnect_0|cmd_mux_004|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[9]~23\, u0|mm_interconnect_0|rsp_mux_003|src_data[9]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[9]\, u0|cpu_0|cpu|i_readdata_d1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~9\, u0|cpu_0|cpu|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[2]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[2]~feeder\, u0|cpu_0|cpu|E_extra_pc[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[2]\, u0|cpu_0|cpu|D_pc_plus_one[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[2]\, u0|cpu_0|cpu|E_extra_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result~4\, u0|cpu_0|cpu|E_alu_result~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[4]\, u0|cpu_0|cpu|E_alu_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[4]~39\, u0|cpu_0|cpu|D_src2_reg[4]~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[4]~16\, u0|cpu_0|cpu|D_src2[4]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[4]\, u0|cpu_0|cpu|E_src2[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[4]\, u0|cpu_0|cpu|M_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[4]\, u0|cpu_0|cpu|A_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_addr[2]~2\, u0|cpu_0|cpu|dc_data_wr_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[21]~feeder\, u0|cpu_0|cpu|A_inst_result[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[21]\, u0|cpu_0|cpu|A_inst_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[29]\, u0|cpu_0|cpu|A_inst_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[5]~12\, u0|cpu_0|cpu|A_wr_data_unfiltered[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[5]~5\, u0|cpu_0|cpu|M_rot[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~5\, u0|cpu_0|cpu|A_shift_rot_result~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[5]\, u0|cpu_0|cpu|A_shift_rot_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[5]~feeder\, u0|cpu_0|cpu|A_mul_cell_p1[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[5]\, u0|cpu_0|cpu|A_mul_cell_p1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~5\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[5]\, u0|cpu_0|cpu|A_slow_inst_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[5]~13\, u0|cpu_0|cpu|A_wr_data_unfiltered[5]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[5]~12\, u0|cpu_0|cpu|D_src1_reg[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[5]\, u0|cpu_0|cpu|E_src1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[5]~feeder\, u0|cpu_0|cpu|M_mem_baddr[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[5]\, u0|cpu_0|cpu|M_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[5]\, u0|cpu_0|cpu|A_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[0]\, u0|cpu_0|cpu|A_dc_wb_line[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field_nxt[0]~3\, u0|cpu_0|cpu|d_address_line_field_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field[0]\, u0|cpu_0|cpu|d_address_line_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41]\, u0|mm_interconnect_0|cmd_mux_003|src_data[41], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[3]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[3]~3\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[15]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[15]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~45\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~45, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[16]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[14]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[14]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~50\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~50, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~14\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.010\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.010, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~51\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~51, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[15]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[13]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[13]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~54\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~54, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[14]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[14]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[11]~34\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[11]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[11]~19\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[11]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[11]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[11]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[11]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~52\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~52, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[12]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[12]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[12]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~53\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[13]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[13]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[13]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[10]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[10]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[10]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~49\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[11]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[11]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~23\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~17\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14\, u0|mm_interconnect_0|cmd_mux_003|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|writedata[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[8]~13\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_data[8]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[31]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[31]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~41\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[32]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[32], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[30]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[30]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~39\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~38\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~37\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~40\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[31]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[31]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[28]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[28]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[28]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[28]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~35\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[29]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[29]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[29]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[26]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[26]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[26]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~34\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[27]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[27]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[27]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[27]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~33\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[28]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[28]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[28]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[25]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[25]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~32\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[26]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~29\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[25]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~30\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[24]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[22]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[22]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~25\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[23]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[23]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[20]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[20]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~18\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[21]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[19]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[19]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~19\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[20]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[18]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~26\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[19]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[17]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~27\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[18]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[16]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[16]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~24\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[17]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[17]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[10]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_access~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_access~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_access\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_access, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[3]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~0\, u0|mm_interconnect_0|cmd_demux|src3_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1\, u0|mm_interconnect_0|cmd_mux_003|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|read~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|read\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|read, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|write~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|write\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|write, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_wr~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_wr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_wr\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_wr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_en~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[8]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[8]~26\, u0|mm_interconnect_0|rsp_mux_003|src_data[8]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[8]\, u0|cpu_0|cpu|i_readdata_d1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[7]\, u0|cpu_0|cpu|D_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[1]~feeder\, u0|cpu_0|cpu|M_alu_result[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[1]\, u0|cpu_0|cpu|M_alu_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[1]\, u0|cpu_0|cpu|W_wr_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[1]~10\, u0|cpu_0|cpu|D_src2_reg[1]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[1]~64\, u0|cpu_0|cpu|D_src2_reg[1]~64, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[1]~33\, u0|cpu_0|cpu|D_src2[1]~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[1]\, u0|cpu_0|cpu|E_src2[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_logic_result[1]~7\, u0|cpu_0|cpu|E_logic_result[1]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_alu_result[1]\, u0|cpu_0|cpu|E_alu_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[1]~11\, u0|cpu_0|cpu|D_src2_reg[1]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[1]~DUPLICATE\, u0|cpu_0|cpu|E_src2_reg[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[1]\, u0|cpu_0|cpu|M_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[1]~feeder\, u0|cpu_0|cpu|A_st_data[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[1]\, u0|cpu_0|cpu|A_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[1]~1\, u0|cpu_0|cpu|d_writedata_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[1]\, u0|cpu_0|cpu|d_writedata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~4\, u0|mm_interconnect_0|cmd_mux_004|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[1]~6\, u0|mm_interconnect_0|rsp_mux_003|src_data[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[1]\, u0|cpu_0|cpu|i_readdata_d1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[22]\, u0|cpu_0|cpu|D_iw[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_dst_regnum[0]~2\, u0|cpu_0|cpu|D_dst_regnum[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_dst_regnum[0]\, u0|cpu_0|cpu|E_dst_regnum[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dst_regnum[0]\, u0|cpu_0|cpu|M_dst_regnum[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum_from_M[0]\, u0|cpu_0|cpu|A_dst_regnum_from_M[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dst_regnum~0\, u0|cpu_0|cpu|A_dst_regnum~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[1]~28\, u0|cpu_0|cpu|D_src1_reg[1]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[1]\, u0|cpu_0|cpu|E_src1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[1]\, u0|cpu_0|cpu|M_mem_baddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ld_align_sh16~0\, u0|cpu_0|cpu|M_ld_align_sh16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_align_sh16\, u0|cpu_0|cpu|A_ld_align_sh16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal349~0\, u0|cpu_0|cpu|Equal349~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_control_reg_rddata[1]~0\, u0|cpu_0|cpu|M_control_reg_rddata[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[10]~feeder\, u0|cpu_0|cpu|M_iw[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[10]\, u0|cpu_0|cpu|M_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[10]\, u0|cpu_0|cpu|A_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[8]~feeder\, u0|cpu_0|cpu|M_iw[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[8]\, u0|cpu_0|cpu|M_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[8]~feeder\, u0|cpu_0|cpu|A_iw[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[8]\, u0|cpu_0|cpu|A_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_op_wrctl\, u0|cpu_0|cpu|E_op_wrctl, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_wrctl_inst\, u0|cpu_0|cpu|M_ctrl_wrctl_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_wrctl_inst\, u0|cpu_0|cpu|A_ctrl_wrctl_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[9]~feeder\, u0|cpu_0|cpu|M_iw[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[9]\, u0|cpu_0|cpu|M_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[9]\, u0|cpu_0|cpu|A_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wrctl_status~0\, u0|cpu_0|cpu|A_wrctl_status~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[6]\, u0|cpu_0|cpu|M_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[6]\, u0|cpu_0|cpu|A_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[7]\, u0|cpu_0|cpu|M_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[7]\, u0|cpu_0|cpu|A_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ienable_reg_irq0_nxt~0\, u0|cpu_0|cpu|W_ienable_reg_irq0_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ienable_reg_irq0\, u0|cpu_0|cpu|W_ienable_reg_irq0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ipending_reg_irq0_nxt~0\, u0|cpu_0|cpu|W_ipending_reg_irq0_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ipending_reg_irq0\, u0|cpu_0|cpu|W_ipending_reg_irq0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_status_reg_pie_nxt~0\, u0|cpu_0|cpu|W_status_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_bstatus_reg_pie_nxt~0\, u0|cpu_0|cpu|W_bstatus_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_bstatus_reg_pie_nxt~1\, u0|cpu_0|cpu|W_bstatus_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_bstatus_reg_pie\, u0|cpu_0|cpu|W_bstatus_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[13]\, u0|cpu_0|cpu|E_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[13]\, u0|cpu_0|cpu|M_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[13]\, u0|cpu_0|cpu|A_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[15]~feeder\, u0|cpu_0|cpu|M_iw[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[15]\, u0|cpu_0|cpu|M_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[15]~feeder\, u0|cpu_0|cpu|A_iw[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[15]\, u0|cpu_0|cpu|A_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[12]\, u0|cpu_0|cpu|M_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[12]\, u0|cpu_0|cpu|A_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[16]\, u0|cpu_0|cpu|M_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[16]\, u0|cpu_0|cpu|A_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_op_eret~0\, u0|cpu_0|cpu|A_op_eret~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[11]\, u0|cpu_0|cpu|M_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[11]~feeder\, u0|cpu_0|cpu|A_iw[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[11]\, u0|cpu_0|cpu|A_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[2]\, u0|cpu_0|cpu|M_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[2]\, u0|cpu_0|cpu|A_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[4]\, u0|cpu_0|cpu|M_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[4]\, u0|cpu_0|cpu|A_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[1]\, u0|cpu_0|cpu|M_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[1]\, u0|cpu_0|cpu|A_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[3]~feeder\, u0|cpu_0|cpu|M_iw[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[3]\, u0|cpu_0|cpu|M_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[3]~feeder\, u0|cpu_0|cpu|A_iw[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[3]\, u0|cpu_0|cpu|A_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_op_eret~1\, u0|cpu_0|cpu|A_op_eret~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[0]\, u0|cpu_0|cpu|M_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[0]\, u0|cpu_0|cpu|A_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[5]\, u0|cpu_0|cpu|M_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[5]\, u0|cpu_0|cpu|A_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_op_eret~2\, u0|cpu_0|cpu|A_op_eret~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_status_reg_pie_nxt~1\, u0|cpu_0|cpu|W_status_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_estatus_reg_pie_nxt~0\, u0|cpu_0|cpu|W_estatus_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_estatus_reg_pie_nxt~1\, u0|cpu_0|cpu|W_estatus_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_estatus_reg_pie\, u0|cpu_0|cpu|W_estatus_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wrctl_status\, u0|cpu_0|cpu|A_wrctl_status, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_status_reg_pie_nxt~6\, u0|cpu_0|cpu|W_status_reg_pie_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_status_reg_pie_nxt~2\, u0|cpu_0|cpu|W_status_reg_pie_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_status_reg_pie\, u0|cpu_0|cpu|W_status_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_control_reg_rddata_muxed[0]~0\, u0|cpu_0|cpu|D_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_control_reg_rddata_muxed[0]~3\, u0|cpu_0|cpu|D_control_reg_rddata_muxed[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata[0]\, u0|cpu_0|cpu|E_control_reg_rddata[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata_muxed[0]~0\, u0|cpu_0|cpu|E_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_control_reg_rddata[0]\, u0|cpu_0|cpu|M_control_reg_rddata[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[0]~0\, u0|cpu_0|cpu|M_inst_result[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[0]\, u0|cpu_0|cpu|A_inst_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[0]~0\, u0|cpu_0|cpu|A_wr_data_unfiltered[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[0]\, u0|mailbox_simple_0|pointer_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_mask~0\, u0|mailbox_simple_0|rcv_mask~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|mask_reg[0]\, u0|mailbox_simple_0|mask_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|command_reg[0]\, u0|mailbox_simple_0|command_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata[0]~0\, u0|mailbox_simple_0|snd_int_readdata[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0\, u0|mm_interconnect_0|rsp_mux|src_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[0]~0\, u0|perf_count_0|read_mux_out[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[0]~2\, u0|perf_count_0|read_mux_out[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[0]~1\, u0|perf_count_0|read_mux_out[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[0]~3\, u0|perf_count_0|read_mux_out[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[0]~4\, u0|perf_count_0|read_mux_out[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[0]~5\, u0|perf_count_0|read_mux_out[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[0]\, u0|perf_count_0|read_mux_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[0]\, u0|perf_count_0|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[0]\, u0|timer_0|internal_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0\, u0|timer_0|counter_snapshot[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[0]\, u0|timer_0|counter_snapshot[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0\, u0|timer_0|read_mux_out[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|status_wr_strobe~0\, u0|timer_0|status_wr_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0\, u0|timer_0|delayed_unxcounter_is_zeroxx0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|timeout_occurred~0\, u0|timer_0|timeout_occurred~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|timeout_occurred\, u0|timer_0|timeout_occurred, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[16]\, u0|timer_0|counter_snapshot[16], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[0]~feeder\, u0|timer_0|control_register[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[0]\, u0|timer_0|control_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1\, u0|timer_0|read_mux_out[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[0]\, u0|timer_0|read_mux_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[0]\, u0|timer_0|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|reset_reg~feeder\, u0|mutex_0|reset_reg~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|reset_reg_enable~1\, u0|mutex_0|reset_reg_enable~1, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|reset_reg\, u0|mutex_0|reset_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mutex_0|data_to_cpu[0]~0\, u0|mutex_0|data_to_cpu[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~1\, u0|mm_interconnect_0|rsp_mux|src_data[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~2\, u0|mm_interconnect_0|rsp_mux|src_data[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|readdata[0]\, u0|leds_0|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|leds_0_s1_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~3\, u0|mm_interconnect_0|rsp_mux|src_data[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~0\, u0|mm_interconnect_0|cmd_mux_004|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~4\, u0|mm_interconnect_0|rsp_mux|src_data[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[0]\, u0|cpu_0|cpu|d_readdata_d1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[0]\, u0|cpu_0|cpu|A_slow_inst_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[0]\, u0|cpu_0|cpu|A_mul_cell_p1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[0]~0\, u0|cpu_0|cpu|M_rot[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~0\, u0|cpu_0|cpu|A_shift_rot_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[0]\, u0|cpu_0|cpu|A_shift_rot_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[0]~3\, u0|cpu_0|cpu|A_wr_data_unfiltered[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[31]~24\, u0|cpu_0|cpu|D_src2[31]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[31]~53\, u0|cpu_0|cpu|D_src2_reg[31]~53, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[31]~25\, u0|cpu_0|cpu|D_src2[31]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[31]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[31]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ld_st_cache~0\, u0|cpu_0|cpu|E_ld_st_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_st_cache\, u0|cpu_0|cpu|M_ctrl_ld_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_want_fill~0\, u0|cpu_0|cpu|M_dc_want_fill~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_hit~0\, u0|cpu_0|cpu|M_dc_hit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_want_fill\, u0|cpu_0|cpu|M_dc_want_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_want_fill\, u0|cpu_0|cpu|A_dc_want_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[1]~0\, u0|cpu_0|cpu|d_address_offset_field[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[1]~3\, u0|cpu_0|cpu|d_address_offset_field[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[1]~2\, u0|cpu_0|cpu|d_address_offset_field[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[1]~1\, u0|cpu_0|cpu|d_address_offset_field[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[0]\, u0|cpu_0|cpu|d_address_offset_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field_nxt[0]~1\, u0|cpu_0|cpu|d_address_offset_field_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[0]~DUPLICATE\, u0|cpu_0|cpu|d_address_offset_field[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38]\, u0|mm_interconnect_0|cmd_mux_003|src_data[38], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_reg_readdata~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_reg_readdata~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[7]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[7]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[7]~24\, u0|mm_interconnect_0|rsp_mux_003|src_data[7]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[7]\, u0|cpu_0|cpu|i_readdata_d1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[21]\, u0|cpu_0|cpu|D_iw[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[13]\, u0|cpu_0|cpu|E_extra_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[13]\, u0|cpu_0|cpu|M_pipe_flush_waddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[13]~8\, u0|cpu_0|cpu|F_pc_nxt[13]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[15]\, u0|cpu_0|cpu|M_target_pcb[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[13]\, u0|cpu_0|cpu|E_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[13]~feeder\, u0|cpu_0|cpu|M_pc[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[13]\, u0|cpu_0|cpu|M_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~14\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[13]\, u0|cpu_0|cpu|A_pipe_flush_waddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[13]~9\, u0|cpu_0|cpu|F_pc_nxt[13]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[13]\, u0|cpu_0|cpu|F_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[13]\, u0|cpu_0|cpu|D_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[3]~feeder\, u0|cpu_0|cpu|ic_fill_tag[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[3]\, u0|cpu_0|cpu|ic_fill_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[4]\, u0|cpu_0|cpu|A_dc_actual_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[4]\, u0|cpu_0|cpu|A_dc_wb_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt[4]~3\, u0|cpu_0|cpu|d_address_tag_field_nxt[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[4]~DUPLICATE\, u0|cpu_0|cpu|d_address_tag_field[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[51]\, u0|mm_interconnect_0|cmd_mux_004|src_data[51], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\, u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\, u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add3~125\, u0|perf_count_0|Add3~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_1[31]\, u0|perf_count_0|event_counter_1[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[31]\, u0|perf_count_0|event_counter_0[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add1~125\, u0|perf_count_0|Add1~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_0[31]~DUPLICATE\, u0|perf_count_0|event_counter_0[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add0~253\, u0|perf_count_0|Add0~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[63]\, u0|perf_count_0|time_counter_0[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_0[31]~DUPLICATE\, u0|perf_count_0|time_counter_0[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[31]~190\, u0|perf_count_0|read_mux_out[31]~190, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[31]~191\, u0|perf_count_0|read_mux_out[31]~191, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add6~253\, u0|perf_count_0|Add6~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_3[63]\, u0|perf_count_0|time_counter_3[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[31]~189\, u0|perf_count_0|read_mux_out[31]~189, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[31]~DUPLICATE\, u0|perf_count_0|time_counter_2[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add4~253\, u0|perf_count_0|Add4~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_2[63]\, u0|perf_count_0|time_counter_2[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[31]~187\, u0|perf_count_0|read_mux_out[31]~187, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add7~125\, u0|perf_count_0|Add7~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_3[31]\, u0|perf_count_0|event_counter_3[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add5~125\, u0|perf_count_0|Add5~125, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|event_counter_2[31]\, u0|perf_count_0|event_counter_2[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[31]~188\, u0|perf_count_0|read_mux_out[31]~188, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|Add2~253\, u0|perf_count_0|Add2~253, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|time_counter_1[63]\, u0|perf_count_0|time_counter_1[63], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[31]~186\, u0|perf_count_0|read_mux_out[31]~186, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|read_mux_out[31]\, u0|perf_count_0|read_mux_out[31], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_0|readdata[31]\, u0|perf_count_0|readdata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[31]\, u0|mailbox_simple_0|pointer_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|snd_int_readdata~31\, u0|mailbox_simple_0|snd_int_readdata~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34\, u0|mm_interconnect_0|rsp_mux|src_payload~34, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35\, u0|mm_interconnect_0|rsp_mux|src_payload~35, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~36\, u0|mm_interconnect_0|rsp_mux|src_payload~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdata_d1[31]\, u0|cpu_0|cpu|d_readdata_d1[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~7\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[7]\, u0|cpu_0|cpu|A_slow_inst_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[7]\, u0|cpu_0|cpu|A_mul_cell_p1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[7]~7\, u0|cpu_0|cpu|M_rot[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~7\, u0|cpu_0|cpu|A_shift_rot_result~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[7]\, u0|cpu_0|cpu|A_shift_rot_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[5]\, u0|cpu_0|cpu|M_pc_plus_one[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[7]~feeder\, u0|cpu_0|cpu|M_alu_result[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[7]~DUPLICATE\, u0|cpu_0|cpu|M_alu_result[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[7]~16\, u0|cpu_0|cpu|M_inst_result[7]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[7]\, u0|cpu_0|cpu|A_inst_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[7]~16\, u0|cpu_0|cpu|A_wr_data_unfiltered[7]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[7]~17\, u0|cpu_0|cpu|A_wr_data_unfiltered[7]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[7]\, u0|cpu_0|cpu|W_wr_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[7]\, u0|cpu_0|cpu|M_alu_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[7]~22\, u0|cpu_0|cpu|D_src2_reg[7]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[7]~23\, u0|cpu_0|cpu|D_src2_reg[7]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[7]\, u0|cpu_0|cpu|E_src2[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[7]\, u0|cpu_0|cpu|M_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[7]\, u0|cpu_0|cpu|A_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[7]\, u0|cpu_0|cpu|W_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[8]\, u0|cpu_0|cpu|W_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_dirty~4\, u0|cpu_0|cpu|M_dc_dirty~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[9]\, u0|cpu_0|cpu|W_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[6]\, u0|cpu_0|cpu|W_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[5]\, u0|cpu_0|cpu|W_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_dc_valid_st_cache_hit\, u0|cpu_0|cpu|W_dc_valid_st_cache_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_dirty~3\, u0|cpu_0|cpu|M_dc_dirty~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_dirty~5\, u0|cpu_0|cpu|M_dc_dirty~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_dirty~0\, u0|cpu_0|cpu|M_dc_dirty~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_dirty~1\, u0|cpu_0|cpu|M_dc_dirty~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_dirty~2\, u0|cpu_0|cpu|M_dc_dirty~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[10]~DUPLICATE\, u0|cpu_0|cpu|W_mem_baddr[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_dirty\, u0|cpu_0|cpu|M_dc_dirty, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_dirty\, u0|cpu_0|cpu|A_dc_dirty, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_starting~0\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal222~0\, u0|cpu_0|cpu|Equal222~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_dc_addr_wb_inv\, u0|cpu_0|cpu|M_ctrl_dc_addr_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_dc_addr_wb_inv\, u0|cpu_0|cpu|A_ctrl_dc_addr_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_dc_index_wb_inv\, u0|cpu_0|cpu|M_ctrl_dc_index_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_dc_index_wb_inv\, u0|cpu_0|cpu|A_ctrl_dc_index_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_want_xfer~0\, u0|cpu_0|cpu|A_dc_want_xfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_starting\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_xfer_rd_addr_has_started\, u0|cpu_0|cpu|A_dc_xfer_rd_addr_has_started, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_active_nxt~0\, u0|cpu_0|cpu|A_dc_wb_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_active\, u0|cpu_0|cpu|A_dc_wb_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_starting~0\, u0|cpu_0|cpu|A_dc_fill_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_dp_offset_nxt[0]~1\, u0|cpu_0|cpu|A_dc_fill_dp_offset_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_dp_offset[0]\, u0|cpu_0|cpu|A_dc_fill_dp_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_addr[0]~0\, u0|cpu_0|cpu|dc_data_wr_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[18]~feeder\, u0|cpu_0|cpu|A_inst_result[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[18]\, u0|cpu_0|cpu|A_inst_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[0]~0\, u0|cpu_0|cpu|M_pc_plus_one[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[0]\, u0|cpu_0|cpu|M_pc_plus_one[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal345~0\, u0|cpu_0|cpu|Equal345~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata[2]~0\, u0|cpu_0|cpu|E_control_reg_rddata[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[2]~DUPLICATE\, u0|cpu_0|cpu|A_inst_result[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ienable_reg_irq2\, u0|cpu_0|cpu|W_ienable_reg_irq2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ipending_reg_irq2_nxt\, u0|cpu_0|cpu|W_ipending_reg_irq2_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ipending_reg_irq2\, u0|cpu_0|cpu|W_ipending_reg_irq2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_control_reg_rddata_muxed[2]~2\, u0|cpu_0|cpu|D_control_reg_rddata_muxed[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata[2]\, u0|cpu_0|cpu|E_control_reg_rddata[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_illegal~0\, u0|cpu_0|cpu|D_ctrl_illegal~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_illegal~1\, u0|cpu_0|cpu|D_ctrl_illegal~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_illegal\, u0|cpu_0|cpu|E_ctrl_illegal, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_illegal_inst_pri15\, u0|cpu_0|cpu|M_exc_illegal_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_illegal_inst_pri15_nxt~0\, u0|cpu_0|cpu|A_exc_illegal_inst_pri15_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_illegal_inst_pri15\, u0|cpu_0|cpu|A_exc_illegal_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_highest_pri_cause_code[0]~0\, u0|cpu_0|cpu|A_exc_highest_pri_cause_code[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_exception_reg_cause[0]\, u0|cpu_0|cpu|W_exception_reg_cause[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata_muxed[2]~2\, u0|cpu_0|cpu|E_control_reg_rddata_muxed[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_control_reg_rddata[2]\, u0|cpu_0|cpu|M_control_reg_rddata[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[2]~6\, u0|cpu_0|cpu|M_inst_result[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[2]\, u0|cpu_0|cpu|A_inst_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_alu_result[10]~DUPLICATE\, u0|cpu_0|cpu|M_alu_result[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[8]\, u0|cpu_0|cpu|M_pc_plus_one[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[10]~7\, u0|cpu_0|cpu|M_inst_result[10]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[10]\, u0|cpu_0|cpu|A_inst_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[2]~6\, u0|cpu_0|cpu|A_wr_data_unfiltered[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[2]~2\, u0|cpu_0|cpu|M_rot[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~2\, u0|cpu_0|cpu|A_shift_rot_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[2]\, u0|cpu_0|cpu|A_shift_rot_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[2]~feeder\, u0|cpu_0|cpu|A_mul_cell_p1[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[2]\, u0|cpu_0|cpu|A_mul_cell_p1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[2]\, u0|cpu_0|cpu|A_slow_inst_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[2]~7\, u0|cpu_0|cpu|A_wr_data_unfiltered[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[2]~feeder\, u0|cpu_0|cpu|W_wr_data[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_wr_data[2]\, u0|cpu_0|cpu|W_wr_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[2]~12\, u0|cpu_0|cpu|D_src2_reg[2]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[2]~13\, u0|cpu_0|cpu|D_src2_reg[2]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[2]\, u0|cpu_0|cpu|E_src2_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[18]~feeder\, u0|cpu_0|cpu|M_st_data[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[18]~75\, u0|cpu_0|cpu|D_src2_reg[18]~75, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[18]\, u0|cpu_0|cpu|E_src2_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[18]\, u0|cpu_0|cpu|M_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[18]\, u0|cpu_0|cpu|A_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[18]~20\, u0|cpu_0|cpu|d_writedata_nxt[18]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[18]\, u0|cpu_0|cpu|d_writedata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~9\, u0|mm_interconnect_0|cmd_mux_004|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[18]~31\, u0|mm_interconnect_0|rsp_mux_003|src_data[18]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[18]\, u0|cpu_0|cpu|i_readdata_d1[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[19]~DUPLICATE\, u0|cpu_0|cpu|D_iw[19]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_dst_regnum[2]~3\, u0|cpu_0|cpu|D_dst_regnum[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_dst_regnum[2]\, u0|cpu_0|cpu|E_dst_regnum[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dst_regnum[2]\, u0|cpu_0|cpu|M_dst_regnum[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_b_cmp_F~1\, u0|cpu_0|cpu|M_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_b_cmp_F~0\, u0|cpu_0|cpu|M_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_b_cmp_F\, u0|cpu_0|cpu|M_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_b_cmp_D\, u0|cpu_0|cpu|A_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_b_cmp_F~0\, u0|cpu_0|cpu|A_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_b_cmp_F~1\, u0|cpu_0|cpu|A_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_regnum_b_cmp_F\, u0|cpu_0|cpu|A_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_regnum_b_cmp_D\, u0|cpu_0|cpu|W_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~1\, u0|cpu_0|cpu|D_src2_reg[27]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[0]~8\, u0|cpu_0|cpu|D_src2_reg[0]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[0]~9\, u0|cpu_0|cpu|D_src2_reg[0]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2_reg[0]\, u0|cpu_0|cpu|E_src2_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[0]~feeder\, u0|cpu_0|cpu|M_st_data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[0]\, u0|cpu_0|cpu|M_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_data[0]\, u0|cpu_0|cpu|A_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_st_data[0]~DUPLICATE\, u0|cpu_0|cpu|M_st_data[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_st_data[0]\, u0|cpu_0|cpu|A_dc_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_data[0]~0\, u0|cpu_0|cpu|dc_data_wr_port_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_control_reg_rddata_muxed[1]~1\, u0|cpu_0|cpu|D_control_reg_rddata_muxed[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata[1]\, u0|cpu_0|cpu|E_control_reg_rddata[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata_muxed[1]~1\, u0|cpu_0|cpu|E_control_reg_rddata_muxed[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_control_reg_rddata[1]\, u0|cpu_0|cpu|M_control_reg_rddata[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[1]~3\, u0|cpu_0|cpu|M_inst_result[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[1]\, u0|cpu_0|cpu|A_inst_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ienable_reg_irq1~feeder\, u0|cpu_0|cpu|W_ienable_reg_irq1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ienable_reg_irq1\, u0|cpu_0|cpu|W_ienable_reg_irq1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ipending_reg_irq1_nxt~0\, u0|cpu_0|cpu|W_ipending_reg_irq1_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_ipending_reg_irq1\, u0|cpu_0|cpu|W_ipending_reg_irq1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|norm_intr_req~0\, u0|cpu_0|cpu|norm_intr_req~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_norm_intr_req\, u0|cpu_0|cpu|M_norm_intr_req, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_op_break\, u0|cpu_0|cpu|E_op_break, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_break_inst_pri15\, u0|cpu_0|cpu|M_exc_break_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_break~0\, u0|cpu_0|cpu|M_exc_break~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[11]\, u0|cpu_0|cpu|M_target_pcb[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~9\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[9]\, u0|cpu_0|cpu|A_pipe_flush_waddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[9]\, u0|cpu_0|cpu|D_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~14\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[9]\, u0|cpu_0|cpu|E_extra_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[9]\, u0|cpu_0|cpu|M_pipe_flush_waddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~15\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[9]\, u0|cpu_0|cpu|F_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[9]~DUPLICATE\, u0|cpu_0|cpu|D_pc[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt~0\, u0|cpu_0|cpu|ic_tag_wraddress_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_line[6]\, u0|cpu_0|cpu|ic_fill_line[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[24]\, u0|cpu_0|cpu|D_iw[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal314~0\, u0|cpu_0|cpu|Equal314~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~5\, u0|cpu_0|cpu|D_src2_reg[27]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[31]~6\, u0|cpu_0|cpu|D_src2_reg[31]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[3]~37\, u0|cpu_0|cpu|D_src2_reg[3]~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[3]~14\, u0|cpu_0|cpu|D_src2[3]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[3]\, u0|cpu_0|cpu|E_src2[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_rot_pass1~0\, u0|cpu_0|cpu|E_rot_pass1~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot_pass1\, u0|cpu_0|cpu|M_rot_pass1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[2]~27\, u0|cpu_0|cpu|M_rot[2]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~27\, u0|cpu_0|cpu|A_shift_rot_result~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[10]\, u0|cpu_0|cpu|A_shift_rot_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~4\, u0|cpu_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[10]\, u0|cpu_0|cpu|A_slow_inst_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[10]~76\, u0|cpu_0|cpu|A_wr_data_unfiltered[10]~76, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[10]\, u0|cpu_0|cpu|A_mul_cell_p1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[10]~77\, u0|cpu_0|cpu|A_wr_data_unfiltered[10]~77, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[10]~26\, u0|cpu_0|cpu|D_src1_reg[10]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[10]\, u0|cpu_0|cpu|E_src1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[8]\, u0|cpu_0|cpu|M_pipe_flush_waddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[10]\, u0|cpu_0|cpu|M_target_pcb[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[8]\, u0|cpu_0|cpu|M_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~8\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[8]\, u0|cpu_0|cpu|A_pipe_flush_waddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[5]~13\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[5]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[8]\, u0|cpu_0|cpu|F_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[8]\, u0|cpu_0|cpu|D_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt~1\, u0|cpu_0|cpu|ic_tag_wraddress_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_line[5]\, u0|cpu_0|cpu|ic_fill_line[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~0\, u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_ignore_dst~2\, u0|cpu_0|cpu|F_ctrl_ignore_dst~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~4\, u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~5\, u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~2\, u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_src2_choose_imm~0\, u0|cpu_0|cpu|F_ctrl_src2_choose_imm~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~1\, u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_ignore_dst~1\, u0|cpu_0|cpu|F_ctrl_ignore_dst~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~3\, u0|cpu_0|cpu|F_ctrl_implicit_dst_eretaddr~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr\, u0|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_dst_regnum[4]~4\, u0|cpu_0|cpu|D_dst_regnum[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_dst_regnum[4]\, u0|cpu_0|cpu|E_dst_regnum[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_b_cmp_F~1\, u0|cpu_0|cpu|E_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_b_cmp_F~0\, u0|cpu_0|cpu|E_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_regnum_b_cmp_F\, u0|cpu_0|cpu|E_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_regnum_b_cmp_D\, u0|cpu_0|cpu|M_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~0\, u0|cpu_0|cpu|D_src2_reg[27]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2_reg[27]~4\, u0|cpu_0|cpu|D_src2_reg[27]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[16]~34\, u0|cpu_0|cpu|D_src2[16]~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[16]~35\, u0|cpu_0|cpu|D_src2[16]~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src2[16]~19\, u0|cpu_0|cpu|D_src2[16]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[16]~SCLR_LUT\, u0|cpu_0|cpu|E_src2[16]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[16]~_Duplicate_1\, u0|cpu_0|cpu|E_src2[16]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[16]\, u0|cpu_0|cpu|M_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_hit~1\, u0|cpu_0|cpu|M_dc_hit~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_hit\, u0|cpu_0|cpu|M_dc_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_hit\, u0|cpu_0|cpu|A_dc_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_valid_st_cache_hit\, u0|cpu_0|cpu|A_dc_valid_st_cache_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_dc_index_nowb_inv\, u0|cpu_0|cpu|A_ctrl_dc_index_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|dc_data_wr_port_en~0\, u0|cpu_0|cpu|dc_data_wr_port_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[3]\, u0|cpu_0|cpu|M_pc_plus_one[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[5]~12\, u0|cpu_0|cpu|M_inst_result[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[5]\, u0|cpu_0|cpu|A_inst_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt[0]~7\, u0|cpu_0|cpu|ic_tag_wraddress_nxt[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress[0]\, u0|cpu_0|cpu|ic_tag_wraddress[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt[1]~8\, u0|cpu_0|cpu|ic_tag_wraddress_nxt[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress[1]\, u0|cpu_0|cpu|ic_tag_wraddress[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt[2]~9\, u0|cpu_0|cpu|ic_tag_wraddress_nxt[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress[2]\, u0|cpu_0|cpu|ic_tag_wraddress[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt[3]~10\, u0|cpu_0|cpu|ic_tag_wraddress_nxt[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress[3]\, u0|cpu_0|cpu|ic_tag_wraddress[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt[4]~11\, u0|cpu_0|cpu|ic_tag_wraddress_nxt[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress[4]\, u0|cpu_0|cpu|ic_tag_wraddress[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt[5]~12\, u0|cpu_0|cpu|ic_tag_wraddress_nxt[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress[5]\, u0|cpu_0|cpu|ic_tag_wraddress[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt[6]~13\, u0|cpu_0|cpu|ic_tag_wraddress_nxt[6]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress[6]\, u0|cpu_0|cpu|ic_tag_wraddress[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[2]~DUPLICATE\, u0|cpu_0|cpu|ic_fill_tag[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[4]~feeder\, u0|cpu_0|cpu|ic_fill_tag[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[4]\, u0|cpu_0|cpu|ic_fill_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[5]~feeder\, u0|cpu_0|cpu|ic_fill_tag[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[5]\, u0|cpu_0|cpu|ic_fill_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~6\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_en~0\, u0|cpu_0|cpu|ic_fill_valid_bits_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_en\, u0|cpu_0|cpu|ic_fill_valid_bits_en, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[0]\, u0|cpu_0|cpu|ic_fill_valid_bits[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~4\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[1]\, u0|cpu_0|cpu|ic_fill_valid_bits[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~7\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[2]\, u0|cpu_0|cpu|ic_fill_valid_bits[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~5\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[3]\, u0|cpu_0|cpu|ic_fill_valid_bits[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~2\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[4]\, u0|cpu_0|cpu|ic_fill_valid_bits[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~0\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[5]\, u0|cpu_0|cpu|ic_fill_valid_bits[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~3\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[6]\, u0|cpu_0|cpu|ic_fill_valid_bits[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits_nxt~1\, u0|cpu_0|cpu|ic_fill_valid_bits_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_valid_bits[7]\, u0|cpu_0|cpu|ic_fill_valid_bits[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_hit~1\, u0|cpu_0|cpu|F_ic_hit~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_hit~0\, u0|cpu_0|cpu|F_ic_hit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_hit\, u0|cpu_0|cpu|F_ic_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw_valid\, u0|cpu_0|cpu|D_iw_valid, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~1\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[7]\, u0|cpu_0|cpu|E_extra_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[7]\, u0|cpu_0|cpu|M_pipe_flush_waddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[9]\, u0|cpu_0|cpu|M_target_pcb[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[7]\, u0|cpu_0|cpu|M_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~7\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[7]\, u0|cpu_0|cpu|A_pipe_flush_waddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[4]~16\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[4]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[7]\, u0|cpu_0|cpu|D_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[4]~17\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[4]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[4]~11\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[7]\, u0|cpu_0|cpu|F_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[7]~feeder\, u0|cpu_0|cpu|D_pc[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[7]~DUPLICATE\, u0|cpu_0|cpu|D_pc[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt~4\, u0|cpu_0|cpu|ic_tag_wraddress_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_line[4]\, u0|cpu_0|cpu|ic_fill_line[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add0~17\, u0|cpu_0|cpu|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[6]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[3]~19\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[3]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[6]\, u0|cpu_0|cpu|M_pipe_flush_waddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[8]\, u0|cpu_0|cpu|M_target_pcb[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[6]\, u0|cpu_0|cpu|M_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~6\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[6]\, u0|cpu_0|cpu|A_pipe_flush_waddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[3]~18\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[3]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[3]~10\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[6]\, u0|cpu_0|cpu|F_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[6]~feeder\, u0|cpu_0|cpu|D_pc[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[6]\, u0|cpu_0|cpu|D_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt~5\, u0|cpu_0|cpu|ic_tag_wraddress_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_line[3]\, u0|cpu_0|cpu|ic_fill_line[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[5]\, u0|cpu_0|cpu|D_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[5]\, u0|cpu_0|cpu|E_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ld_st_dcache_management_bus~0\, u0|cpu_0|cpu|E_ld_st_dcache_management_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management\, u0|cpu_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_st_bus~0\, u0|cpu_0|cpu|E_st_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_st_bypass\, u0|cpu_0|cpu|M_ctrl_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_st_bypass\, u0|cpu_0|cpu|A_ctrl_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_stall_nxt~2\, u0|cpu_0|cpu|A_mem_stall_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ld_stnon32_cache~0\, u0|cpu_0|cpu|E_ld_stnon32_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_stnon32_cache\, u0|cpu_0|cpu|M_ctrl_ld_stnon32_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~1\, u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~2\, u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~3\, u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~0\, u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~4\, u0|cpu_0|cpu|A_dc_fill_need_extra_stall_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_need_extra_stall\, u0|cpu_0|cpu|A_dc_fill_need_extra_stall, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_stall_nxt~1\, u0|cpu_0|cpu|A_mem_stall_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_dc_nowb_inv~0\, u0|cpu_0|cpu|E_ctrl_dc_nowb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_dc_nowb_inv\, u0|cpu_0|cpu|M_ctrl_dc_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_dc_nowb_inv\, u0|cpu_0|cpu|A_ctrl_dc_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_dcache_management_done_nxt~0\, u0|cpu_0|cpu|A_dc_dcache_management_done_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_dcache_management_done_nxt\, u0|cpu_0|cpu|A_dc_dcache_management_done_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_dcache_management_done\, u0|cpu_0|cpu|A_dc_dcache_management_done, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_stall_nxt~3\, u0|cpu_0|cpu|A_mem_stall_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_stall_nxt~0\, u0|cpu_0|cpu|A_mem_stall_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_stall\, u0|cpu_0|cpu|A_mem_stall, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_exc_any\, u0|cpu_0|cpu|A_exc_any, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_dst_reg_from_M\, u0|cpu_0|cpu|A_wr_dst_reg_from_M, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_dst_reg~0\, u0|cpu_0|cpu|A_wr_dst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[7]~15\, u0|cpu_0|cpu|D_src1_reg[7]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[7]~DUPLICATE\, u0|cpu_0|cpu|E_src1[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[5]\, u0|cpu_0|cpu|M_pipe_flush_waddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[2]~8\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[2]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[5]\, u0|cpu_0|cpu|M_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[7]\, u0|cpu_0|cpu|M_target_pcb[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~5\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[5]\, u0|cpu_0|cpu|A_pipe_flush_waddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[2]~9\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[5]\, u0|cpu_0|cpu|F_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[5]~DUPLICATE\, u0|cpu_0|cpu|D_pc[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt~6\, u0|cpu_0|cpu|ic_tag_wraddress_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_line[2]\, u0|cpu_0|cpu|ic_fill_line[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[0]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[0]~feeder\, u0|cpu_0|cpu|E_extra_pc[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[0]\, u0|cpu_0|cpu|D_pc_plus_one[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[0]\, u0|cpu_0|cpu|E_extra_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[0]\, u0|cpu_0|cpu|M_pipe_flush_waddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[0]~0\, u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[0]\, u0|cpu_0|cpu|M_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[2]\, u0|cpu_0|cpu|M_target_pcb[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~0\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[0]\, u0|cpu_0|cpu|A_pipe_flush_waddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[0]~1\, u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[0]\, u0|cpu_0|cpu|F_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_br_taken_waddr_partial[4]\, u0|cpu_0|cpu|D_br_taken_waddr_partial[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[4]~feeder\, u0|cpu_0|cpu|E_extra_pc[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc_plus_one[4]\, u0|cpu_0|cpu|D_pc_plus_one[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[4]\, u0|cpu_0|cpu|E_extra_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[4]\, u0|cpu_0|cpu|M_pipe_flush_waddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[4]~feeder\, u0|cpu_0|cpu|M_pc[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[4]\, u0|cpu_0|cpu|M_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[6]~feeder\, u0|cpu_0|cpu|M_target_pcb[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[6]\, u0|cpu_0|cpu|M_target_pcb[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~4\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[4]\, u0|cpu_0|cpu|A_pipe_flush_waddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[1]~6\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[1]~7\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[1]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[4]\, u0|cpu_0|cpu|F_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[4]~DUPLICATE\, u0|cpu_0|cpu|D_pc[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt~2\, u0|cpu_0|cpu|ic_tag_wraddress_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_line[1]\, u0|cpu_0|cpu|ic_fill_line[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[12]~DUPLICATE\, u0|cpu_0|cpu|D_iw[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[6]~feeder\, u0|cpu_0|cpu|E_src2[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src2[6]\, u0|cpu_0|cpu|E_src2[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[6]\, u0|cpu_0|cpu|M_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[6]\, u0|cpu_0|cpu|A_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_line[1]\, u0|cpu_0|cpu|A_dc_wb_line[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field_nxt[1]~5\, u0|cpu_0|cpu|d_address_line_field_nxt[1]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_line_field[1]\, u0|cpu_0|cpu|d_address_line_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1\, u0|mm_interconnect_0|router|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1\, u0|mm_interconnect_0|cmd_demux|WideOr0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2\, u0|mm_interconnect_0|cmd_demux|WideOr0~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|av_wr_data_transfer~0\, u0|cpu_0|cpu|av_wr_data_transfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[0]~3\, u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt[3]~1\, u0|cpu_0|cpu|A_dc_wr_data_cnt[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt[3]~0\, u0|cpu_0|cpu|A_dc_wr_data_cnt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt[0]\, u0|cpu_0|cpu|A_dc_wr_data_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add18~1\, u0|cpu_0|cpu|Add18~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[1]~2\, u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt[1]\, u0|cpu_0|cpu|A_dc_wr_data_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add18~0\, u0|cpu_0|cpu|Add18~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[2]~1\, u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt[2]\, u0|cpu_0|cpu|A_dc_wr_data_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[3]~0\, u0|cpu_0|cpu|A_dc_wr_data_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wr_data_cnt[3]\, u0|cpu_0|cpu|A_dc_wr_data_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_update_av_writedata~0\, u0|cpu_0|cpu|A_dc_wb_update_av_writedata~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_update_av_writedata\, u0|cpu_0|cpu|A_dc_wb_update_av_writedata, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[29]~27\, u0|cpu_0|cpu|d_writedata_nxt[29]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[29]\, u0|cpu_0|cpu|d_writedata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[29]~feeder\, u0|mailbox_simple_0|pointer_reg[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[29]\, u0|mailbox_simple_0|pointer_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~23\, u0|mailbox_simple_0|rcv_int_readdata~23, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[29]\, u0|mailbox_simple_0|readdata_with_waitstate[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[29]~140\, u0|perf_count_1|read_mux_out[29]~140, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_0[61]~DUPLICATE\, u0|perf_count_1|time_counter_0[61]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[29]~142\, u0|perf_count_1|read_mux_out[29]~142, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[29]~143\, u0|perf_count_1|read_mux_out[29]~143, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_3[61]~DUPLICATE\, u0|perf_count_1|time_counter_3[61]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[29]~141\, u0|perf_count_1|read_mux_out[29]~141, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[29]~138\, u0|perf_count_1|read_mux_out[29]~138, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|time_counter_2[61]~DUPLICATE\, u0|perf_count_1|time_counter_2[61]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[29]~139\, u0|perf_count_1|read_mux_out[29]~139, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[29]\, u0|perf_count_1|read_mux_out[29], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[29]\, u0|perf_count_1|readdata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~26\, u0|mm_interconnect_0|rsp_mux_001|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~46\, u0|mm_interconnect_0|rsp_mux_001|src_payload~46, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[29]\, u0|cpu_1|cpu|d_readdata_d1[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~3\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[13]\, u0|cpu_1|cpu|A_slow_inst_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[5]~16\, u0|cpu_1|cpu|M_rot[5]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~16\, u0|cpu_1|cpu|A_shift_rot_result~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[13]\, u0|cpu_1|cpu|A_shift_rot_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[13]\, u0|cpu_1|cpu|A_mul_cell_p1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[13]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[11]\, u0|cpu_1|cpu|M_pc_plus_one[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[13]~13\, u0|cpu_1|cpu|M_inst_result[13]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[13]\, u0|cpu_1|cpu|A_inst_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[13]~40\, u0|cpu_1|cpu|A_wr_data_unfiltered[13]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[13]~41\, u0|cpu_1|cpu|A_wr_data_unfiltered[13]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[13]\, u0|cpu_1|cpu|M_alu_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[13]~feeder\, u0|cpu_1|cpu|W_wr_data[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[13]\, u0|cpu_1|cpu|W_wr_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[13]~13\, u0|cpu_1|cpu|D_src1_reg[13]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[13]\, u0|cpu_1|cpu|E_src1[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~14\, u0|cpu_1|cpu|E_alu_result~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[13]\, u0|cpu_1|cpu|E_alu_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[13]~41\, u0|cpu_1|cpu|D_src2_reg[13]~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[13]~42\, u0|cpu_1|cpu|D_src2_reg[13]~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[13]\, u0|cpu_1|cpu|E_src2_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[13]\, u0|cpu_1|cpu|M_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[13]~13\, u0|cpu_1|cpu|d_writedata_nxt[13]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[13]\, u0|cpu_1|cpu|d_writedata[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[13]~10\, u0|timer_1|period_l_register[13]~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[13]\, u0|timer_1|period_l_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~17\, u0|timer_1|internal_counter~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[13]\, u0|timer_1|internal_counter[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~121\, u0|timer_1|Add0~121, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~16\, u0|timer_1|internal_counter~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[14]\, u0|timer_1|internal_counter[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~117\, u0|timer_1|Add0~117, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~15\, u0|timer_1|internal_counter~15, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[15]\, u0|timer_1|internal_counter[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~33\, u0|timer_1|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[0]\, u0|timer_1|period_h_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[16]\, u0|timer_1|internal_counter[16], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~14\, u0|timer_1|internal_counter~14, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[17]\, u0|timer_1|internal_counter[17], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[17]~2\, u0|timer_1|counter_snapshot[17]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[17]\, u0|timer_1|counter_snapshot[17], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[1]~3\, u0|timer_1|read_mux_out[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[1]\, u0|timer_1|read_mux_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[1]\, u0|timer_1|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~8\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~6\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1]~2\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata[1]~4\, u0|mailbox_simple_0|rcv_int_readdata[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[1]\, u0|mailbox_simple_0|readdata_with_waitstate[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~7\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~9\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a1\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~10\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[1]\, u0|cpu_1|cpu|d_readdata_d1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[1]\, u0|cpu_1|cpu|A_dc_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[1]~1\, u0|cpu_1|cpu|dc_data_wr_port_data[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[4]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[4]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[4]~4\, u0|cpu_1|cpu|d_writedata_nxt[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[4]\, u0|cpu_1|cpu|d_writedata[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[4]~1\, u0|timer_1|period_l_register[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[4]\, u0|timer_1|period_l_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~1\, u0|timer_1|internal_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[4]\, u0|timer_1|internal_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~57\, u0|timer_1|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~0\, u0|timer_1|internal_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[5]\, u0|timer_1|internal_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~89\, u0|timer_1|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~8\, u0|timer_1|internal_counter~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[6]\, u0|timer_1|internal_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~29\, u0|timer_1|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[7]\, u0|timer_1|internal_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~49\, u0|timer_1|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_l_register[8]\, u0|timer_1|period_l_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[8]\, u0|timer_1|internal_counter[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~41\, u0|timer_1|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[9]\, u0|timer_1|internal_counter[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~37\, u0|timer_1|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[10]\, u0|timer_1|internal_counter[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~1\, u0|timer_1|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[11]\, u0|timer_1|internal_counter[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~7\, u0|timer_1|internal_counter~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[12]\, u0|timer_1|internal_counter[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal0~3\, u0|timer_1|Equal0~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal0~4\, u0|timer_1|Equal0~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal0~5\, u0|timer_1|Equal0~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal0~2\, u0|timer_1|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal0~0\, u0|timer_1|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[16]~DUPLICATE\, u0|timer_1|internal_counter[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal0~1\, u0|timer_1|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Equal0~6\, u0|timer_1|Equal0~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|always0~0\, u0|timer_1|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|Add0~97\, u0|timer_1|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter~10\, u0|timer_1|internal_counter~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[23]\, u0|timer_1|internal_counter[23], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[8]~feeder\, u0|timer_1|period_h_register[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|period_h_register[8]\, u0|timer_1|period_h_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|internal_counter[24]\, u0|timer_1|internal_counter[24], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[24]\, u0|timer_1|counter_snapshot[24], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[8]\, u0|timer_1|counter_snapshot[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[8]~52\, u0|timer_1|read_mux_out[8]~52, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[8]\, u0|timer_1|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~48\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~48, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|mutex_0_s1_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[8]~15\, u0|perf_count_1|read_mux_out[8]~15, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[8]~13\, u0|perf_count_1|read_mux_out[8]~13, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[8]~14\, u0|perf_count_1|read_mux_out[8]~14, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[8]~16\, u0|perf_count_1|read_mux_out[8]~16, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[8]~17\, u0|perf_count_1|read_mux_out[8]~17, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[8]~12\, u0|perf_count_1|read_mux_out[8]~12, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[8]\, u0|perf_count_1|read_mux_out[8], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[8]\, u0|perf_count_1|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|pointer_reg[8]~DUPLICATE\, u0|mailbox_simple_0|pointer_reg[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata~2\, u0|mailbox_simple_0|rcv_int_readdata~2, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[8]\, u0|mailbox_simple_0|readdata_with_waitstate[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~49\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~49, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~5\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[8]\, u0|cpu_1|cpu|d_readdata_d1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[8]\, u0|cpu_1|cpu|A_dc_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[8]~9\, u0|cpu_1|cpu|dc_data_wr_port_data[8]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[10]~feeder\, u0|cpu_1|cpu|M_alu_result[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[10]\, u0|cpu_1|cpu|M_alu_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[10]~7\, u0|cpu_1|cpu|M_inst_result[10]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[10]\, u0|cpu_1|cpu|A_inst_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[10]~42\, u0|cpu_1|cpu|A_wr_data_unfiltered[10]~42, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[10]\, u0|cpu_1|cpu|A_mul_cell_p1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~4\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[10]\, u0|cpu_1|cpu|A_slow_inst_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[2]~17\, u0|cpu_1|cpu|M_rot[2]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~17\, u0|cpu_1|cpu|A_shift_rot_result~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[10]\, u0|cpu_1|cpu|A_shift_rot_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[10]~43\, u0|cpu_1|cpu|A_wr_data_unfiltered[10]~43, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[10]~feeder\, u0|cpu_1|cpu|W_wr_data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[10]\, u0|cpu_1|cpu|W_wr_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[10]~14\, u0|cpu_1|cpu|D_src1_reg[10]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[10]\, u0|cpu_1|cpu|E_src1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~15\, u0|cpu_1|cpu|E_alu_result~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[10]\, u0|cpu_1|cpu|E_alu_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[10]~43\, u0|cpu_1|cpu|D_src2_reg[10]~43, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[10]~44\, u0|cpu_1|cpu|D_src2_reg[10]~44, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[10]\, u0|cpu_1|cpu|E_src2[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[10]\, u0|cpu_1|cpu|M_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[10]\, u0|cpu_1|cpu|A_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[3]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[3]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[9]~17\, u0|cpu_1|cpu|d_writedata_nxt[9]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[9]\, u0|cpu_1|cpu|d_writedata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~16\, u0|mm_interconnect_0|cmd_mux_011|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[9]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[9]~15\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[9]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[12]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[12]~17\, u0|mm_interconnect_0|rsp_mux_002|src_data[12]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[12]\, u0|cpu_1|cpu|i_readdata_d1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[27]\, u0|cpu_1|cpu|D_iw[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|rf_a_rd_port_addr[0]~0\, u0|cpu_1|cpu|rf_a_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[0]~16\, u0|cpu_1|cpu|D_src1_reg[0]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[0]\, u0|cpu_1|cpu|E_src1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~86\, u0|cpu_1|cpu|Add9~86, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~9\, u0|cpu_1|cpu|Add9~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_mem_byte_en[1]~3\, u0|cpu_1|cpu|E_mem_byte_en[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_byte_en[1]\, u0|cpu_1|cpu|M_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable_nxt[1]~3\, u0|cpu_1|cpu|d_byteenable_nxt[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_byteenable[1]\, u0|cpu_1|cpu|d_byteenable[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[33]\, u0|mm_interconnect_0|cmd_mux_011|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|byteenable[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[1]~3\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_byteenable[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[31]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[31]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~41\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~41, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[32]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[32], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[32]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[32], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[6]~6\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[30]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[30]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~39\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~37\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~40\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[31]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[31]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[7]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[5]~5\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[27]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[27]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[27]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~33\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~33, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[28]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[28]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[40]\, u0|mm_interconnect_0|cmd_mux_011|src_data[40], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[2]~2\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[11]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[11]~feeder\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[11]~16\, u0|mm_interconnect_0|rsp_mux_002|src_data[11]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[11]\, u0|cpu_1|cpu|i_readdata_d1[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_a_cmp_F~1\, u0|cpu_1|cpu|M_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_a_cmp_F~0\, u0|cpu_1|cpu|M_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_a_cmp_F\, u0|cpu_1|cpu|M_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_a_cmp_D\, u0|cpu_1|cpu|A_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_a_cmp_F~1\, u0|cpu_1|cpu|A_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_a_cmp_F~0\, u0|cpu_1|cpu|A_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_a_cmp_F\, u0|cpu_1|cpu|A_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_regnum_a_cmp_D\, u0|cpu_1|cpu|W_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[22]~0\, u0|cpu_1|cpu|E_src1[22]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[14]\, u0|cpu_1|cpu|W_wr_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[14]~11\, u0|cpu_1|cpu|D_src1_reg[14]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[14]\, u0|cpu_1|cpu|E_src1[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[12]\, u0|cpu_1|cpu|M_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[14]\, u0|cpu_1|cpu|M_target_pcb[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~10\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[12]\, u0|cpu_1|cpu|A_pipe_flush_waddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[12]~6\, u0|cpu_1|cpu|F_pc_nxt[12]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[12]\, u0|cpu_1|cpu|M_pipe_flush_waddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[12]~7\, u0|cpu_1|cpu|F_pc_nxt[12]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[12]\, u0|cpu_1|cpu|F_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[13]\, u0|cpu_1|cpu|D_pc_plus_one[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[13]~8\, u0|cpu_1|cpu|F_pc_nxt[13]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[13]~feeder\, u0|cpu_1|cpu|M_pipe_flush_waddr[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[13]\, u0|cpu_1|cpu|M_pipe_flush_waddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[13]\, u0|cpu_1|cpu|M_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[15]\, u0|cpu_1|cpu|M_target_pcb[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~11\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[13]\, u0|cpu_1|cpu|A_pipe_flush_waddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[13]~9\, u0|cpu_1|cpu|F_pc_nxt[13]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[13]\, u0|cpu_1|cpu|F_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[13]\, u0|cpu_1|cpu|D_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[3]\, u0|cpu_1|cpu|ic_fill_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[4]\, u0|cpu_1|cpu|A_dc_actual_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[4]\, u0|cpu_1|cpu|A_dc_wb_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt[4]~3\, u0|cpu_1|cpu|d_address_tag_field_nxt[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[4]~DUPLICATE\, u0|cpu_1|cpu|d_address_tag_field[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[51]\, u0|mm_interconnect_0|cmd_mux_012|src_data[51], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|eq_node[0]\, u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|eq_node[0], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a15\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[15]~20\, u0|mm_interconnect_0|rsp_mux_002|src_data[15]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[15]\, u0|cpu_1|cpu|i_readdata_d1[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[21]\, u0|cpu_1|cpu|D_iw[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_dst_regnum[4]~4\, u0|cpu_1|cpu|D_dst_regnum[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_dst_regnum[4]\, u0|cpu_1|cpu|E_dst_regnum[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dst_regnum[4]\, u0|cpu_1|cpu|M_dst_regnum[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum_from_M[4]\, u0|cpu_1|cpu|A_dst_regnum_from_M[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum~4\, u0|cpu_1|cpu|A_dst_regnum~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[14]~37\, u0|cpu_1|cpu|D_src2_reg[14]~37, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[14]~38\, u0|cpu_1|cpu|D_src2_reg[14]~38, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[14]\, u0|cpu_1|cpu|E_src2[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~4\, u0|cpu_1|cpu|Equal337~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~8\, u0|cpu_1|cpu|Equal337~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~5\, u0|cpu_1|cpu|Equal337~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~6\, u0|cpu_1|cpu|Equal337~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~3\, u0|cpu_1|cpu|Equal337~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~7\, u0|cpu_1|cpu|Equal337~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~9\, u0|cpu_1|cpu|Equal337~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~13\, u0|cpu_1|cpu|Equal337~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[31]\, u0|cpu_1|cpu|E_src1[31], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~11\, u0|cpu_1|cpu|Equal337~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~14\, u0|cpu_1|cpu|Equal337~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~12\, u0|cpu_1|cpu|Equal337~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~15\, u0|cpu_1|cpu|Equal337~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~10\, u0|cpu_1|cpu|Equal337~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_compare_op[0]~0\, u0|cpu_1|cpu|D_compare_op[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_compare_op[0]\, u0|cpu_1|cpu|E_compare_op[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_compare_op[1]~1\, u0|cpu_1|cpu|D_compare_op[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_compare_op[1]\, u0|cpu_1|cpu|E_compare_op[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_br_result~0\, u0|cpu_1|cpu|E_br_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_add_br_to_taken_history_unfiltered~0\, u0|cpu_1|cpu|E_add_br_to_taken_history_unfiltered~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_data[1]~feeder\, u0|cpu_1|cpu|E_bht_data[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_data[1]\, u0|cpu_1|cpu|E_bht_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_br_mispredict\, u0|cpu_1|cpu|E_br_mispredict, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_mispredict\, u0|cpu_1|cpu|M_br_mispredict, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_mispredict~_wirecell\, u0|cpu_1|cpu|M_br_mispredict~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_br_result~2\, u0|cpu_1|cpu|E_br_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[7]~0\, u0|cpu_1|cpu|M_br_cond_taken_history[7]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[0]\, u0|cpu_1|cpu|M_br_cond_taken_history[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[0]\, u0|cpu_1|cpu|F_bht_ptr_nxt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[0]\, u0|cpu_1|cpu|F_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[0]\, u0|cpu_1|cpu|D_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[0]\, u0|cpu_1|cpu|E_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[0]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[1]\, u0|cpu_1|cpu|M_br_cond_taken_history[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[1]\, u0|cpu_1|cpu|F_bht_ptr_nxt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[1]\, u0|cpu_1|cpu|F_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[1]\, u0|cpu_1|cpu|D_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[1]\, u0|cpu_1|cpu|E_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[1]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[2]\, u0|cpu_1|cpu|M_br_cond_taken_history[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[2]\, u0|cpu_1|cpu|F_bht_ptr_nxt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[2]\, u0|cpu_1|cpu|F_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[2]\, u0|cpu_1|cpu|D_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[2]\, u0|cpu_1|cpu|E_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[2]~feeder\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[2]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[3]~feeder\, u0|cpu_1|cpu|M_br_cond_taken_history[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[3]\, u0|cpu_1|cpu|M_br_cond_taken_history[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[3]\, u0|cpu_1|cpu|F_bht_ptr_nxt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[3]\, u0|cpu_1|cpu|F_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[3]~feeder\, u0|cpu_1|cpu|D_bht_ptr[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[3]\, u0|cpu_1|cpu|D_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[3]\, u0|cpu_1|cpu|E_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[3]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[4]~feeder\, u0|cpu_1|cpu|M_br_cond_taken_history[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[4]\, u0|cpu_1|cpu|M_br_cond_taken_history[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[4]\, u0|cpu_1|cpu|F_bht_ptr_nxt[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[4]\, u0|cpu_1|cpu|F_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[4]\, u0|cpu_1|cpu|D_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[4]\, u0|cpu_1|cpu|E_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[4]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[5]\, u0|cpu_1|cpu|M_br_cond_taken_history[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[5]\, u0|cpu_1|cpu|F_bht_ptr_nxt[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[5]\, u0|cpu_1|cpu|F_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[5]\, u0|cpu_1|cpu|D_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[5]\, u0|cpu_1|cpu|E_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[5]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[6]\, u0|cpu_1|cpu|M_br_cond_taken_history[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[6]\, u0|cpu_1|cpu|F_bht_ptr_nxt[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[6]\, u0|cpu_1|cpu|F_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[6]~feeder\, u0|cpu_1|cpu|D_bht_ptr[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[6]\, u0|cpu_1|cpu|D_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[6]\, u0|cpu_1|cpu|E_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[6]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_br_cond_taken_history[7]\, u0|cpu_1|cpu|M_br_cond_taken_history[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr_nxt[7]\, u0|cpu_1|cpu|F_bht_ptr_nxt[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_bht_ptr[7]\, u0|cpu_1|cpu|F_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_bht_ptr[7]\, u0|cpu_1|cpu|D_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_ptr[7]\, u0|cpu_1|cpu|E_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_ptr_unfiltered[7]\, u0|cpu_1|cpu|M_bht_ptr_unfiltered[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_data[1]\, u0|cpu_1|cpu|M_bht_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_bht|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_data[0]~feeder\, u0|cpu_1|cpu|E_bht_data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_bht_data[0]\, u0|cpu_1|cpu|E_bht_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_data[0]\, u0|cpu_1|cpu|M_bht_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_bht_wr_data_unfiltered[1]~0\, u0|cpu_1|cpu|M_bht_wr_data_unfiltered[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_pred_not_taken\, u0|cpu_1|cpu|D_br_pred_not_taken, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[7]\, u0|cpu_1|cpu|E_extra_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~13\, u0|cpu_1|cpu|E_alu_result~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[9]\, u0|cpu_1|cpu|E_alu_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[9]~39\, u0|cpu_1|cpu|D_src2_reg[9]~39, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[9]~40\, u0|cpu_1|cpu|D_src2_reg[9]~40, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[9]\, u0|cpu_1|cpu|E_src2[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[9]\, u0|cpu_1|cpu|M_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[9]\, u0|cpu_1|cpu|A_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[2]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[10]~16\, u0|cpu_1|cpu|d_writedata_nxt[10]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[10]\, u0|cpu_1|cpu|d_writedata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~10\, u0|mm_interconnect_0|cmd_mux_012|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a42\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a42, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[10]~25\, u0|mm_interconnect_0|rsp_mux_002|src_data[10]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[10]\, u0|cpu_1|cpu|i_readdata_d1[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[20]~feeder\, u0|cpu_1|cpu|D_iw[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[20]\, u0|cpu_1|cpu|D_iw[20], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_dst_regnum[3]~1\, u0|cpu_1|cpu|D_dst_regnum[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_dst_regnum[3]\, u0|cpu_1|cpu|E_dst_regnum[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dst_regnum[3]\, u0|cpu_1|cpu|M_dst_regnum[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum_from_M[3]\, u0|cpu_1|cpu|A_dst_regnum_from_M[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum~3\, u0|cpu_1|cpu|A_dst_regnum~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[8]~68\, u0|cpu_1|cpu|D_src2_reg[8]~68, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[8]~69\, u0|cpu_1|cpu|D_src2_reg[8]~69, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[8]\, u0|cpu_1|cpu|E_src2[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[8]\, u0|cpu_1|cpu|M_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[8]~feeder\, u0|cpu_1|cpu|A_mem_baddr[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[8]\, u0|cpu_1|cpu|A_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[1]~feeder\, u0|cpu_1|cpu|A_dc_xfer_wr_data[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_wr_data[1]\, u0|cpu_1|cpu|A_dc_xfer_wr_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[5]~5\, u0|cpu_1|cpu|d_writedata_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[5]\, u0|cpu_1|cpu|d_writedata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~20\, u0|mm_interconnect_0|cmd_mux_012|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a37\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[5]~8\, u0|mm_interconnect_0|rsp_mux_002|src_data[5]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[5]\, u0|cpu_1|cpu|i_readdata_d1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[24]\, u0|cpu_1|cpu|D_iw[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_dst_regnum[2]~3\, u0|cpu_1|cpu|D_dst_regnum[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_dst_regnum[2]\, u0|cpu_1|cpu|E_dst_regnum[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_a_cmp_F~1\, u0|cpu_1|cpu|E_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_wr_dst_reg_from_D\, u0|cpu_1|cpu|E_wr_dst_reg_from_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_wr_dst_reg\, u0|cpu_1|cpu|E_wr_dst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_a_cmp_F~0\, u0|cpu_1|cpu|E_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_a_cmp_F\, u0|cpu_1|cpu|E_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_a_cmp_D~DUPLICATE\, u0|cpu_1|cpu|M_regnum_a_cmp_D~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[22]~1\, u0|cpu_1|cpu|E_src1[22]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[31]~25\, u0|cpu_1|cpu|D_src1_reg[31]~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[31]~DUPLICATE\, u0|cpu_1|cpu|E_src1[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~1\, u0|cpu_1|cpu|Add9~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~77\, u0|cpu_1|cpu|Add9~77, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[0]~6\, u0|cpu_1|cpu|E_logic_result[0]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[0]~1\, u0|cpu_1|cpu|E_alu_result[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[0]\, u0|cpu_1|cpu|E_alu_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[0]\, u0|cpu_1|cpu|M_alu_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[0]~8\, u0|cpu_1|cpu|D_src2_reg[0]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[0]~11\, u0|cpu_1|cpu|D_src2[0]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[0]~12\, u0|cpu_1|cpu|D_src2[0]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[0]\, u0|cpu_1|cpu|E_src2[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add10~2\, u0|cpu_1|cpu|Add10~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_rn[3]\, u0|cpu_1|cpu|M_rot_rn[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[2]~2\, u0|cpu_1|cpu|M_rot[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~2\, u0|cpu_1|cpu|A_shift_rot_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[2]\, u0|cpu_1|cpu|A_shift_rot_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[2]\, u0|cpu_1|cpu|A_slow_inst_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_pc[0]\, u0|cpu_1|cpu|E_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[0]~0\, u0|cpu_1|cpu|M_pc_plus_one[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[0]\, u0|cpu_1|cpu|M_pc_plus_one[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[10]\, u0|cpu_1|cpu|D_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[10]\, u0|cpu_1|cpu|E_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[6]\, u0|cpu_1|cpu|E_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[9]\, u0|cpu_1|cpu|E_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[8]\, u0|cpu_1|cpu|E_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[7]\, u0|cpu_1|cpu|E_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal348~0\, u0|cpu_1|cpu|Equal348~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal349~0\, u0|cpu_1|cpu|Equal349~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_norm_intr_pri5_nxt~0\, u0|cpu_1|cpu|A_exc_norm_intr_pri5_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_norm_intr_pri5\, u0|cpu_1|cpu|A_exc_norm_intr_pri5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_trap_inst\, u0|cpu_1|cpu|E_ctrl_trap_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_trap_inst_pri15\, u0|cpu_1|cpu|M_exc_trap_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_trap_inst_pri15_nxt~0\, u0|cpu_1|cpu|A_exc_trap_inst_pri15_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_trap_inst_pri15\, u0|cpu_1|cpu|A_exc_trap_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_illegal~0\, u0|cpu_1|cpu|D_ctrl_illegal~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_illegal~1\, u0|cpu_1|cpu|D_ctrl_illegal~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_illegal\, u0|cpu_1|cpu|E_ctrl_illegal, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_illegal_inst_pri15\, u0|cpu_1|cpu|M_exc_illegal_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_illegal_inst_pri15_nxt~0\, u0|cpu_1|cpu|A_exc_illegal_inst_pri15_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_illegal_inst_pri15\, u0|cpu_1|cpu|A_exc_illegal_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_highest_pri_cause_code[0]~0\, u0|cpu_1|cpu|A_exc_highest_pri_cause_code[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_active_no_break\, u0|cpu_1|cpu|A_exc_active_no_break, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_exception_reg_cause[0]\, u0|cpu_1|cpu|W_exception_reg_cause[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal345~0\, u0|cpu_1|cpu|Equal345~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata[2]~0\, u0|cpu_1|cpu|E_control_reg_rddata[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|control_register[0]\, u0|timer_1|control_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|status_wr_strobe~0\, u0|timer_1|status_wr_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|timeout_occurred\, u0|timer_1|timeout_occurred, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|delayed_unxcounter_is_zeroxx0\, u0|timer_1|delayed_unxcounter_is_zeroxx0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|timeout_occurred~0\, u0|timer_1|timeout_occurred~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|timeout_occurred~DUPLICATE\, u0|timer_1|timeout_occurred~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[10]~feeder\, u0|cpu_1|cpu|M_iw[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[10]\, u0|cpu_1|cpu|M_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[10]~feeder\, u0|cpu_1|cpu|A_iw[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[10]\, u0|cpu_1|cpu|A_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[8]\, u0|cpu_1|cpu|M_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[8]\, u0|cpu_1|cpu|A_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[9]~feeder\, u0|cpu_1|cpu|M_iw[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[9]\, u0|cpu_1|cpu|M_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[9]\, u0|cpu_1|cpu|A_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_op_wrctl\, u0|cpu_1|cpu|E_op_wrctl, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_wrctl_inst\, u0|cpu_1|cpu|M_ctrl_wrctl_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_wrctl_inst~feeder\, u0|cpu_1|cpu|A_ctrl_wrctl_inst~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_wrctl_inst\, u0|cpu_1|cpu|A_ctrl_wrctl_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wrctl_status~0\, u0|cpu_1|cpu|A_wrctl_status~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[6]\, u0|cpu_1|cpu|M_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[6]\, u0|cpu_1|cpu|A_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[7]\, u0|cpu_1|cpu|M_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[7]\, u0|cpu_1|cpu|A_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ienable_reg_irq0_nxt~0\, u0|cpu_1|cpu|W_ienable_reg_irq0_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ienable_reg_irq2\, u0|cpu_1|cpu|W_ienable_reg_irq2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ipending_reg_irq2_nxt\, u0|cpu_1|cpu|W_ipending_reg_irq2_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ipending_reg_irq2\, u0|cpu_1|cpu|W_ipending_reg_irq2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_control_reg_rddata_muxed[2]~2\, u0|cpu_1|cpu|D_control_reg_rddata_muxed[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata[2]\, u0|cpu_1|cpu|E_control_reg_rddata[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata_muxed[2]~2\, u0|cpu_1|cpu|E_control_reg_rddata_muxed[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_control_reg_rddata[2]\, u0|cpu_1|cpu|M_control_reg_rddata[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[2]\, u0|cpu_1|cpu|M_alu_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[2]~6\, u0|cpu_1|cpu|M_inst_result[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[2]\, u0|cpu_1|cpu|A_inst_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[2]~6\, u0|cpu_1|cpu|A_wr_data_unfiltered[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[2]\, u0|cpu_1|cpu|A_mul_cell_p1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[2]~7\, u0|cpu_1|cpu|A_wr_data_unfiltered[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[2]\, u0|cpu_1|cpu|W_wr_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[2]~12\, u0|cpu_1|cpu|D_src2_reg[2]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[2]~28\, u0|cpu_1|cpu|D_src2_reg[2]~28, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[2]~4\, u0|cpu_1|cpu|D_src2[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[2]\, u0|cpu_1|cpu|E_src2[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~5\, u0|cpu_1|cpu|Add9~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add9~61\, u0|cpu_1|cpu|Add9~61, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[3]\, u0|cpu_1|cpu|M_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|av_addr_accepted\, u0|cpu_1|cpu|av_addr_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field_nxt[1]~2\, u0|cpu_1|cpu|d_address_offset_field_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[1]~2\, u0|cpu_1|cpu|d_address_offset_field[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[1]~3\, u0|cpu_1|cpu|d_address_offset_field[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[1]~1\, u0|cpu_1|cpu|d_address_offset_field[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[1]\, u0|cpu_1|cpu|d_address_offset_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[39]\, u0|mm_interconnect_0|cmd_mux_011|src_data[39], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[1]~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~23\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~17\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~14\, u0|mm_interconnect_0|cmd_mux_011|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[8]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[8]~13\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[8]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[24]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[24]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[24]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~29\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[25]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[25]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_error~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_error~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_error\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_error, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~16\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[34]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[34], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[34]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[34], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_rd~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[2]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[0]~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[17]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[17]~30\, u0|mm_interconnect_0|rsp_mux_002|src_data[17]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[17]\, u0|cpu_1|cpu|i_readdata_d1[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[9]\, u0|cpu_1|cpu|D_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[3]~49\, u0|cpu_1|cpu|D_src2_reg[3]~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[3]~15\, u0|cpu_1|cpu|D_src2[3]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[3]~DUPLICATE\, u0|cpu_1|cpu|E_src2[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_pass0~0\, u0|cpu_1|cpu|E_rot_pass0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_pass0\, u0|cpu_1|cpu|M_rot_pass0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[1]~1\, u0|cpu_1|cpu|M_rot[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~1\, u0|cpu_1|cpu|A_shift_rot_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[1]\, u0|cpu_1|cpu|A_shift_rot_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[1]\, u0|cpu_1|cpu|A_slow_inst_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[1]\, u0|cpu_1|cpu|A_mul_cell_p1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_control_reg_rddata[1]~0\, u0|cpu_1|cpu|M_control_reg_rddata[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ienable_reg_irq1\, u0|cpu_1|cpu|W_ienable_reg_irq1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ipending_reg_irq1_nxt~0\, u0|cpu_1|cpu|W_ipending_reg_irq1_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ipending_reg_irq1\, u0|cpu_1|cpu|W_ipending_reg_irq1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_control_reg_rddata_muxed[1]~1\, u0|cpu_1|cpu|D_control_reg_rddata_muxed[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata[1]\, u0|cpu_1|cpu|E_control_reg_rddata[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata_muxed[1]~1\, u0|cpu_1|cpu|E_control_reg_rddata_muxed[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_control_reg_rddata[1]\, u0|cpu_1|cpu|M_control_reg_rddata[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[1]\, u0|cpu_1|cpu|M_alu_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[1]~3\, u0|cpu_1|cpu|M_inst_result[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[1]\, u0|cpu_1|cpu|A_inst_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[1]~4\, u0|cpu_1|cpu|A_wr_data_unfiltered[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[1]~5\, u0|cpu_1|cpu|A_wr_data_unfiltered[1]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[1]\, u0|cpu_1|cpu|W_wr_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[1]~10\, u0|cpu_1|cpu|D_src2_reg[1]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[1]~26\, u0|cpu_1|cpu|D_src2_reg[1]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[1]~2\, u0|cpu_1|cpu|D_src2[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[1]\, u0|cpu_1|cpu|E_src2[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_mem_byte_en[3]~0\, u0|cpu_1|cpu|E_mem_byte_en[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_byte_en[3]\, u0|cpu_1|cpu|M_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_byte_en[3]\, u0|cpu_1|cpu|A_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal330~0\, u0|cpu_1|cpu|Equal330~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal330~1\, u0|cpu_1|cpu|Equal330~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_wr_dst_reg_from_E~feeder\, u0|cpu_1|cpu|M_wr_dst_reg_from_E~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_wr_dst_reg_from_E\, u0|cpu_1|cpu|M_wr_dst_reg_from_E, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_wr_dst_reg~0\, u0|cpu_1|cpu|M_wr_dst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_wr_dst_reg~1\, u0|cpu_1|cpu|M_wr_dst_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_b_cmp_F~1\, u0|cpu_1|cpu|M_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_b_cmp_F\, u0|cpu_1|cpu|M_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_b_cmp_D\, u0|cpu_1|cpu|A_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_b_cmp_F~1\, u0|cpu_1|cpu|A_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_b_cmp_F~0\, u0|cpu_1|cpu|A_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_regnum_b_cmp_F\, u0|cpu_1|cpu|A_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_regnum_b_cmp_D\, u0|cpu_1|cpu|W_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~1\, u0|cpu_1|cpu|D_src2_reg[31]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[4]\, u0|cpu_1|cpu|M_alu_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[4]~16\, u0|cpu_1|cpu|D_src2_reg[4]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[4]~27\, u0|cpu_1|cpu|D_src2_reg[4]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2[4]~3\, u0|cpu_1|cpu|D_src2[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[4]\, u0|cpu_1|cpu|E_src2[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[4]\, u0|cpu_1|cpu|M_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[2]\, u0|cpu_1|cpu|d_address_offset_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add19~0\, u0|cpu_1|cpu|Add19~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field_nxt[2]~0\, u0|cpu_1|cpu|d_address_offset_field_nxt[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[2]~DUPLICATE\, u0|cpu_1|cpu|d_address_offset_field[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal7~0\, u0|mm_interconnect_0|router_001|Equal7~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~3\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~4\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|av_rd_addr_accepted\, u0|cpu_1|cpu|av_rd_addr_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[0]~3\, u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt[3]~1\, u0|cpu_1|cpu|A_dc_rd_addr_cnt[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt[3]~0\, u0|cpu_1|cpu|A_dc_rd_addr_cnt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt[0]\, u0|cpu_1|cpu|A_dc_rd_addr_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add20~2\, u0|cpu_1|cpu|Add20~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[1]~2\, u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt[1]\, u0|cpu_1|cpu|A_dc_rd_addr_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add20~1\, u0|cpu_1|cpu|Add20~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[2]~1\, u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt[2]\, u0|cpu_1|cpu|A_dc_rd_addr_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add20~0\, u0|cpu_1|cpu|Add20~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[3]~0\, u0|cpu_1|cpu|A_dc_rd_addr_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_addr_cnt[3]\, u0|cpu_1|cpu|A_dc_rd_addr_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_read_nxt~2\, u0|cpu_1|cpu|d_read_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_read_nxt~0\, u0|cpu_1|cpu|d_read_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_read_nxt~3\, u0|cpu_1|cpu|d_read_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_read\, u0|cpu_1|cpu|d_read, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_rd_data_first~DUPLICATE\, u0|cpu_1|cpu|A_dc_wb_rd_data_first~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_wr_starting\, u0|cpu_1|cpu|A_dc_wb_wr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_wb_rd_port_en~0\, u0|cpu_1|cpu|dc_wb_rd_port_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_wb_rd_port_en\, u0|cpu_1|cpu|dc_wb_rd_port_en, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[0]~0\, u0|cpu_1|cpu|d_writedata_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[0]\, u0|cpu_1|cpu|d_writedata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~2\, u0|mm_interconnect_0|cmd_mux_011|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[0]~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[4]~9\, u0|mm_interconnect_0|rsp_mux_002|src_data[4]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[4]\, u0|cpu_1|cpu|i_readdata_d1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[26]\, u0|cpu_1|cpu|D_iw[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal314~0\, u0|cpu_1|cpu|Equal314~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~2\, u0|cpu_1|cpu|D_src2_reg[31]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[0]~3\, u0|cpu_1|cpu|D_src2_reg[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[0]~9\, u0|cpu_1|cpu|D_src2_reg[0]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[0]\, u0|cpu_1|cpu|E_src2_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[8]~feeder\, u0|cpu_1|cpu|M_st_data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[8]\, u0|cpu_1|cpu|M_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[8]\, u0|cpu_1|cpu|A_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[8]~9\, u0|cpu_1|cpu|d_writedata_nxt[8]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[8]\, u0|cpu_1|cpu|d_writedata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~2\, u0|mm_interconnect_0|cmd_mux_012|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a40\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a40, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[8]~26\, u0|mm_interconnect_0|rsp_mux_002|src_data[8]~26, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[8]\, u0|cpu_1|cpu|i_readdata_d1[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[18]\, u0|cpu_1|cpu|D_iw[18], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_dst_regnum[1]~0\, u0|cpu_1|cpu|D_dst_regnum[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_dst_regnum[1]\, u0|cpu_1|cpu|E_dst_regnum[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dst_regnum[1]\, u0|cpu_1|cpu|M_dst_regnum[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum_from_M[1]\, u0|cpu_1|cpu|A_dst_regnum_from_M[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dst_regnum~1\, u0|cpu_1|cpu|A_dst_regnum~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[2]~4\, u0|cpu_1|cpu|D_src1_reg[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[2]\, u0|cpu_1|cpu|E_src1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result~2\, u0|cpu_1|cpu|E_alu_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[2]\, u0|cpu_1|cpu|E_alu_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[2]~13\, u0|cpu_1|cpu|D_src2_reg[2]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[2]\, u0|cpu_1|cpu|E_src2_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[2]\, u0|cpu_1|cpu|M_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[2]\, u0|cpu_1|cpu|A_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[2]~2\, u0|cpu_1|cpu|d_writedata_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[2]\, u0|cpu_1|cpu|d_writedata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~8\, u0|mm_interconnect_0|cmd_mux_012|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a34\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a34, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[2]~5\, u0|mm_interconnect_0|rsp_mux_002|src_data[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[2]\, u0|cpu_1|cpu|i_readdata_d1[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_regnum_b_cmp_F~0\, u0|cpu_1|cpu|D_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_regnum_b_cmp_F\, u0|cpu_1|cpu|D_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_b_cmp_D\, u0|cpu_1|cpu|E_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~4\, u0|cpu_1|cpu|D_src2_reg[31]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[5]\, u0|cpu_1|cpu|W_wr_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[5]~0\, u0|cpu_1|cpu|E_logic_result[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~13\, u0|cpu_1|cpu|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[3]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[3]~feeder\, u0|cpu_1|cpu|E_extra_pc[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[3]\, u0|cpu_1|cpu|D_pc_plus_one[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[3]\, u0|cpu_1|cpu|E_extra_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_alu_result[5]\, u0|cpu_1|cpu|E_alu_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[5]~feeder\, u0|cpu_1|cpu|M_alu_result[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[5]\, u0|cpu_1|cpu|M_alu_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[5]~18\, u0|cpu_1|cpu|D_src2_reg[5]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[5]~19\, u0|cpu_1|cpu|D_src2_reg[5]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[5]\, u0|cpu_1|cpu|E_src2[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[5]\, u0|cpu_1|cpu|M_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[5]~feeder\, u0|cpu_1|cpu|A_mem_baddr[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[5]\, u0|cpu_1|cpu|A_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[0]\, u0|cpu_1|cpu|A_dc_wb_line[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field_nxt[0]~3\, u0|cpu_1|cpu|d_address_line_field_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field[0]\, u0|cpu_1|cpu|d_address_line_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[82]~0\, u0|mm_interconnect_0|router_001|src_data[82]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[82]~1\, u0|mm_interconnect_0|router_001|src_data[82]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~0\, u0|mm_interconnect_0|router_001|src_channel[6]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_0|cpu_1_data_master_limiter|nonposted_cmd_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~2\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~3\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|timer_1_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|perf_count_1_control_slave_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|response_sink_accepted\, u0|mm_interconnect_0|cpu_1_data_master_limiter|response_sink_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|pending_response_count[0]~0\, u0|mm_interconnect_0|cpu_1_data_master_limiter|pending_response_count[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|cpu_1_data_master_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|has_pending_responses\, u0|mm_interconnect_0|cpu_1_data_master_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[1]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~1\, u0|mm_interconnect_0|cmd_mux_006|src_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1\, u0|mm_interconnect_0|cmd_mux_006|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|leds_0_s1_agent|rf_source_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|leds_0_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2\, u0|mm_interconnect_0|cmd_demux|sink_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3\, u0|mm_interconnect_0|cmd_demux|WideOr0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3\, u0|mm_interconnect_0|cmd_demux|sink_ready~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4\, u0|mm_interconnect_0|cmd_demux|WideOr0~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|av_addr_accepted\, u0|cpu_0|cpu|av_addr_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add19~0\, u0|cpu_0|cpu|Add19~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field_nxt[2]~0\, u0|cpu_0|cpu|d_address_offset_field_nxt[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[2]\, u0|cpu_0|cpu|d_address_offset_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~0\, u0|mm_interconnect_0|router|Equal7~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~2\, u0|jtag_uart_0|av_waitrequest~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~3\, u0|jtag_uart_0|av_waitrequest~3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest\, u0|jtag_uart_0|av_waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|perf_count_0_control_slave_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload[0]~0\, u0|mm_interconnect_0|rsp_mux|src_payload[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][62]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][62]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload[0]~1\, u0|mm_interconnect_0|rsp_mux|src_payload[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload[0]~2\, u0|mm_interconnect_0|rsp_mux|src_payload[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|response_sink_accepted\, u0|mm_interconnect_0|cpu_0_data_master_limiter|response_sink_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_0|cpu_0_data_master_limiter|nonposted_cmd_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|pending_response_count[0]~0\, u0|mm_interconnect_0|cpu_0_data_master_limiter|pending_response_count[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|cpu_0_data_master_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|has_pending_responses\, u0|mm_interconnect_0|cpu_0_data_master_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src5_valid~0\, u0|mm_interconnect_0|cmd_demux|src5_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src5_valid~1\, u0|mm_interconnect_0|cmd_demux|src5_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|mutex_0_s1_translator|read_latency_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0\, u0|mm_interconnect_0|cmd_mux_005|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem[0][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0\, u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdatavalid_d1\, u0|cpu_1|cpu|d_readdatavalid_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset_en\, u0|cpu_1|cpu|A_dc_fill_dp_offset_en, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset[0]\, u0|cpu_1|cpu|A_dc_fill_dp_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset_nxt[2]~0\, u0|cpu_1|cpu|A_dc_fill_dp_offset_nxt[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_dp_offset[2]\, u0|cpu_1|cpu|A_dc_fill_dp_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_wr_data[7]~1\, u0|cpu_1|cpu|A_dc_fill_wr_data[7]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~0\, u0|mm_interconnect_0|cmd_mux_012|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a32\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a32, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[0]~3\, u0|perf_count_1|read_mux_out[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[0]~4\, u0|perf_count_1|read_mux_out[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[0]~5\, u0|perf_count_1|read_mux_out[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[0]~2\, u0|perf_count_1|read_mux_out[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[0]~1\, u0|perf_count_1|read_mux_out[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[0]~0\, u0|perf_count_1|read_mux_out[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|read_mux_out[0]\, u0|perf_count_1|read_mux_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|perf_count_1|readdata[0]\, u0|perf_count_1|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[0]~0\, u0|timer_1|counter_snapshot[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[0]\, u0|timer_1|counter_snapshot[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[0]~0\, u0|timer_1|read_mux_out[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|counter_snapshot[16]\, u0|timer_1|counter_snapshot[16], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[0]~1\, u0|timer_1|read_mux_out[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|read_mux_out[0]\, u0|timer_1|read_mux_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_1|readdata[0]\, u0|timer_1|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|timer_1_s1_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rcv_int_readdata[0]~0\, u0|mailbox_simple_0|rcv_int_readdata[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|readdata_with_waitstate[0]\, u0|mailbox_simple_0|readdata_with_waitstate[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|mailbox_simple_0_avmm_msg_receiver_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_readdata_d1[0]\, u0|cpu_1|cpu|d_readdata_d1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_st_data[0]\, u0|cpu_1|cpu|A_dc_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_data[0]~0\, u0|cpu_1|cpu|dc_data_wr_port_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[16]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[16]~1\, u0|cpu_1|cpu|M_inst_result[16]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[16]\, u0|cpu_1|cpu|A_inst_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[0]~0\, u0|cpu_1|cpu|A_wr_data_unfiltered[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[0]~0\, u0|cpu_1|cpu|M_rot[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~0\, u0|cpu_1|cpu|A_shift_rot_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[0]\, u0|cpu_1|cpu|A_shift_rot_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[0]\, u0|cpu_1|cpu|A_mul_cell_p1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[0]\, u0|cpu_1|cpu|A_slow_inst_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[0]~3\, u0|cpu_1|cpu|A_wr_data_unfiltered[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[1]~11\, u0|cpu_1|cpu|D_src2_reg[1]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2_reg[1]\, u0|cpu_1|cpu|E_src2_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_st_data[1]\, u0|cpu_1|cpu|M_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[1]~feeder\, u0|cpu_1|cpu|A_st_data[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_data[1]\, u0|cpu_1|cpu|A_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[1]~1\, u0|cpu_1|cpu|d_writedata_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[1]\, u0|cpu_1|cpu|d_writedata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_payload~4\, u0|mm_interconnect_0|cmd_mux_012|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a33\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[1]~6\, u0|mm_interconnect_0|rsp_mux_002|src_data[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[1]\, u0|cpu_1|cpu|i_readdata_d1[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_b_cmp_F~0\, u0|cpu_1|cpu|E_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_b_cmp_F~1\, u0|cpu_1|cpu|E_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_regnum_b_cmp_F\, u0|cpu_1|cpu|E_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_b_cmp_D~DUPLICATE\, u0|cpu_1|cpu|M_regnum_b_cmp_D~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~0\, u0|cpu_1|cpu|D_src2_reg[31]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[31]~5\, u0|cpu_1|cpu|D_src2_reg[31]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[7]~22\, u0|cpu_1|cpu|D_src2_reg[7]~22, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[7]~23\, u0|cpu_1|cpu|D_src2_reg[7]~23, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[7]\, u0|cpu_1|cpu|E_src2[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[7]\, u0|cpu_1|cpu|M_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[7]\, u0|cpu_1|cpu|A_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_dirty~0\, u0|cpu_1|cpu|M_dc_dirty~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_dirty~1\, u0|cpu_1|cpu|M_dc_dirty~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_dirty~2\, u0|cpu_1|cpu|M_dc_dirty~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_dirty~4\, u0|cpu_1|cpu|M_dc_dirty~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_dirty~3\, u0|cpu_1|cpu|M_dc_dirty~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_dirty~5\, u0|cpu_1|cpu|M_dc_dirty~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_dirty\, u0|cpu_1|cpu|M_dc_dirty, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_dirty\, u0|cpu_1|cpu|A_dc_dirty, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_tag_wr_port_en\, u0|cpu_1|cpu|dc_tag_wr_port_en, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[0]\, u0|cpu_1|cpu|A_dc_actual_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[0]\, u0|cpu_1|cpu|A_dc_wb_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt[0]~7\, u0|cpu_1|cpu|d_address_tag_field_nxt[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[0]\, u0|cpu_1|cpu|d_address_tag_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0\, u0|mm_interconnect_0|router_001|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~0\, u0|mm_interconnect_0|router_001|Equal6~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[6]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src6_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src6_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_012|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|wren~0\, u0|onchip_memory2_1|wren~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|wren~1\, u0|onchip_memory2_1|wren~1, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a39\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[7]~24\, u0|mm_interconnect_0|rsp_mux_002|src_data[7]~24, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[7]\, u0|cpu_1|cpu|i_readdata_d1[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[19]\, u0|cpu_1|cpu|D_iw[19], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[11]\, u0|cpu_1|cpu|E_extra_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[11]\, u0|cpu_1|cpu|M_pipe_flush_waddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[11]\, u0|cpu_1|cpu|M_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[13]~feeder\, u0|cpu_1|cpu|M_target_pcb[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[13]\, u0|cpu_1|cpu|M_target_pcb[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~9\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[11]\, u0|cpu_1|cpu|A_pipe_flush_waddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[11]~4\, u0|cpu_1|cpu|F_pc_nxt[11]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[11]~5\, u0|cpu_1|cpu|F_pc_nxt[11]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[11]\, u0|cpu_1|cpu|F_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[11]~feeder\, u0|cpu_1|cpu|D_pc[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[11]\, u0|cpu_1|cpu|D_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[1]~DUPLICATE\, u0|cpu_1|cpu|ic_fill_tag[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[5]\, u0|cpu_1|cpu|ic_fill_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[4]\, u0|cpu_1|cpu|ic_fill_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~0\, u0|mm_interconnect_0|router_002|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~1\, u0|mm_interconnect_0|router_002|Equal1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[3]~0\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[3]\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[0]~feeder\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[0]\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|last_dest_id[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|suppress_change_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|suppress_change_dest_id~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|save_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|pending_response_count[0]~0\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|pending_response_count[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|has_pending_responses\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_002|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|eq_node[1]\, u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|eq_node[1], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a41\, u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[9]~31\, u0|mm_interconnect_0|rsp_mux_002|src_data[9]~31, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[9]\, u0|cpu_1|cpu|i_readdata_d1[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[9]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[9]~feeder\, u0|cpu_1|cpu|E_extra_pc[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[9]\, u0|cpu_1|cpu|D_pc_plus_one[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[9]\, u0|cpu_1|cpu|E_extra_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[9]\, u0|cpu_1|cpu|M_pipe_flush_waddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[9]\, u0|cpu_1|cpu|M_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[11]\, u0|cpu_1|cpu|M_target_pcb[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~7\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[9]\, u0|cpu_1|cpu|A_pipe_flush_waddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[6]~14\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[6]~15\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[6]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[9]\, u0|cpu_1|cpu|F_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[9]~DUPLICATE\, u0|cpu_1|cpu|D_pc[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt~0\, u0|cpu_1|cpu|ic_tag_wraddress_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_line[6]\, u0|cpu_1|cpu|ic_fill_line[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Add0~21\, u0|cpu_1|cpu|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[8]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[8]~feeder\, u0|cpu_1|cpu|E_extra_pc[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[8]\, u0|cpu_1|cpu|E_extra_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[8]~feeder\, u0|cpu_1|cpu|M_pipe_flush_waddr[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[8]\, u0|cpu_1|cpu|M_pipe_flush_waddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[5]~12\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[8]\, u0|cpu_1|cpu|M_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[10]\, u0|cpu_1|cpu|M_target_pcb[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~6\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[8]\, u0|cpu_1|cpu|A_pipe_flush_waddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[5]~13\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[5]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[8]\, u0|cpu_1|cpu|F_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[8]~DUPLICATE\, u0|cpu_1|cpu|D_pc[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt~1\, u0|cpu_1|cpu|ic_tag_wraddress_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_line[5]\, u0|cpu_1|cpu|ic_fill_line[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[11]\, u0|cpu_1|cpu|D_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[11]~feeder\, u0|cpu_1|cpu|E_iw[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[11]\, u0|cpu_1|cpu|E_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_op_rdctl~0\, u0|cpu_1|cpu|E_op_rdctl~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_op_break\, u0|cpu_1|cpu|E_op_break, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_break_inst_pri15\, u0|cpu_1|cpu|M_exc_break_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_unimp_trap~0\, u0|cpu_1|cpu|D_ctrl_unimp_trap~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_unimp_trap~1\, u0|cpu_1|cpu|D_ctrl_unimp_trap~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_unimp_trap\, u0|cpu_1|cpu|E_ctrl_unimp_trap, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_unimp_inst_pri15\, u0|cpu_1|cpu|M_exc_unimp_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_any~0\, u0|cpu_1|cpu|M_exc_any~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_any\, u0|cpu_1|cpu|M_exc_any, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ld_align_sh16~0\, u0|cpu_1|cpu|M_ld_align_sh16~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_align_sh16\, u0|cpu_1|cpu|A_ld_align_sh16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~6\, u0|cpu_1|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[12]\, u0|cpu_1|cpu|A_slow_inst_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[10]\, u0|cpu_1|cpu|M_pc_plus_one[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[12]~11\, u0|cpu_1|cpu|M_inst_result[12]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[12]\, u0|cpu_1|cpu|A_inst_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[12]~49\, u0|cpu_1|cpu|A_wr_data_unfiltered[12]~49, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[4]~20\, u0|cpu_1|cpu|M_rot[4]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~20\, u0|cpu_1|cpu|A_shift_rot_result~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[12]\, u0|cpu_1|cpu|A_shift_rot_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[12]\, u0|cpu_1|cpu|A_mul_cell_p1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[12]~50\, u0|cpu_1|cpu|A_wr_data_unfiltered[12]~50, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[12]\, u0|cpu_1|cpu|W_wr_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[12]~19\, u0|cpu_1|cpu|D_src1_reg[12]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[12]\, u0|cpu_1|cpu|E_src1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[10]\, u0|cpu_1|cpu|M_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[12]~feeder\, u0|cpu_1|cpu|M_target_pcb[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[12]\, u0|cpu_1|cpu|M_target_pcb[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~8\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[10]\, u0|cpu_1|cpu|A_pipe_flush_waddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[10]~2\, u0|cpu_1|cpu|F_pc_nxt[10]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[10]~feeder\, u0|cpu_1|cpu|M_pipe_flush_waddr[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[10]\, u0|cpu_1|cpu|M_pipe_flush_waddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc_nxt[10]~3\, u0|cpu_1|cpu|F_pc_nxt[10]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[10]\, u0|cpu_1|cpu|F_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[10]\, u0|cpu_1|cpu|D_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[0]\, u0|cpu_1|cpu|ic_fill_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_alu_result[5]~DUPLICATE\, u0|cpu_1|cpu|M_alu_result[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[3]\, u0|cpu_1|cpu|M_pc_plus_one[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[5]~12\, u0|cpu_1|cpu|M_inst_result[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[5]\, u0|cpu_1|cpu|A_inst_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt[0]~7\, u0|cpu_1|cpu|ic_tag_wraddress_nxt[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress[0]\, u0|cpu_1|cpu|ic_tag_wraddress[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt[1]~8\, u0|cpu_1|cpu|ic_tag_wraddress_nxt[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress[1]\, u0|cpu_1|cpu|ic_tag_wraddress[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt[2]~9\, u0|cpu_1|cpu|ic_tag_wraddress_nxt[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress[2]\, u0|cpu_1|cpu|ic_tag_wraddress[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt[3]~10\, u0|cpu_1|cpu|ic_tag_wraddress_nxt[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress[3]\, u0|cpu_1|cpu|ic_tag_wraddress[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt[4]~11\, u0|cpu_1|cpu|ic_tag_wraddress_nxt[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress[4]\, u0|cpu_1|cpu|ic_tag_wraddress[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt[5]~12\, u0|cpu_1|cpu|ic_tag_wraddress_nxt[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress[5]\, u0|cpu_1|cpu|ic_tag_wraddress[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt[6]~13\, u0|cpu_1|cpu|ic_tag_wraddress_nxt[6]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress[6]\, u0|cpu_1|cpu|ic_tag_wraddress[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[1]\, u0|cpu_1|cpu|ic_fill_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_tag[5]~DUPLICATE\, u0|cpu_1|cpu|ic_fill_tag[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~6\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_en~0\, u0|cpu_1|cpu|ic_fill_valid_bits_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_en\, u0|cpu_1|cpu|ic_fill_valid_bits_en, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[0]\, u0|cpu_1|cpu|ic_fill_valid_bits[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~4\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[1]\, u0|cpu_1|cpu|ic_fill_valid_bits[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~7\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[2]\, u0|cpu_1|cpu|ic_fill_valid_bits[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~5\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[3]\, u0|cpu_1|cpu|ic_fill_valid_bits[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~2\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[4]\, u0|cpu_1|cpu|ic_fill_valid_bits[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~0\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[5]\, u0|cpu_1|cpu|ic_fill_valid_bits[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~3\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[6]\, u0|cpu_1|cpu|ic_fill_valid_bits[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits_nxt~1\, u0|cpu_1|cpu|ic_fill_valid_bits_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_valid_bits[7]\, u0|cpu_1|cpu|ic_fill_valid_bits[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_1|cpu|soc_system_cpu_1_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_hit~1\, u0|cpu_1|cpu|F_ic_hit~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_hit~0\, u0|cpu_1|cpu|F_ic_hit~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_br_uncond~0\, u0|cpu_1|cpu|F_ctrl_br_uncond~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_br_uncond\, u0|cpu_1|cpu|D_ctrl_br_uncond, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_br~0\, u0|cpu_1|cpu|F_ctrl_br~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_br\, u0|cpu_1|cpu|D_ctrl_br, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_pred_taken~0\, u0|cpu_1|cpu|D_br_pred_taken~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_older_non_sequential~0\, u0|cpu_1|cpu|F_older_non_sequential~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_kill\, u0|cpu_1|cpu|D_kill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_valid_jmp_indirect~0\, u0|cpu_1|cpu|E_valid_jmp_indirect~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_valid_jmp_indirect\, u0|cpu_1|cpu|E_valid_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_kill~0\, u0|cpu_1|cpu|F_kill~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_kill\, u0|cpu_1|cpu|F_kill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_issue\, u0|cpu_1|cpu|F_issue, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_issue\, u0|cpu_1|cpu|D_issue, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~0\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~17\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[7]\, u0|cpu_1|cpu|M_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[9]\, u0|cpu_1|cpu|M_target_pcb[9], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~5\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[7]\, u0|cpu_1|cpu|A_pipe_flush_waddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[7]\, u0|cpu_1|cpu|M_pipe_flush_waddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~16\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~11\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[7]~DUPLICATE\, u0|cpu_1|cpu|F_pc[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[7]\, u0|cpu_1|cpu|D_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt~4\, u0|cpu_1|cpu|ic_tag_wraddress_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_line[4]\, u0|cpu_1|cpu|ic_fill_line[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[15]~DUPLICATE\, u0|cpu_1|cpu|D_iw[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[15]~feeder\, u0|cpu_1|cpu|E_iw[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[15]\, u0|cpu_1|cpu|E_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[16]\, u0|cpu_1|cpu|E_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_invalidate_i~0\, u0|cpu_1|cpu|E_ctrl_invalidate_i~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_invalidate_i~1\, u0|cpu_1|cpu|E_ctrl_invalidate_i~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_invalidate_i\, u0|cpu_1|cpu|M_ctrl_invalidate_i, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_invalidate_i\, u0|cpu_1|cpu|A_ctrl_invalidate_i, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_clr_valid_bits_nxt~0\, u0|cpu_1|cpu|ic_tag_clr_valid_bits_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_clr_valid_bits_nxt\, u0|cpu_1|cpu|ic_tag_clr_valid_bits_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_clr_valid_bits~0\, u0|cpu_1|cpu|ic_tag_clr_valid_bits~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_clr_valid_bits\, u0|cpu_1|cpu|ic_tag_clr_valid_bits, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wren\, u0|cpu_1|cpu|ic_tag_wren, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_valid~4\, u0|cpu_1|cpu|F_ic_valid~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_valid~0\, u0|cpu_1|cpu|F_ic_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_hit\, u0|cpu_1|cpu|F_ic_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw_valid\, u0|cpu_1|cpu|D_iw_valid, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~1\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[3]~19\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[3]~19, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[8]\, u0|cpu_1|cpu|M_target_pcb[8], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[6]~feeder\, u0|cpu_1|cpu|M_pc[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[6]\, u0|cpu_1|cpu|M_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~4\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[6]\, u0|cpu_1|cpu|A_pipe_flush_waddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[6]\, u0|cpu_1|cpu|E_extra_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[6]\, u0|cpu_1|cpu|M_pipe_flush_waddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[3]~18\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[3]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[3]~10\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[6]\, u0|cpu_1|cpu|F_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[6]\, u0|cpu_1|cpu|D_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt~5\, u0|cpu_1|cpu|ic_tag_wraddress_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_line[3]\, u0|cpu_1|cpu|ic_fill_line[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[16]\, u0|cpu_1|cpu|D_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_late_result~1\, u0|cpu_1|cpu|D_ctrl_late_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_late_result~0\, u0|cpu_1|cpu|D_ctrl_late_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_late_result\, u0|cpu_1|cpu|E_ctrl_late_result, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_late_result\, u0|cpu_1|cpu|M_ctrl_late_result, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_regnum_a_cmp_D\, u0|cpu_1|cpu|M_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_data_depend~1\, u0|cpu_1|cpu|D_data_depend~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_valid\, u0|cpu_1|cpu|D_valid, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_valid_from_D\, u0|cpu_1|cpu|E_valid_from_D, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_valid\, u0|cpu_1|cpu|E_valid, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_valid_from_E\, u0|cpu_1|cpu|M_valid_from_E, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_allowed~0\, u0|cpu_1|cpu|M_exc_allowed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_allowed\, u0|cpu_1|cpu|A_exc_allowed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_dst_reg_from_M\, u0|cpu_1|cpu|A_wr_dst_reg_from_M, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_dst_reg~0\, u0|cpu_1|cpu|A_wr_dst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[6]~20\, u0|cpu_1|cpu|D_src2_reg[6]~20, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src2_reg[6]~21\, u0|cpu_1|cpu|D_src2_reg[6]~21, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src2[6]~DUPLICATE\, u0|cpu_1|cpu|E_src2[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[6]\, u0|cpu_1|cpu|M_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[6]~feeder\, u0|cpu_1|cpu|A_mem_baddr[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_baddr[6]~DUPLICATE\, u0|cpu_1|cpu|A_mem_baddr[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_line[1]\, u0|cpu_1|cpu|A_dc_wb_line[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field_nxt[1]~5\, u0|cpu_1|cpu|d_address_line_field_nxt[1]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_line_field[1]\, u0|cpu_1|cpu|d_address_line_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[81]~5\, u0|mm_interconnect_0|router_001|src_data[81]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[81]~2\, u0|mm_interconnect_0|router_001|src_data[81]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[2]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_dest_id[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_agent|av_waitrequest~0\, u0|mm_interconnect_0|cpu_1_data_master_agent|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_update_av_writedata\, u0|cpu_1|cpu|A_dc_wb_update_av_writedata, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata_nxt[3]~3\, u0|cpu_1|cpu|d_writedata_nxt[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_writedata[3]\, u0|cpu_1|cpu|d_writedata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~0\, u0|mm_interconnect_0|cmd_mux_011|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|writedata[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_single_step_mode\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_single_step_mode, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|wait_for_one_post_bret_inst~0\, u0|cpu_1|cpu|wait_for_one_post_bret_inst~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|wait_for_one_post_bret_inst\, u0|cpu_1|cpu|wait_for_one_post_bret_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|hbreak_req~0\, u0|cpu_1|cpu|hbreak_req~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_raw_hazard~0\, u0|cpu_1|cpu|M_dc_raw_hazard~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_valid~0\, u0|cpu_1|cpu|M_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_valid_from_M\, u0|cpu_1|cpu|A_valid_from_M, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_bypass_pending\, u0|cpu_1|cpu|A_mem_bypass_pending, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field_nxt[0]~1\, u0|cpu_1|cpu|d_address_offset_field_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_offset_field[0]\, u0|cpu_1|cpu|d_address_offset_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[38]\, u0|mm_interconnect_0|cmd_mux_011|src_data[38], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_reg_readdata~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_reg_readdata~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[6]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[6]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[6]~29\, u0|mm_interconnect_0|rsp_mux_002|src_data[6]~29, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[6]\, u0|cpu_1|cpu|i_readdata_d1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[0]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[0]~feeder\, u0|cpu_1|cpu|E_extra_pc[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc_plus_one[0]\, u0|cpu_1|cpu|D_pc_plus_one[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[0]\, u0|cpu_1|cpu|E_extra_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[0]\, u0|cpu_1|cpu|M_pipe_flush_waddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[0]~0\, u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[0]~feeder\, u0|cpu_1|cpu|M_pc[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[0]\, u0|cpu_1|cpu|M_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[2]~feeder\, u0|cpu_1|cpu|M_target_pcb[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[2]\, u0|cpu_1|cpu|M_target_pcb[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~13\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[0]\, u0|cpu_1|cpu|A_pipe_flush_waddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[0]~1\, u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[0]~feeder\, u0|cpu_1|cpu|F_pc[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[0]\, u0|cpu_1|cpu|F_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[5]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[5]\, u0|cpu_1|cpu|D_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[2]~8\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[2]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[7]\, u0|cpu_1|cpu|M_target_pcb[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[5]\, u0|cpu_1|cpu|M_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[5]\, u0|cpu_1|cpu|M_pc_plus_one[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~3\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[5]\, u0|cpu_1|cpu|A_pipe_flush_waddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[5]\, u0|cpu_1|cpu|E_extra_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[5]\, u0|cpu_1|cpu|M_pipe_flush_waddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[2]~9\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[5]~DUPLICATE\, u0|cpu_1|cpu|F_pc[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[5]~DUPLICATE\, u0|cpu_1|cpu|D_pc[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt~6\, u0|cpu_1|cpu|ic_tag_wraddress_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_line[2]\, u0|cpu_1|cpu|ic_fill_line[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[3]\, u0|cpu_1|cpu|D_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_alu_signed_comparison~0\, u0|cpu_1|cpu|D_ctrl_alu_signed_comparison~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~5\, u0|cpu_1|cpu|Equal149~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~4\, u0|cpu_1|cpu|Equal149~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_alu_signed_comparison~1\, u0|cpu_1|cpu|D_ctrl_alu_signed_comparison~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_alu_signed_comparison\, u0|cpu_1|cpu|E_ctrl_alu_signed_comparison, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ld_st_dcache_management_bus~0\, u0|cpu_1|cpu|E_ld_st_dcache_management_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_st_bypass_or_dcache_management\, u0|cpu_1|cpu|M_ctrl_ld_st_bypass_or_dcache_management, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_dc_index_wb_inv\, u0|cpu_1|cpu|M_ctrl_dc_index_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_dc_index_wb_inv\, u0|cpu_1|cpu|A_ctrl_dc_index_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_dirty~DUPLICATE\, u0|cpu_1|cpu|A_dc_dirty~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_done~DUPLICATE\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_done~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal222~0\, u0|cpu_1|cpu|Equal222~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_dc_addr_wb_inv\, u0|cpu_1|cpu|M_ctrl_dc_addr_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_dc_addr_wb_inv\, u0|cpu_1|cpu|A_ctrl_dc_addr_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_dc_nowb_inv~0\, u0|cpu_1|cpu|E_ctrl_dc_nowb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_dc_nowb_inv\, u0|cpu_1|cpu|M_ctrl_dc_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_dc_nowb_inv\, u0|cpu_1|cpu|A_ctrl_dc_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_dcache_management_done_nxt~0\, u0|cpu_1|cpu|A_dc_dcache_management_done_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_dcache_management_done_nxt\, u0|cpu_1|cpu|A_dc_dcache_management_done_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_dcache_management_done\, u0|cpu_1|cpu|A_dc_dcache_management_done, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[0]~3\, u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt[0]~0\, u0|cpu_1|cpu|A_dc_rd_data_cnt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt[0]\, u0|cpu_1|cpu|A_dc_rd_data_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[1]~2\, u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt[1]\, u0|cpu_1|cpu|A_dc_rd_data_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[2]~1\, u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt[2]\, u0|cpu_1|cpu|A_dc_rd_data_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[3]~0\, u0|cpu_1|cpu|A_dc_rd_data_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_data_cnt[3]\, u0|cpu_1|cpu|A_dc_rd_data_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ld_bypass_done\, u0|cpu_1|cpu|A_ld_bypass_done, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_rd_last_transfer_d1\, u0|cpu_1|cpu|A_dc_rd_last_transfer_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~0\, u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ld_stnon32_cache~0\, u0|cpu_1|cpu|E_ld_stnon32_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_stnon32_cache\, u0|cpu_1|cpu|M_ctrl_ld_stnon32_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~1\, u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~2\, u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~3\, u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~4\, u0|cpu_1|cpu|A_dc_fill_need_extra_stall_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_need_extra_stall\, u0|cpu_1|cpu|A_dc_fill_need_extra_stall, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_stall_nxt~1\, u0|cpu_1|cpu|A_mem_stall_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_st_bypass\, u0|cpu_1|cpu|A_ctrl_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_stall_nxt~2\, u0|cpu_1|cpu|A_mem_stall_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ld_st_cache~0\, u0|cpu_1|cpu|E_ld_st_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_st_cache\, u0|cpu_1|cpu|M_ctrl_ld_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_stall_nxt~0\, u0|cpu_1|cpu|A_mem_stall_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mem_stall\, u0|cpu_1|cpu|A_mem_stall, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[1]\, u0|cpu_1|cpu|E_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_ld_non_io~0\, u0|cpu_1|cpu|E_ctrl_ld_non_io~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ld_bus~0\, u0|cpu_1|cpu|E_ld_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_ld_bypass\, u0|cpu_1|cpu|M_ctrl_ld_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_ld_bypass\, u0|cpu_1|cpu|A_ctrl_ld_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_sel_nxt~0\, u0|cpu_1|cpu|A_slow_inst_sel_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_sel\, u0|cpu_1|cpu|A_slow_inst_sel, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[17]~2\, u0|cpu_1|cpu|A_wr_data_unfiltered[17]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[5]~5\, u0|cpu_1|cpu|M_rot[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~5\, u0|cpu_1|cpu|A_shift_rot_result~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[5]\, u0|cpu_1|cpu|A_shift_rot_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~5\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[5]\, u0|cpu_1|cpu|A_slow_inst_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[5]\, u0|cpu_1|cpu|A_mul_cell_p1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[13]~DUPLICATE\, u0|cpu_1|cpu|A_inst_result[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[5]~12\, u0|cpu_1|cpu|A_wr_data_unfiltered[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[5]~13\, u0|cpu_1|cpu|A_wr_data_unfiltered[5]~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[5]~0\, u0|cpu_1|cpu|D_src1_reg[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[5]\, u0|cpu_1|cpu|E_src1[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[0]~4\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[3]\, u0|cpu_1|cpu|M_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[5]\, u0|cpu_1|cpu|M_target_pcb[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~1\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[3]\, u0|cpu_1|cpu|A_pipe_flush_waddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[3]~feeder\, u0|cpu_1|cpu|M_pipe_flush_waddr[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[3]\, u0|cpu_1|cpu|M_pipe_flush_waddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[0]~5\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[3]\, u0|cpu_1|cpu|F_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[3]~DUPLICATE\, u0|cpu_1|cpu|D_pc[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt~3\, u0|cpu_1|cpu|ic_tag_wraddress_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_line[0]\, u0|cpu_1|cpu|ic_fill_line[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[4]\, u0|cpu_1|cpu|D_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal95~2\, u0|cpu_1|cpu|Equal95~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_mul_lsw~0\, u0|cpu_1|cpu|D_ctrl_mul_lsw~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~10\, u0|cpu_1|cpu|Equal149~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_mul_lsw\, u0|cpu_1|cpu|D_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_mul_lsw\, u0|cpu_1|cpu|E_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_mul_lsw~feeder\, u0|cpu_1|cpu|M_ctrl_mul_lsw~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_mul_lsw\, u0|cpu_1|cpu|M_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_mul_lsw~feeder\, u0|cpu_1|cpu|A_ctrl_mul_lsw~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_mul_lsw\, u0|cpu_1|cpu|A_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[10]~1\, u0|cpu_1|cpu|A_wr_data_unfiltered[10]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[4]\, u0|cpu_1|cpu|A_slow_inst_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[4]~4\, u0|cpu_1|cpu|M_rot[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~4\, u0|cpu_1|cpu|A_shift_rot_result~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[4]\, u0|cpu_1|cpu|A_shift_rot_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[4]\, u0|cpu_1|cpu|A_mul_cell_p1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_highest_pri_cause_code[2]~1\, u0|cpu_1|cpu|A_exc_highest_pri_cause_code[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_exception_reg_cause[2]~0\, u0|cpu_1|cpu|W_exception_reg_cause[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_exception_reg_cause[2]\, u0|cpu_1|cpu|W_exception_reg_cause[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata_muxed[4]~4\, u0|cpu_1|cpu|E_control_reg_rddata_muxed[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_control_reg_rddata[4]\, u0|cpu_1|cpu|M_control_reg_rddata[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[2]\, u0|cpu_1|cpu|M_pc_plus_one[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[4]~10\, u0|cpu_1|cpu|M_inst_result[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[4]\, u0|cpu_1|cpu|A_inst_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[4]~10\, u0|cpu_1|cpu|A_wr_data_unfiltered[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[4]~11\, u0|cpu_1|cpu|A_wr_data_unfiltered[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_wr_data[4]\, u0|cpu_1|cpu|W_wr_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[4]~3\, u0|cpu_1|cpu|D_src1_reg[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[4]\, u0|cpu_1|cpu|E_src1[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[4]\, u0|cpu_1|cpu|M_target_pcb[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[2]\, u0|cpu_1|cpu|M_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~15\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[2]\, u0|cpu_1|cpu|A_pipe_flush_waddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[2]\, u0|cpu_1|cpu|E_extra_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[2]\, u0|cpu_1|cpu|M_pipe_flush_waddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[2]~4\, u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[2]~5\, u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[2]\, u0|cpu_1|cpu|F_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[2]\, u0|cpu_1|cpu|D_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_initial_offset[2]~feeder\, u0|cpu_1|cpu|ic_fill_initial_offset[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_initial_offset[2]\, u0|cpu_1|cpu|ic_fill_initial_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_dp_offset_nxt[2]~1\, u0|cpu_1|cpu|ic_fill_dp_offset_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_dp_offset[2]\, u0|cpu_1|cpu|ic_fill_dp_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[14]\, u0|cpu_1|cpu|D_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_shift_rot~1\, u0|cpu_1|cpu|D_ctrl_shift_rot~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_shift_rot_right~0\, u0|cpu_1|cpu|D_ctrl_shift_rot_right~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_shift_rot_right\, u0|cpu_1|cpu|E_ctrl_shift_rot_right, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_rot_mask[3]~3\, u0|cpu_1|cpu|E_rot_mask[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot_mask[3]\, u0|cpu_1|cpu|M_rot_mask[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_rot[3]~3\, u0|cpu_1|cpu|M_rot[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result~3\, u0|cpu_1|cpu|A_shift_rot_result~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_shift_rot_result[3]\, u0|cpu_1|cpu|A_shift_rot_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc_plus_one[1]\, u0|cpu_1|cpu|M_pc_plus_one[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_exception_reg_cause[1]\, u0|cpu_1|cpu|W_exception_reg_cause[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata_muxed[3]~3\, u0|cpu_1|cpu|E_control_reg_rddata_muxed[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_control_reg_rddata[3]\, u0|cpu_1|cpu|M_control_reg_rddata[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[3]~8\, u0|cpu_1|cpu|M_inst_result[3]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[3]\, u0|cpu_1|cpu|A_inst_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[3]~8\, u0|cpu_1|cpu|A_wr_data_unfiltered[3]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_mul_cell_p1[3]\, u0|cpu_1|cpu|A_mul_cell_p1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3\, u0|cpu_1|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_slow_inst_result[3]\, u0|cpu_1|cpu|A_slow_inst_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wr_data_unfiltered[3]~9\, u0|cpu_1|cpu|A_wr_data_unfiltered[3]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_src1_reg[3]~18\, u0|cpu_1|cpu|D_src1_reg[3]~18, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_src1[3]~DUPLICATE\, u0|cpu_1|cpu|E_src1[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[3]~feeder\, u0|cpu_1|cpu|M_target_pcb[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[3]\, u0|cpu_1|cpu|M_target_pcb[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[1]\, u0|cpu_1|cpu|M_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~14\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[1]\, u0|cpu_1|cpu|A_pipe_flush_waddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_extra_pc[1]\, u0|cpu_1|cpu|E_extra_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[1]~feeder\, u0|cpu_1|cpu|M_pipe_flush_waddr[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[1]\, u0|cpu_1|cpu|M_pipe_flush_waddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_br_taken_waddr_partial[1]\, u0|cpu_1|cpu|D_br_taken_waddr_partial[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[1]~2\, u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[1]~3\, u0|cpu_1|cpu|F_ic_data_rd_addr_nxt[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[1]\, u0|cpu_1|cpu|F_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[1]\, u0|cpu_1|cpu|D_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_initial_offset[1]\, u0|cpu_1|cpu|ic_fill_initial_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_dp_offset_nxt[1]~0\, u0|cpu_1|cpu|ic_fill_dp_offset_nxt[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_dp_offset[1]\, u0|cpu_1|cpu|ic_fill_dp_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[13]\, u0|cpu_1|cpu|D_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_op_opx_rsv63~0\, u0|cpu_1|cpu|D_op_opx_rsv63~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_flush_pipe_always~0\, u0|cpu_1|cpu|D_ctrl_flush_pipe_always~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_flush_pipe_always~1\, u0|cpu_1|cpu|D_ctrl_flush_pipe_always~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_flush_pipe_always~2\, u0|cpu_1|cpu|D_ctrl_flush_pipe_always~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~8\, u0|cpu_1|cpu|Equal149~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_retaddr~4\, u0|cpu_1|cpu|D_ctrl_retaddr~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_flush_pipe_always~3\, u0|cpu_1|cpu|D_ctrl_flush_pipe_always~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_flush_pipe_always\, u0|cpu_1|cpu|E_ctrl_flush_pipe_always, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_flush_pipe_always\, u0|cpu_1|cpu|M_ctrl_flush_pipe_always, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_nxt~0\, u0|cpu_1|cpu|A_pipe_flush_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush\, u0|cpu_1|cpu|A_pipe_flush, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~2\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_waddr[4]\, u0|cpu_1|cpu|M_pipe_flush_waddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pc[4]\, u0|cpu_1|cpu|M_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[6]~feeder\, u0|cpu_1|cpu|M_target_pcb[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_target_pcb[6]\, u0|cpu_1|cpu|M_target_pcb[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~2\, u0|cpu_1|cpu|A_pipe_flush_waddr_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_pipe_flush_waddr[4]\, u0|cpu_1|cpu|A_pipe_flush_waddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[1]~6\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[1]~7\, u0|cpu_1|cpu|F_ic_tag_rd_addr_nxt[1]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[4]\, u0|cpu_1|cpu|F_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_pc[4]~DUPLICATE\, u0|cpu_1|cpu|D_pc[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_tag_wraddress_nxt~2\, u0|cpu_1|cpu|ic_tag_wraddress_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_line[1]\, u0|cpu_1|cpu|ic_fill_line[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[42]\, u0|mm_interconnect_0|cmd_mux_011|src_data[42], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[4]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|address[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|Equal0~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|Equal0~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[3]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[3]~15\, u0|mm_interconnect_0|rsp_mux_002|src_data[3]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[3]\, u0|cpu_1|cpu|i_readdata_d1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[12]\, u0|cpu_1|cpu|D_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~6\, u0|cpu_1|cpu|Equal149~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_alu_force_xor~0\, u0|cpu_1|cpu|D_ctrl_alu_force_xor~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal149~3\, u0|cpu_1|cpu|Equal149~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_alu_force_xor~1\, u0|cpu_1|cpu|D_ctrl_alu_force_xor~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_logic_op[1]~0\, u0|cpu_1|cpu|D_logic_op[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_op[1]\, u0|cpu_1|cpu|E_logic_op[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_logic_result[4]~3\, u0|cpu_1|cpu|E_logic_result[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~0\, u0|cpu_1|cpu|Equal337~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~1\, u0|cpu_1|cpu|Equal337~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal337~2\, u0|cpu_1|cpu|Equal337~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_br_result~1\, u0|cpu_1|cpu|E_br_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush_nxt\, u0|cpu_1|cpu|M_pipe_flush_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_pipe_flush\, u0|cpu_1|cpu|M_pipe_flush, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[5]\, u0|cpu_1|cpu|F_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_fill_same_tag_line~1\, u0|cpu_1|cpu|F_ic_fill_same_tag_line~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_fill_same_tag_line~2\, u0|cpu_1|cpu|F_ic_fill_same_tag_line~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_fill_same_tag_line~3\, u0|cpu_1|cpu|F_ic_fill_same_tag_line~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_fill_same_tag_line~4\, u0|cpu_1|cpu|F_ic_fill_same_tag_line~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_fill_same_tag_line~5\, u0|cpu_1|cpu|F_ic_fill_same_tag_line~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_pc[7]\, u0|cpu_1|cpu|F_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_fill_same_tag_line~0\, u0|cpu_1|cpu|F_ic_fill_same_tag_line~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ic_fill_same_tag_line\, u0|cpu_1|cpu|F_ic_fill_same_tag_line, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ic_fill_same_tag_line\, u0|cpu_1|cpu|D_ic_fill_same_tag_line, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_initial_offset[0]\, u0|cpu_1|cpu|ic_fill_initial_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_active_nxt~0\, u0|cpu_1|cpu|ic_fill_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_active_nxt\, u0|cpu_1|cpu|ic_fill_active_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_active\, u0|cpu_1|cpu|ic_fill_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_prevent_refill_nxt\, u0|cpu_1|cpu|ic_fill_prevent_refill_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_prevent_refill\, u0|cpu_1|cpu|ic_fill_prevent_refill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ic_fill_starting~0\, u0|cpu_1|cpu|D_ic_fill_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ic_fill_starting\, u0|cpu_1|cpu|D_ic_fill_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ic_fill_starting_d1~DUPLICATE\, u0|cpu_1|cpu|D_ic_fill_starting_d1~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_dp_offset_nxt[0]~2\, u0|cpu_1|cpu|ic_fill_dp_offset_nxt[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_dp_offset[0]\, u0|cpu_1|cpu|ic_fill_dp_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[0]\, u0|cpu_1|cpu|D_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[0]~feeder\, u0|cpu_1|cpu|E_iw[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[0]\, u0|cpu_1|cpu|E_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_bus~0\, u0|cpu_1|cpu|E_st_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_st_bypass\, u0|cpu_1|cpu|M_ctrl_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_bypass_delayed~0\, u0|cpu_1|cpu|A_st_bypass_delayed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_bypass_delayed\, u0|cpu_1|cpu|A_st_bypass_delayed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_bypass_delayed_started~0\, u0|cpu_1|cpu|A_st_bypass_delayed_started~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_st_bypass_delayed_started\, u0|cpu_1|cpu|A_st_bypass_delayed_started, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_write_nxt~0\, u0|cpu_1|cpu|d_write_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_write_nxt~1\, u0|cpu_1|cpu|d_write_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_write_nxt~2\, u0|cpu_1|cpu|d_write_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_write\, u0|cpu_1|cpu|d_write, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|write~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|write\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|write, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|waitrequest~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|read~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|read\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|read, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|waitrequest~1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|waitrequest~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|waitrequest\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_002|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|WideOr0~2\, u0|mm_interconnect_0|cmd_demux_002|WideOr0~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[0]~3\, u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt[0]\, u0|cpu_1|cpu|ic_fill_ap_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[1]~2\, u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt[1]\, u0|cpu_1|cpu|ic_fill_ap_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[2]~1\, u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt[2]\, u0|cpu_1|cpu|ic_fill_ap_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[3]~0\, u0|cpu_1|cpu|ic_fill_ap_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|ic_fill_ap_cnt[3]\, u0|cpu_1|cpu|ic_fill_ap_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_read_nxt~0\, u0|cpu_1|cpu|i_read_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_read_nxt~1\, u0|cpu_1|cpu|i_read_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_read\, u0|cpu_1|cpu|i_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent|rf_source_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_012|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[0]~7\, u0|mm_interconnect_0|rsp_mux_002|src_data[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdata_d1[0]\, u0|cpu_1|cpu|i_readdata_d1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_ctrl_a_not_src~0\, u0|cpu_1|cpu|F_ctrl_a_not_src~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_a_not_src\, u0|cpu_1|cpu|D_ctrl_a_not_src, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_data_depend~0\, u0|cpu_1|cpu|D_data_depend~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|F_stall~0\, u0|cpu_1|cpu|F_stall~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[5]\, u0|cpu_1|cpu|D_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_iw[5]\, u0|cpu_1|cpu|E_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_st_cache~0\, u0|cpu_1|cpu|E_st_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_ctrl_st_cache\, u0|cpu_1|cpu|M_ctrl_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_st_cache\, u0|cpu_1|cpu|A_ctrl_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_valid_st_cache_hit\, u0|cpu_1|cpu|A_dc_valid_st_cache_hit, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_ctrl_dc_index_nowb_inv\, u0|cpu_1|cpu|A_ctrl_dc_index_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|dc_data_wr_port_en~0\, u0|cpu_1|cpu|dc_data_wr_port_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_status_reg_pie_nxt~0\, u0|cpu_1|cpu|W_status_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_estatus_reg_pie_nxt~0\, u0|cpu_1|cpu|W_estatus_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_estatus_reg_pie_nxt~1\, u0|cpu_1|cpu|W_estatus_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_estatus_reg_pie\, u0|cpu_1|cpu|W_estatus_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[14]~feeder\, u0|cpu_1|cpu|M_iw[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[14]\, u0|cpu_1|cpu|M_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[14]\, u0|cpu_1|cpu|A_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_status_reg_pie_nxt~1\, u0|cpu_1|cpu|W_status_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[5]\, u0|cpu_1|cpu|M_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[5]~feeder\, u0|cpu_1|cpu|A_iw[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[5]\, u0|cpu_1|cpu|A_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[11]\, u0|cpu_1|cpu|M_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[11]\, u0|cpu_1|cpu|A_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[12]~feeder\, u0|cpu_1|cpu|M_iw[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[12]\, u0|cpu_1|cpu|M_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[12]~feeder\, u0|cpu_1|cpu|A_iw[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[12]\, u0|cpu_1|cpu|A_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[16]\, u0|cpu_1|cpu|M_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[16]~feeder\, u0|cpu_1|cpu|A_iw[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[16]\, u0|cpu_1|cpu|A_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[13]\, u0|cpu_1|cpu|M_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[13]\, u0|cpu_1|cpu|A_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[15]\, u0|cpu_1|cpu|M_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[15]\, u0|cpu_1|cpu|A_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_op_eret~0\, u0|cpu_1|cpu|A_op_eret~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[0]\, u0|cpu_1|cpu|M_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[0]\, u0|cpu_1|cpu|A_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[1]\, u0|cpu_1|cpu|M_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[1]\, u0|cpu_1|cpu|A_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[2]\, u0|cpu_1|cpu|M_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[2]\, u0|cpu_1|cpu|A_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[4]\, u0|cpu_1|cpu|M_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[4]\, u0|cpu_1|cpu|A_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_iw[3]\, u0|cpu_1|cpu|M_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_iw[3]\, u0|cpu_1|cpu|A_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_op_eret~1\, u0|cpu_1|cpu|A_op_eret~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_op_eret~2\, u0|cpu_1|cpu|A_op_eret~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_wrctl_status\, u0|cpu_1|cpu|A_wrctl_status, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_status_reg_pie_nxt~6\, u0|cpu_1|cpu|W_status_reg_pie_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_bstatus_reg_pie_nxt~0\, u0|cpu_1|cpu|W_bstatus_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_bstatus_reg_pie_nxt~1\, u0|cpu_1|cpu|W_bstatus_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_bstatus_reg_pie\, u0|cpu_1|cpu|W_bstatus_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_status_reg_pie_nxt~2\, u0|cpu_1|cpu|W_status_reg_pie_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_status_reg_pie\, u0|cpu_1|cpu|W_status_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_control_reg_rddata_muxed[0]~0\, u0|cpu_1|cpu|D_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_control_reg_rddata_muxed[0]~3\, u0|cpu_1|cpu|D_control_reg_rddata_muxed[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata[0]\, u0|cpu_1|cpu|E_control_reg_rddata[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_control_reg_rddata_muxed[0]~0\, u0|cpu_1|cpu|E_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_control_reg_rddata[0]\, u0|cpu_1|cpu|M_control_reg_rddata[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_inst_result[0]~0\, u0|cpu_1|cpu|M_inst_result[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_inst_result[0]\, u0|cpu_1|cpu|A_inst_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ienable_reg_irq0\, u0|cpu_1|cpu|W_ienable_reg_irq0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ipending_reg_irq0_nxt~0\, u0|cpu_1|cpu|W_ipending_reg_irq0_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_ipending_reg_irq0\, u0|cpu_1|cpu|W_ipending_reg_irq0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|norm_intr_req~0\, u0|cpu_1|cpu|norm_intr_req~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_norm_intr_req\, u0|cpu_1|cpu|M_norm_intr_req, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_exc_break~0\, u0|cpu_1|cpu|M_exc_break~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_exc_break\, u0|cpu_1|cpu|A_exc_break, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_debug_mode_nxt~0\, u0|cpu_1|cpu|W_debug_mode_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|W_debug_mode\, u0|cpu_1|cpu|W_debug_mode, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~55\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~55, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~13\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.100\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.100, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~17\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[35]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[35], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[35]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[35]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[35], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_access~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_access~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_access\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_access, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_wr~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_wr~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_wr\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|jtag_ram_wr, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_en~0\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[29]~32\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[29]~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[29]~16\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[29]~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[29]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[29]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[29]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~36\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~36, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[30]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[30], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[28]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[28], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~35\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~35, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[29]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[29]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[29]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[29], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[26]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[26]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[26]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~34\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~34, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[27]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[27], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[25]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[25], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~32\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~32, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[26]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[26]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[26]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[26], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[23]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[23]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[23]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[23]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~30\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[24]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[24], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[22]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[22]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~25\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~25, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[23]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[23], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[21]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[21]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~13\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[22]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|sr[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[22]~feeder\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[22]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_sysclk|jdo[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|resetrequest\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_nios2_oci_debug|resetrequest, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|merged_reset~0\, u0|rst_controller_002|rst_controller_002|merged_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|mailbox_simple_0|rst_for_bp\, u0|mailbox_simple_0|rst_for_bp, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|av_wr_data_transfer~0\, u0|cpu_1|cpu|av_wr_data_transfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_wr_active_nxt~0\, u0|cpu_1|cpu|A_dc_wb_wr_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_wr_active\, u0|cpu_1|cpu|A_dc_wb_wr_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_wr_want_dmaster\, u0|cpu_1|cpu|A_dc_wb_wr_want_dmaster, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[1]~feeder\, u0|cpu_1|cpu|A_dc_actual_tag[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[1]\, u0|cpu_1|cpu|A_dc_actual_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[1]~feeder\, u0|cpu_1|cpu|A_dc_wb_tag[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[1]\, u0|cpu_1|cpu|A_dc_wb_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt[1]~6\, u0|cpu_1|cpu|d_address_tag_field_nxt[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[1]~DUPLICATE\, u0|cpu_1|cpu|d_address_tag_field[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1\, u0|mm_interconnect_0|router_001|Equal1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[5]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src5_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src5_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1\, u0|mm_interconnect_0|cmd_mux_011|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_agent_rsp_fifo|write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|cpu_1_debug_mem_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_011|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_instruction_master_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|cpu_1_instruction_master_limiter|response_sink_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|i_readdatavalid_d1\, u0|cpu_1|cpu|i_readdatavalid_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_iw[2]\, u0|cpu_1|cpu|D_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|Equal95~0\, u0|cpu_1|cpu|Equal95~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_alu_subtract~1\, u0|cpu_1|cpu|D_ctrl_alu_subtract~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_alu_subtract~0\, u0|cpu_1|cpu|D_ctrl_alu_subtract~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|D_ctrl_alu_subtract~2\, u0|cpu_1|cpu|D_ctrl_alu_subtract~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|E_ctrl_alu_subtract\, u0|cpu_1|cpu|E_ctrl_alu_subtract, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_mem_baddr[11]\, u0|cpu_1|cpu|M_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_hit~1\, u0|cpu_1|cpu|M_dc_hit~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_want_fill~0\, u0|cpu_1|cpu|M_dc_want_fill~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|M_dc_want_fill\, u0|cpu_1|cpu|M_dc_want_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_want_fill\, u0|cpu_1|cpu|A_dc_want_fill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_want_xfer~0\, u0|cpu_1|cpu|A_dc_want_xfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_starting~0\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_starting\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_has_started_nxt~0\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_xfer_rd_addr_has_started\, u0|cpu_1|cpu|A_dc_xfer_rd_addr_has_started, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_active_nxt~0\, u0|cpu_1|cpu|A_dc_wb_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_active\, u0|cpu_1|cpu|A_dc_wb_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_starting~0\, u0|cpu_1|cpu|A_dc_fill_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_active_nxt~0\, u0|cpu_1|cpu|A_dc_fill_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_fill_active\, u0|cpu_1|cpu|A_dc_fill_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt~0\, u0|cpu_1|cpu|d_address_tag_field_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[2]~feeder\, u0|cpu_1|cpu|A_dc_actual_tag[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[2]\, u0|cpu_1|cpu|A_dc_actual_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[2]~feeder\, u0|cpu_1|cpu|A_dc_wb_tag[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[2]\, u0|cpu_1|cpu|A_dc_wb_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt[2]~1\, u0|cpu_1|cpu|d_address_tag_field_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[2]\, u0|cpu_1|cpu|d_address_tag_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[5]\, u0|cpu_1|cpu|A_dc_actual_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[5]\, u0|cpu_1|cpu|A_dc_wb_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt[5]~5\, u0|cpu_1|cpu|d_address_tag_field_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[5]\, u0|cpu_1|cpu|d_address_tag_field[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_actual_tag[6]\, u0|cpu_1|cpu|A_dc_actual_tag[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|A_dc_wb_tag[6]\, u0|cpu_1|cpu|A_dc_wb_tag[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field_nxt[6]~4\, u0|cpu_1|cpu|d_address_tag_field_nxt[6]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[6]\, u0|cpu_1|cpu|d_address_tag_field[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|d_address_tag_field[4]\, u0|cpu_1|cpu|d_address_tag_field[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0\, u0|mm_interconnect_0|router_001|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[0]\, u0|mm_interconnect_0|cpu_1_data_master_limiter|last_channel[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|av_begintransfer~0\, u0|mm_interconnect_0|mutex_0_s1_translator|av_begintransfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[56]\, u0|mm_interconnect_0|cmd_mux_005|src_data[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[0]~1\, u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|mutex_0_s1_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|mutex_0_s1_agent|rf_source_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|mutex_0_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|mutex_0_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|mutex_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|mutex_0_s1_agent|m0_write~0\, u0|mm_interconnect_0|mutex_0_s1_agent|m0_write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0\, u0|mm_interconnect_0|cmd_demux|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1\, u0|mm_interconnect_0|cmd_demux|sink_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_write_nxt~0\, u0|cpu_0|cpu|d_write_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_bypass_delayed~0\, u0|cpu_0|cpu|A_st_bypass_delayed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_bypass_delayed\, u0|cpu_0|cpu|A_st_bypass_delayed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_bypass_delayed_started~0\, u0|cpu_0|cpu|A_st_bypass_delayed_started~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_st_bypass_delayed_started\, u0|cpu_0|cpu|A_st_bypass_delayed_started, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_write_nxt~1\, u0|cpu_0|cpu|d_write_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_write_nxt~2\, u0|cpu_0|cpu|d_write_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_write\, u0|cpu_0|cpu|d_write, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|cpu_0_data_master_limiter|suppress_change_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[4]\, u0|mm_interconnect_0|cpu_0_data_master_limiter|last_channel[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src4_valid~0\, u0|mm_interconnect_0|cmd_demux|src4_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0\, u0|mm_interconnect_0|cmd_mux_004|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|wren~0\, u0|onchip_memory2_0|wren~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|wren~1\, u0|onchip_memory2_0|wren~1, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[6]~27\, u0|mm_interconnect_0|rsp_mux_003|src_data[6]~27, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[6]\, u0|cpu_0|cpu|i_readdata_d1[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[16]\, u0|cpu_0|cpu|D_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_jmp_indirect_nxt~0\, u0|cpu_0|cpu|E_ctrl_jmp_indirect_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_jmp_indirect\, u0|cpu_0|cpu|E_ctrl_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_jmp_indirect\, u0|cpu_0|cpu|M_ctrl_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_pc[3]\, u0|cpu_0|cpu|E_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[3]\, u0|cpu_0|cpu|M_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[5]\, u0|cpu_0|cpu|M_target_pcb[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~3\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[3]\, u0|cpu_0|cpu|A_pipe_flush_waddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[3]\, u0|cpu_0|cpu|M_pipe_flush_waddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[0]~4\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[0]~5\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[3]~feeder\, u0|cpu_0|cpu|F_pc[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[3]\, u0|cpu_0|cpu|F_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[3]~feeder\, u0|cpu_0|cpu|D_pc[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[3]~DUPLICATE\, u0|cpu_0|cpu|D_pc[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wraddress_nxt~3\, u0|cpu_0|cpu|ic_tag_wraddress_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_line[0]\, u0|cpu_0|cpu|ic_fill_line[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[3]~DUPLICATE\, u0|cpu_0|cpu|D_iw[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_br_cond_nxt~0\, u0|cpu_0|cpu|E_ctrl_br_cond_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_br_cond\, u0|cpu_0|cpu|E_ctrl_br_cond, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_br_cond\, u0|cpu_0|cpu|M_ctrl_br_cond, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_wr_en_unfiltered\, u0|cpu_0|cpu|M_bht_wr_en_unfiltered, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_add_br_to_taken_history_unfiltered~0\, u0|cpu_0|cpu|E_add_br_to_taken_history_unfiltered~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_br_mispredict\, u0|cpu_0|cpu|E_br_mispredict, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_mispredict\, u0|cpu_0|cpu|M_br_mispredict, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_mispredict~_wirecell\, u0|cpu_0|cpu|M_br_mispredict~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_br_result~2\, u0|cpu_0|cpu|E_br_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[7]~0\, u0|cpu_0|cpu|M_br_cond_taken_history[7]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[0]\, u0|cpu_0|cpu|M_br_cond_taken_history[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[0]\, u0|cpu_0|cpu|F_bht_ptr_nxt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[0]\, u0|cpu_0|cpu|F_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[0]\, u0|cpu_0|cpu|D_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[0]\, u0|cpu_0|cpu|E_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[0]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[1]~DUPLICATE\, u0|cpu_0|cpu|M_br_cond_taken_history[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[1]\, u0|cpu_0|cpu|F_bht_ptr_nxt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[1]\, u0|cpu_0|cpu|F_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[1]\, u0|cpu_0|cpu|D_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[1]~feeder\, u0|cpu_0|cpu|E_bht_ptr[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[1]\, u0|cpu_0|cpu|E_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[1]~feeder\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[1]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[1]\, u0|cpu_0|cpu|M_br_cond_taken_history[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[2]\, u0|cpu_0|cpu|M_br_cond_taken_history[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[2]\, u0|cpu_0|cpu|F_bht_ptr_nxt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[2]\, u0|cpu_0|cpu|F_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[2]\, u0|cpu_0|cpu|D_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[2]\, u0|cpu_0|cpu|E_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[2]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[3]~feeder\, u0|cpu_0|cpu|M_br_cond_taken_history[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[3]\, u0|cpu_0|cpu|M_br_cond_taken_history[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[3]\, u0|cpu_0|cpu|F_bht_ptr_nxt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[3]\, u0|cpu_0|cpu|F_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[3]\, u0|cpu_0|cpu|D_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[3]\, u0|cpu_0|cpu|E_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[3]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[4]~feeder\, u0|cpu_0|cpu|M_br_cond_taken_history[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[4]\, u0|cpu_0|cpu|M_br_cond_taken_history[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[4]\, u0|cpu_0|cpu|F_bht_ptr_nxt[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[4]\, u0|cpu_0|cpu|F_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[4]\, u0|cpu_0|cpu|D_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[4]\, u0|cpu_0|cpu|E_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[4]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[5]\, u0|cpu_0|cpu|M_br_cond_taken_history[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[5]\, u0|cpu_0|cpu|F_bht_ptr_nxt[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[5]\, u0|cpu_0|cpu|F_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[5]\, u0|cpu_0|cpu|D_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[5]\, u0|cpu_0|cpu|E_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[5]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[6]~feeder\, u0|cpu_0|cpu|M_br_cond_taken_history[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[6]\, u0|cpu_0|cpu|M_br_cond_taken_history[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[6]\, u0|cpu_0|cpu|F_bht_ptr_nxt[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[6]\, u0|cpu_0|cpu|F_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[6]~feeder\, u0|cpu_0|cpu|D_bht_ptr[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[6]\, u0|cpu_0|cpu|D_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[6]\, u0|cpu_0|cpu|E_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[6]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[7]~feeder\, u0|cpu_0|cpu|M_br_cond_taken_history[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_br_cond_taken_history[7]\, u0|cpu_0|cpu|M_br_cond_taken_history[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr_nxt[7]\, u0|cpu_0|cpu|F_bht_ptr_nxt[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_bht_ptr[7]\, u0|cpu_0|cpu|F_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_bht_ptr[7]\, u0|cpu_0|cpu|D_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[7]~feeder\, u0|cpu_0|cpu|E_bht_ptr[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_ptr[7]\, u0|cpu_0|cpu|E_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[7]~feeder\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_ptr_unfiltered[7]\, u0|cpu_0|cpu|M_bht_ptr_unfiltered[7], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|soc_system_cpu_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_0|cpu|soc_system_cpu_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_data[0]~feeder\, u0|cpu_0|cpu|E_bht_data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_data[0]\, u0|cpu_0|cpu|E_bht_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_data[0]\, u0|cpu_0|cpu|M_bht_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_data[1]\, u0|cpu_0|cpu|M_bht_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_bht_wr_data_unfiltered[1]~0\, u0|cpu_0|cpu|M_bht_wr_data_unfiltered[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_bht_data[1]\, u0|cpu_0|cpu|E_bht_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_nxt\, u0|cpu_0|cpu|M_pipe_flush_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush\, u0|cpu_0|cpu|M_pipe_flush, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_valid_jmp_indirect~0\, u0|cpu_0|cpu|E_valid_jmp_indirect~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_valid_jmp_indirect\, u0|cpu_0|cpu|E_valid_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~2\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[2]\, u0|cpu_0|cpu|M_pipe_flush_waddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[2]~4\, u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[2]\, u0|cpu_0|cpu|M_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[4]\, u0|cpu_0|cpu|M_target_pcb[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~2\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[2]\, u0|cpu_0|cpu|A_pipe_flush_waddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[2]~5\, u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[2]~feeder\, u0|cpu_0|cpu|F_pc[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[2]\, u0|cpu_0|cpu|F_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[2]\, u0|cpu_0|cpu|D_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_initial_offset[2]~feeder\, u0|cpu_0|cpu|ic_fill_initial_offset[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_initial_offset[2]\, u0|cpu_0|cpu|ic_fill_initial_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_dp_offset_nxt[2]~1\, u0|cpu_0|cpu|ic_fill_dp_offset_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_dp_offset[2]\, u0|cpu_0|cpu|ic_fill_dp_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_a_not_src~0\, u0|cpu_0|cpu|F_ctrl_a_not_src~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_a_not_src\, u0|cpu_0|cpu|D_ctrl_a_not_src, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[9]~1\, u0|cpu_0|cpu|E_src1[9]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[12]~30\, u0|cpu_0|cpu|D_src1_reg[12]~30, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[12]\, u0|cpu_0|cpu|E_src1[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[12]\, u0|cpu_0|cpu|M_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[10]\, u0|cpu_0|cpu|W_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[11]\, u0|cpu_0|cpu|W_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[12]\, u0|cpu_0|cpu|W_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~10\, u0|cpu_0|cpu|M_dc_raw_hazard~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[3]\, u0|cpu_0|cpu|W_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[2]\, u0|cpu_0|cpu|W_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~12\, u0|cpu_0|cpu|M_dc_raw_hazard~12, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~11\, u0|cpu_0|cpu|M_dc_raw_hazard~11, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[15]\, u0|cpu_0|cpu|W_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[13]\, u0|cpu_0|cpu|W_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[14]\, u0|cpu_0|cpu|W_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~9\, u0|cpu_0|cpu|M_dc_raw_hazard~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_baddr[16]\, u0|cpu_0|cpu|A_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[16]\, u0|cpu_0|cpu|W_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[17]\, u0|cpu_0|cpu|W_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~8\, u0|cpu_0|cpu|M_dc_raw_hazard~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_baddr[4]\, u0|cpu_0|cpu|W_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~13\, u0|cpu_0|cpu|M_dc_raw_hazard~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~14\, u0|cpu_0|cpu|M_dc_raw_hazard~14, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~16\, u0|cpu_0|cpu|M_dc_raw_hazard~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_retaddr~4\, u0|cpu_0|cpu|D_ctrl_retaddr~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~8\, u0|cpu_0|cpu|Equal149~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_flush_pipe_always~2\, u0|cpu_0|cpu|D_ctrl_flush_pipe_always~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_flush_pipe_always~3\, u0|cpu_0|cpu|D_ctrl_flush_pipe_always~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_flush_pipe_always\, u0|cpu_0|cpu|E_ctrl_flush_pipe_always, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_flush_pipe_always~feeder\, u0|cpu_0|cpu|M_ctrl_flush_pipe_always~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_flush_pipe_always\, u0|cpu_0|cpu|M_ctrl_flush_pipe_always, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_nxt~0\, u0|cpu_0|cpu|A_pipe_flush_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush\, u0|cpu_0|cpu|A_pipe_flush, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~3\, u0|cpu_0|cpu|F_ic_tag_rd_addr_nxt[6]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_extra_pc[1]\, u0|cpu_0|cpu|E_extra_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[1]~feeder\, u0|cpu_0|cpu|M_pipe_flush_waddr[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[1]\, u0|cpu_0|cpu|M_pipe_flush_waddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[1]\, u0|cpu_0|cpu|M_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc_plus_one[1]\, u0|cpu_0|cpu|M_pc_plus_one[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[3]\, u0|cpu_0|cpu|M_target_pcb[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~1\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[1]\, u0|cpu_0|cpu|A_pipe_flush_waddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[1]~2\, u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[1]~3\, u0|cpu_0|cpu|F_ic_data_rd_addr_nxt[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[1]\, u0|cpu_0|cpu|F_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[1]\, u0|cpu_0|cpu|D_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_initial_offset[1]~feeder\, u0|cpu_0|cpu|ic_fill_initial_offset[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_initial_offset[1]\, u0|cpu_0|cpu|ic_fill_initial_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_dp_offset_nxt[1]~0\, u0|cpu_0|cpu|ic_fill_dp_offset_nxt[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_dp_offset[1]\, u0|cpu_0|cpu|ic_fill_dp_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[4]\, u0|cpu_0|cpu|D_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[4]~feeder\, u0|cpu_0|cpu|E_iw[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[4]\, u0|cpu_0|cpu|E_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal249~0\, u0|cpu_0|cpu|Equal249~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_invalidate_i~0\, u0|cpu_0|cpu|E_ctrl_invalidate_i~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_invalidate_i~1\, u0|cpu_0|cpu|E_ctrl_invalidate_i~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_invalidate_i\, u0|cpu_0|cpu|M_ctrl_invalidate_i, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_invalidate_i\, u0|cpu_0|cpu|A_ctrl_invalidate_i, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_clr_valid_bits_nxt~0\, u0|cpu_0|cpu|ic_tag_clr_valid_bits_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_clr_valid_bits_nxt\, u0|cpu_0|cpu|ic_tag_clr_valid_bits_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_clr_valid_bits~0\, u0|cpu_0|cpu|ic_tag_clr_valid_bits~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_clr_valid_bits\, u0|cpu_0|cpu|ic_tag_clr_valid_bits, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_tag_wren\, u0|cpu_0|cpu|ic_tag_wren, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_valid~4\, u0|cpu_0|cpu|F_ic_valid~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_valid~0\, u0|cpu_0|cpu|F_ic_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_issue\, u0|cpu_0|cpu|F_issue, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_issue\, u0|cpu_0|cpu|D_issue, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_kill~0\, u0|cpu_0|cpu|F_kill~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_older_non_sequential~0\, u0|cpu_0|cpu|F_older_non_sequential~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_kill\, u0|cpu_0|cpu|F_kill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_kill\, u0|cpu_0|cpu|D_kill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_initial_offset[0]\, u0|cpu_0|cpu|ic_fill_initial_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_active_nxt~0\, u0|cpu_0|cpu|ic_fill_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_active_nxt\, u0|cpu_0|cpu|ic_fill_active_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_active\, u0|cpu_0|cpu|ic_fill_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_fill_same_tag_line~0\, u0|cpu_0|cpu|F_ic_fill_same_tag_line~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_fill_same_tag_line~1\, u0|cpu_0|cpu|F_ic_fill_same_tag_line~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_fill_same_tag_line~3\, u0|cpu_0|cpu|F_ic_fill_same_tag_line~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_fill_same_tag_line~2\, u0|cpu_0|cpu|F_ic_fill_same_tag_line~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_fill_same_tag_line~4\, u0|cpu_0|cpu|F_ic_fill_same_tag_line~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_fill_same_tag_line~5\, u0|cpu_0|cpu|F_ic_fill_same_tag_line~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ic_fill_same_tag_line\, u0|cpu_0|cpu|F_ic_fill_same_tag_line, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ic_fill_same_tag_line\, u0|cpu_0|cpu|D_ic_fill_same_tag_line, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_prevent_refill_nxt\, u0|cpu_0|cpu|ic_fill_prevent_refill_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_prevent_refill\, u0|cpu_0|cpu|ic_fill_prevent_refill, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ic_fill_starting~0\, u0|cpu_0|cpu|D_ic_fill_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ic_fill_starting\, u0|cpu_0|cpu|D_ic_fill_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ic_fill_starting_d1\, u0|cpu_0|cpu|D_ic_fill_starting_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_dp_offset_nxt[0]~2\, u0|cpu_0|cpu|ic_fill_dp_offset_nxt[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_dp_offset[0]\, u0|cpu_0|cpu|ic_fill_dp_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[14]\, u0|cpu_0|cpu|D_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[14]~feeder\, u0|cpu_0|cpu|E_iw[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_iw[14]\, u0|cpu_0|cpu|E_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_iw[14]\, u0|cpu_0|cpu|M_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_iw[14]\, u0|cpu_0|cpu|A_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_debug_mode_nxt~0\, u0|cpu_0|cpu|W_debug_mode_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_debug_mode\, u0|cpu_0|cpu|W_debug_mode, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~55\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~55, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~17\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~17, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[35]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[35], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_error~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_error~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_error\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_error, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~16\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~16, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[34]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[34], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[34]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[34], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_ready~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_ready\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_ready, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|ir_out[0]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|ir_out[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|ir_out[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|ir_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|ir_out[0]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|ir_out[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux11~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux11~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux5~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux5~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|ret~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|ir_out[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|ir_out[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|ir_out[1]\, u0|cpu_1|cpu|the_soc_system_cpu_1_cpu_nios2_oci|the_soc_system_cpu_1_cpu_debug_slave_wrapper|the_soc_system_cpu_1_cpu_debug_slave_tck|ir_out[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal20~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal20~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\, u0|jtag_uart_1|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux12~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux12~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux13~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux13~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[21]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[21]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[21], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~13\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr~13, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[22]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_tck|sr[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[22]~feeder\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[22]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_debug_slave_wrapper|the_soc_system_cpu_0_cpu_debug_slave_sysclk|jdo[22], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|resetrequest\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_oci_debug|resetrequest, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|merged_reset~0\, u0|rst_controller|rst_controller|merged_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[3], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain~0\, u0|rst_controller|rst_controller|r_sync_rst_chain~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain[1]\, u0|rst_controller|rst_controller|r_sync_rst_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|WideOr0~0\, u0|rst_controller|rst_controller|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst\, u0|rst_controller|rst_controller|r_sync_rst, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent|rf_source_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0\, u0|mm_interconnect_0|rsp_mux|WideOr1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_readdatavalid_d1\, u0|cpu_0|cpu|d_readdatavalid_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[0]~3\, u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt[0]~0\, u0|cpu_0|cpu|A_dc_rd_data_cnt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt[0]\, u0|cpu_0|cpu|A_dc_rd_data_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[1]~2\, u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt[1]\, u0|cpu_0|cpu|A_dc_rd_data_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[2]~1\, u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt[2]\, u0|cpu_0|cpu|A_dc_rd_data_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[3]~0\, u0|cpu_0|cpu|A_dc_rd_data_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_data_cnt[3]\, u0|cpu_0|cpu|A_dc_rd_data_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_bypass_done\, u0|cpu_0|cpu|A_ld_bypass_done, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_last_transfer_d1\, u0|cpu_0|cpu|A_dc_rd_last_transfer_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_active_nxt~0\, u0|cpu_0|cpu|A_dc_fill_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_fill_active\, u0|cpu_0|cpu|A_dc_fill_active, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt~0\, u0|cpu_0|cpu|d_address_tag_field_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[0]\, u0|cpu_0|cpu|A_dc_actual_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[0]~feeder\, u0|cpu_0|cpu|A_dc_wb_tag[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[0]\, u0|cpu_0|cpu|A_dc_wb_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt[0]~7\, u0|cpu_0|cpu|d_address_tag_field_nxt[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[0]\, u0|cpu_0|cpu|d_address_tag_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1\, u0|mm_interconnect_0|router|Equal1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~1\, u0|mm_interconnect_0|cmd_demux|src3_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0\, u0|mm_interconnect_0|cmd_mux_003|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_read~DUPLICATE\, u0|cpu_0|cpu|i_read~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_003|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_003|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_003|WideOr0~1\, u0|mm_interconnect_0|cmd_demux_003|WideOr0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|response_sink_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_003|Equal1~0\, u0|mm_interconnect_0|router_003|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_003|Equal1~1\, u0|mm_interconnect_0|router_003|Equal1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|last_dest_id[3]~0\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|last_dest_id[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|last_dest_id[3]\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|last_dest_id[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_req_accepted~0\, u0|cpu_0|cpu|ic_fill_req_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|save_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|nonposted_cmd_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|pending_response_count[0]~0\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|pending_response_count[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|has_pending_responses\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_req_accepted~2\, u0|cpu_0|cpu|ic_fill_req_accepted~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[0]~3\, u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt[0]\, u0|cpu_0|cpu|ic_fill_ap_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[1]~2\, u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt[1]\, u0|cpu_0|cpu|ic_fill_ap_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[2]~1\, u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt[2]\, u0|cpu_0|cpu|ic_fill_ap_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[3]~0\, u0|cpu_0|cpu|ic_fill_ap_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_ap_cnt[3]\, u0|cpu_0|cpu|ic_fill_ap_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|has_pending_responses~DUPLICATE\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|has_pending_responses~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_req_accepted~1\, u0|cpu_0|cpu|ic_fill_req_accepted~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_read_nxt~0\, u0|cpu_0|cpu|i_read_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_read\, u0|cpu_0|cpu|i_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_003|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_003|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_003|src1_valid~1\, u0|mm_interconnect_0|cmd_demux_003|src1_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0\, u0|mm_interconnect_0|cmd_mux_004|src_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]\, u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1], DE1_SoC_top_level, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[3]~15\, u0|mm_interconnect_0|rsp_mux_003|src_data[3]~15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[3]\, u0|cpu_0|cpu|i_readdata_d1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[11]\, u0|cpu_0|cpu|D_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal149~0\, u0|cpu_0|cpu|Equal149~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_trap_inst_nxt\, u0|cpu_0|cpu|E_ctrl_trap_inst_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_trap_inst\, u0|cpu_0|cpu|E_ctrl_trap_inst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_trap_inst_pri15\, u0|cpu_0|cpu|M_exc_trap_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_unimp_trap~0\, u0|cpu_0|cpu|D_ctrl_unimp_trap~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_unimp_trap~1\, u0|cpu_0|cpu|D_ctrl_unimp_trap~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_unimp_trap\, u0|cpu_0|cpu|E_ctrl_unimp_trap, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_unimp_inst_pri15\, u0|cpu_0|cpu|M_exc_unimp_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_any~0\, u0|cpu_0|cpu|M_exc_any~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_exc_any\, u0|cpu_0|cpu|M_exc_any, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_target_pcb[12]\, u0|cpu_0|cpu|M_target_pcb[12], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pc[10]\, u0|cpu_0|cpu|M_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~10\, u0|cpu_0|cpu|A_pipe_flush_waddr_nxt~10, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_pipe_flush_waddr[10]\, u0|cpu_0|cpu|A_pipe_flush_waddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[10]~0\, u0|cpu_0|cpu|F_pc_nxt[10]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[10]~feeder\, u0|cpu_0|cpu|M_pipe_flush_waddr[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_pipe_flush_waddr[10]\, u0|cpu_0|cpu|M_pipe_flush_waddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc_nxt[10]~1\, u0|cpu_0|cpu|F_pc_nxt[10]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_pc[10]\, u0|cpu_0|cpu|F_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_pc[10]\, u0|cpu_0|cpu|D_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|ic_fill_tag[0]\, u0|cpu_0|cpu|ic_fill_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_instruction_master_limiter|last_channel[0]\, u0|mm_interconnect_0|cpu_0_instruction_master_limiter|last_channel[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_003|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_003|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39]\, u0|mm_interconnect_0|cmd_mux_003|src_data[39], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[1]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|address[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|Equal0~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|Equal0~1\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata~0\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[0]\, u0|cpu_0|cpu|the_soc_system_cpu_0_cpu_nios2_oci|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|cpu_0_debug_mem_slave_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|src_data[0]~7\, u0|mm_interconnect_0|rsp_mux_003|src_data[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdata_d1[0]\, u0|cpu_0|cpu|i_readdata_d1[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_ctrl_b_is_dst~0\, u0|cpu_0|cpu|F_ctrl_b_is_dst~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_b_is_dst\, u0|cpu_0|cpu|D_ctrl_b_is_dst, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_data_depend~0\, u0|cpu_0|cpu|D_data_depend~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|F_stall~0\, u0|cpu_0|cpu|F_stall~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[13]\, u0|cpu_0|cpu|D_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_shift_rot~0\, u0|cpu_0|cpu|D_ctrl_shift_rot~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_shift_rot\, u0|cpu_0|cpu|E_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_shift_rot\, u0|cpu_0|cpu|M_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_shift_rot~feeder\, u0|cpu_0|cpu|A_ctrl_shift_rot~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_shift_rot\, u0|cpu_0|cpu|A_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[17]~2\, u0|cpu_0|cpu|A_wr_data_unfiltered[17]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_rot[3]~3\, u0|cpu_0|cpu|M_rot[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result~3\, u0|cpu_0|cpu|A_shift_rot_result~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_shift_rot_result[3]\, u0|cpu_0|cpu|A_shift_rot_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3\, u0|cpu_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_slow_inst_result[3]\, u0|cpu_0|cpu|A_slow_inst_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_exception_reg_cause[1]\, u0|cpu_0|cpu|W_exception_reg_cause[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_control_reg_rddata_muxed[3]~3\, u0|cpu_0|cpu|E_control_reg_rddata_muxed[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_control_reg_rddata[3]\, u0|cpu_0|cpu|M_control_reg_rddata[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_inst_result[3]~8\, u0|cpu_0|cpu|M_inst_result[3]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_inst_result[3]\, u0|cpu_0|cpu|A_inst_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[3]~8\, u0|cpu_0|cpu|A_wr_data_unfiltered[3]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mul_cell_p1[3]\, u0|cpu_0|cpu|A_mul_cell_p1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_wr_data_unfiltered[3]~9\, u0|cpu_0|cpu|A_wr_data_unfiltered[3]~9, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_src1_reg[3]~8\, u0|cpu_0|cpu|D_src1_reg[3]~8, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_src1[3]\, u0|cpu_0|cpu|E_src1[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_baddr[3]\, u0|cpu_0|cpu|M_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field_nxt[1]~2\, u0|cpu_0|cpu|d_address_offset_field_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_offset_field[1]\, u0|cpu_0|cpu|d_address_offset_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[81]~3\, u0|mm_interconnect_0|router|src_data[81]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[81]~0\, u0|mm_interconnect_0|router|src_data[81]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_agent|av_waitrequest~0\, u0|mm_interconnect_0|cpu_0_data_master_agent|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cpu_0_data_master_agent|av_waitrequest\, u0|mm_interconnect_0|cpu_0_data_master_agent|av_waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_read_nxt~0\, u0|cpu_0|cpu|d_read_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_bypass_delayed~0\, u0|cpu_0|cpu|A_ld_bypass_delayed~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_bypass_delayed\, u0|cpu_0|cpu|A_ld_bypass_delayed, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_bypass_delayed_started~0\, u0|cpu_0|cpu|A_ld_bypass_delayed_started~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ld_bypass_delayed_started\, u0|cpu_0|cpu|A_ld_bypass_delayed_started, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_read_nxt~1\, u0|cpu_0|cpu|d_read_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3\, u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt[3]~1\, u0|cpu_0|cpu|A_dc_rd_addr_cnt[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt[3]~0\, u0|cpu_0|cpu|A_dc_rd_addr_cnt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt[0]\, u0|cpu_0|cpu|A_dc_rd_addr_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add20~2\, u0|cpu_0|cpu|Add20~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2\, u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt[1]\, u0|cpu_0|cpu|A_dc_rd_addr_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add20~1\, u0|cpu_0|cpu|Add20~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1\, u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt[2]\, u0|cpu_0|cpu|A_dc_rd_addr_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Add20~0\, u0|cpu_0|cpu|Add20~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0\, u0|cpu_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_rd_addr_cnt[3]\, u0|cpu_0|cpu|A_dc_rd_addr_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_read_nxt~2\, u0|cpu_0|cpu|d_read_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_read\, u0|cpu_0|cpu|d_read, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_wr_starting\, u0|cpu_0|cpu|A_dc_wb_wr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_wr_want_dmaster\, u0|cpu_0|cpu|A_dc_wb_wr_want_dmaster, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[3]~feeder\, u0|cpu_0|cpu|A_dc_actual_tag[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[3]\, u0|cpu_0|cpu|A_dc_actual_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[3]\, u0|cpu_0|cpu|A_dc_wb_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt[3]~2\, u0|cpu_0|cpu|d_address_tag_field_nxt[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[3]\, u0|cpu_0|cpu|d_address_tag_field[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[6]\, u0|cpu_0|cpu|A_dc_actual_tag[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[6]\, u0|cpu_0|cpu|A_dc_wb_tag[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt[6]~4\, u0|cpu_0|cpu|d_address_tag_field_nxt[6]~4, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[6]\, u0|cpu_0|cpu|d_address_tag_field[6], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[4]\, u0|cpu_0|cpu|d_address_tag_field[4], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[2]\, u0|cpu_0|cpu|d_address_tag_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_actual_tag[5]\, u0|cpu_0|cpu|A_dc_actual_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_dc_wb_tag[5]\, u0|cpu_0|cpu|A_dc_wb_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field_nxt[5]~5\, u0|cpu_0|cpu|d_address_tag_field_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_address_tag_field[5]\, u0|cpu_0|cpu|d_address_tag_field[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0\, u0|mm_interconnect_0|router|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1\, u0|mm_interconnect_0|router|Equal5~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~0\, u0|mm_interconnect_0|router|src_channel[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~1\, u0|mm_interconnect_0|router|src_channel[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_003|WideOr1\, u0|mm_interconnect_0|rsp_mux_003|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|i_readdatavalid_d1\, u0|cpu_0|cpu|i_readdatavalid_d1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_iw[0]\, u0|cpu_0|cpu|D_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal95~0\, u0|cpu_0|cpu|Equal95~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_alu_subtract~1\, u0|cpu_0|cpu|D_ctrl_alu_subtract~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_alu_subtract~0\, u0|cpu_0|cpu|D_ctrl_alu_subtract~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|D_ctrl_alu_subtract~2\, u0|cpu_0|cpu|D_ctrl_alu_subtract~2, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ctrl_alu_subtract\, u0|cpu_0|cpu|E_ctrl_alu_subtract, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_mem_byte_en[2]~1\, u0|cpu_0|cpu|E_mem_byte_en[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_mem_byte_en[2]\, u0|cpu_0|cpu|M_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_byte_en[3]\, u0|cpu_0|cpu|W_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_byte_en[2]\, u0|cpu_0|cpu|W_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_byte_en[1]\, u0|cpu_0|cpu|W_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|W_mem_byte_en[0]\, u0|cpu_0|cpu|W_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal332~0\, u0|cpu_0|cpu|Equal332~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|Equal332~1\, u0|cpu_0|cpu|Equal332~1, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_dc_raw_hazard~0\, u0|cpu_0|cpu|M_dc_raw_hazard~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_cache\, u0|cpu_0|cpu|M_ctrl_ld_cache, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_valid~0\, u0|cpu_0|cpu|M_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_valid_from_M\, u0|cpu_0|cpu|A_valid_from_M, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|E_ld_st_bus~0\, u0|cpu_0|cpu|E_ld_st_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|M_ctrl_ld_st_bypass\, u0|cpu_0|cpu|M_ctrl_ld_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_ctrl_ld_st_bypass\, u0|cpu_0|cpu|A_ctrl_ld_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|A_mem_bypass_pending\, u0|cpu_0|cpu|A_mem_bypass_pending, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata_nxt[0]~0\, u0|cpu_0|cpu|d_writedata_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|cpu_0|cpu|d_writedata[0]\, u0|cpu_0|cpu|d_writedata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[0]\, u0|mm_interconnect_0|cmd_mux_006|src_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[0]\, u0|leds_0|data_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[1]~DUPLICATE\, u0|leds_0|data_out[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|leds_0|data_out[4]~DUPLICATE\, u0|leds_0|data_out[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \KEY_N[1]~input\, KEY_N[1]~input, DE1_SoC_top_level, 1
instance = comp, \KEY_N[2]~input\, KEY_N[2]~input, DE1_SoC_top_level, 1
instance = comp, \KEY_N[3]~input\, KEY_N[3]~input, DE1_SoC_top_level, 1
