// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/27/2025 18:36:43"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module accumulator (
	ADC_CLK_10,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	ADC_CLK_10;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \ADC_CLK_10~input_o ;
wire \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \psh_db_impl|Mux1~0_combout ;
wire \psh_db_impl|current_state[0]~feeder_combout ;
wire \psh_db_impl|current_state[1]~0_combout ;
wire \KEY[1]~input_o ;
wire \rst_db_impl|Mux1~0_combout ;
wire \rst_db_impl|current_state[1]~0_combout ;
wire \Mux2~0_combout ;
wire \Mux3~0_combout ;
wire \Mux1~0_combout ;
wire \fifo_write~q ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ;
wire \Mux0~0_combout ;
wire \rst_master~q ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \b_current_state[0]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \Mux30~3_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|op_1~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \Mux30~4_combout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \Mux30~2_combout ;
wire \Mux29~0_combout ;
wire \Mux30~5_combout ;
wire \Mux4~2_combout ;
wire \fifo_read~q ;
wire \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \SW[0]~input_o ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \count[0]~24_combout ;
wire \count[2]~26_combout ;
wire \count[0]~25 ;
wire \count[1]~27_combout ;
wire \count[1]~28 ;
wire \count[2]~29_combout ;
wire \count[2]~30 ;
wire \count[3]~31_combout ;
wire \seg0_impl|Mux6~0_combout ;
wire \seg0_impl|Mux5~0_combout ;
wire \seg0_impl|Mux4~0_combout ;
wire \seg0_impl|Mux3~0_combout ;
wire \seg0_impl|Mux2~0_combout ;
wire \seg0_impl|Mux1~0_combout ;
wire \seg0_impl|Mux0~0_combout ;
wire \count[3]~32 ;
wire \count[4]~33_combout ;
wire \count[4]~34 ;
wire \count[5]~35_combout ;
wire \count[5]~36 ;
wire \count[6]~37_combout ;
wire \count[6]~38 ;
wire \count[7]~39_combout ;
wire \seg1_impl|Mux6~0_combout ;
wire \seg1_impl|Mux5~0_combout ;
wire \seg1_impl|Mux4~0_combout ;
wire \seg1_impl|Mux3~0_combout ;
wire \seg1_impl|Mux2~0_combout ;
wire \seg1_impl|Mux1~0_combout ;
wire \seg1_impl|Mux0~0_combout ;
wire \count[7]~40 ;
wire \count[8]~41_combout ;
wire \count[8]~42 ;
wire \count[9]~43_combout ;
wire \count[9]~44 ;
wire \count[10]~45_combout ;
wire \count[10]~46 ;
wire \count[11]~47_combout ;
wire \seg2_impl|Mux6~0_combout ;
wire \seg2_impl|Mux5~0_combout ;
wire \seg2_impl|Mux4~0_combout ;
wire \seg2_impl|Mux3~0_combout ;
wire \seg2_impl|Mux2~0_combout ;
wire \seg2_impl|Mux1~0_combout ;
wire \seg2_impl|Mux0~0_combout ;
wire \count[11]~48 ;
wire \count[12]~49_combout ;
wire \count[12]~50 ;
wire \count[13]~51_combout ;
wire \count[13]~52 ;
wire \count[14]~53_combout ;
wire \count[14]~54 ;
wire \count[15]~55_combout ;
wire \seg3_impl|Mux6~0_combout ;
wire \seg3_impl|Mux5~0_combout ;
wire \seg3_impl|Mux4~0_combout ;
wire \seg3_impl|Mux3~0_combout ;
wire \seg3_impl|Mux2~0_combout ;
wire \seg3_impl|Mux1~0_combout ;
wire \seg3_impl|Mux0~0_combout ;
wire \count[15]~56 ;
wire \count[16]~57_combout ;
wire \count[16]~58 ;
wire \count[17]~59_combout ;
wire \count[17]~60 ;
wire \count[18]~61_combout ;
wire \count[18]~62 ;
wire \count[19]~63_combout ;
wire \seg4_impl|Mux6~0_combout ;
wire \seg4_impl|Mux5~0_combout ;
wire \seg4_impl|Mux4~0_combout ;
wire \seg4_impl|Mux3~0_combout ;
wire \seg4_impl|Mux2~0_combout ;
wire \seg4_impl|Mux1~0_combout ;
wire \seg4_impl|Mux0~0_combout ;
wire \count[19]~64 ;
wire \count[20]~65_combout ;
wire \count[20]~66 ;
wire \count[21]~67_combout ;
wire \count[21]~68 ;
wire \count[22]~69_combout ;
wire \count[22]~70 ;
wire \count[23]~71_combout ;
wire \seg5_impl|Mux6~0_combout ;
wire \seg5_impl|Mux5~0_combout ;
wire \seg5_impl|Mux4~0_combout ;
wire \seg5_impl|Mux3~0_combout ;
wire \seg5_impl|Mux2~0_combout ;
wire \seg5_impl|Mux1~0_combout ;
wire \seg5_impl|Mux0~0_combout ;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a ;
wire [1:0] \psh_db_impl|current_state ;
wire [1:0] a_current_state;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a ;
wire [1:0] \rst_db_impl|current_state ;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a ;
wire [1:0] b_current_state;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a ;
wire [2:0] \fifo_impl|dcfifo_component|auto_generated|ram_address_a ;
wire [23:0] count;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a ;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [4:0] \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a ;
wire [3:0] \fifo_impl|dcfifo_component|auto_generated|rdptr_g ;

wire [35:0] \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ;
wire [4:0] \pll5mhz_impl|altpll_component|auto_generated|pll1_CLK_bus ;

assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [0];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [1];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [2];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [3];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [4];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [5];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [6];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [7];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [8];
assign \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [9];

assign \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk [0] = \pll5mhz_impl|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk [1] = \pll5mhz_impl|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk [2] = \pll5mhz_impl|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk [3] = \pll5mhz_impl|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk [4] = \pll5mhz_impl|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\seg0_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\seg0_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\seg0_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\seg0_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\seg0_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\seg0_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\seg0_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\seg1_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\seg1_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\seg1_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\seg1_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\seg1_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\seg1_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\seg1_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\seg2_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\seg2_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\seg2_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\seg2_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\seg2_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\seg2_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\seg2_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\seg3_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\seg3_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\seg3_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\seg3_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\seg3_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\seg3_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\seg3_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\seg4_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\seg4_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\seg4_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\seg4_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\seg4_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\seg4_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\seg4_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\seg5_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\seg5_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\seg5_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\seg5_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\seg5_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\seg5_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\seg5_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll5mhz_impl|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\ADC_CLK_10~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll5mhz_impl|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c0_high = 40;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c0_low = 40;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c1_high = 16;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c1_low = 16;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk1_divide_by = 4;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk1_multiply_by = 5;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 100000;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .m = 40;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 312;
defparam \pll5mhz_impl|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N22
fiftyfivenm_lcell_comb \psh_db_impl|Mux1~0 (
// Equation(s):
// \psh_db_impl|Mux1~0_combout  = (!\psh_db_impl|current_state [0] & (\psh_db_impl|current_state [1] $ (!\KEY[0]~input_o )))

	.dataa(\psh_db_impl|current_state [1]),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\psh_db_impl|current_state [0]),
	.cin(gnd),
	.combout(\psh_db_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \psh_db_impl|Mux1~0 .lut_mask = 16'h0099;
defparam \psh_db_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
fiftyfivenm_lcell_comb \psh_db_impl|current_state[0]~feeder (
// Equation(s):
// \psh_db_impl|current_state[0]~feeder_combout  = \psh_db_impl|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\psh_db_impl|Mux1~0_combout ),
	.cin(gnd),
	.combout(\psh_db_impl|current_state[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \psh_db_impl|current_state[0]~feeder .lut_mask = 16'hFF00;
defparam \psh_db_impl|current_state[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N7
dffeas \psh_db_impl|current_state[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\psh_db_impl|current_state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\psh_db_impl|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \psh_db_impl|current_state[0] .is_wysiwyg = "true";
defparam \psh_db_impl|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N30
fiftyfivenm_lcell_comb \psh_db_impl|current_state[1]~0 (
// Equation(s):
// \psh_db_impl|current_state[1]~0_combout  = (\psh_db_impl|current_state [0] & (!\KEY[0]~input_o )) # (!\psh_db_impl|current_state [0] & ((\psh_db_impl|current_state [1])))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\psh_db_impl|current_state [1]),
	.datad(\psh_db_impl|current_state [0]),
	.cin(gnd),
	.combout(\psh_db_impl|current_state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \psh_db_impl|current_state[1]~0 .lut_mask = 16'h55F0;
defparam \psh_db_impl|current_state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N31
dffeas \psh_db_impl|current_state[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\psh_db_impl|current_state[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\psh_db_impl|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \psh_db_impl|current_state[1] .is_wysiwyg = "true";
defparam \psh_db_impl|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
fiftyfivenm_lcell_comb \rst_db_impl|Mux1~0 (
// Equation(s):
// \rst_db_impl|Mux1~0_combout  = (!\rst_db_impl|current_state [0] & (\KEY[1]~input_o  $ (!\rst_db_impl|current_state [1])))

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\rst_db_impl|current_state [0]),
	.datad(\rst_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\rst_db_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_db_impl|Mux1~0 .lut_mask = 16'h0A05;
defparam \rst_db_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N9
dffeas \rst_db_impl|current_state[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst_db_impl|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_db_impl|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_db_impl|current_state[0] .is_wysiwyg = "true";
defparam \rst_db_impl|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N16
fiftyfivenm_lcell_comb \rst_db_impl|current_state[1]~0 (
// Equation(s):
// \rst_db_impl|current_state[1]~0_combout  = (\rst_db_impl|current_state [0] & (!\KEY[1]~input_o )) # (!\rst_db_impl|current_state [0] & ((\rst_db_impl|current_state [1])))

	.dataa(\KEY[1]~input_o ),
	.datab(\rst_db_impl|current_state [0]),
	.datac(\rst_db_impl|current_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_db_impl|current_state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_db_impl|current_state[1]~0 .lut_mask = 16'h7474;
defparam \rst_db_impl|current_state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N17
dffeas \rst_db_impl|current_state[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst_db_impl|current_state[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_db_impl|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_db_impl|current_state[1] .is_wysiwyg = "true";
defparam \rst_db_impl|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N18
fiftyfivenm_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\psh_db_impl|current_state [1] & ((a_current_state[1]) # (\rst_db_impl|current_state [1] $ (!a_current_state[0])))) # (!\psh_db_impl|current_state [1] & (\rst_db_impl|current_state [1] & ((a_current_state[0]))))

	.dataa(\psh_db_impl|current_state [1]),
	.datab(\rst_db_impl|current_state [1]),
	.datac(a_current_state[1]),
	.datad(a_current_state[0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hECA2;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N19
dffeas \a_current_state[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_current_state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \a_current_state[1] .is_wysiwyg = "true";
defparam \a_current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
fiftyfivenm_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (a_current_state[1] & ((\psh_db_impl|current_state [1]) # ((a_current_state[0] & \rst_db_impl|current_state [1])))) # (!a_current_state[1] & (((\rst_db_impl|current_state [1]))))

	.dataa(\psh_db_impl|current_state [1]),
	.datab(a_current_state[1]),
	.datac(a_current_state[0]),
	.datad(\rst_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hFB88;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N13
dffeas \a_current_state[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_current_state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \a_current_state[0] .is_wysiwyg = "true";
defparam \a_current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N2
fiftyfivenm_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!a_current_state[0] & (!a_current_state[1] & (\psh_db_impl|current_state [1] & !\rst_db_impl|current_state [1])))

	.dataa(a_current_state[0]),
	.datab(a_current_state[1]),
	.datac(\psh_db_impl|current_state [1]),
	.datad(\rst_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0010;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N3
dffeas fifo_write(
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam fifo_write.is_wysiwyg = "true";
defparam fifo_write.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  $ (((!\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  & 
// (!\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datab(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .lut_mask = 16'hE1F0;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N24
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!a_current_state[0] & (!a_current_state[1] & \rst_db_impl|current_state [1]))

	.dataa(a_current_state[0]),
	.datab(a_current_state[1]),
	.datac(gnd),
	.datad(\rst_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h1100;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N25
dffeas rst_master(
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst_master.is_wysiwyg = "true";
defparam rst_master.power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N23
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  & (!\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & 
// \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0A00;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q  $ (((!\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  & 
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0 .lut_mask = 16'hA5F0;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N11
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  $ (((\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  & 
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .lut_mask = 16'h5AF0;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N17
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q  $ (\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q  $ 
// (\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q  $ (!\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q )))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q ),
	.datab(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h9669;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N9
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q  $ (((\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q  & 
// \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(gnd),
	.datab(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|parity8~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .lut_mask = 16'h3CF0;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N13
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N5
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N31
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q ),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
fiftyfivenm_lcell_comb \b_current_state[0]~feeder (
// Equation(s):
// \b_current_state[0]~feeder_combout  = \Mux30~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux30~5_combout ),
	.cin(gnd),
	.combout(\b_current_state[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b_current_state[0]~feeder .lut_mask = 16'hFF00;
defparam \b_current_state[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N27
dffeas \b_current_state[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\b_current_state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_current_state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \b_current_state[0] .is_wysiwyg = "true";
defparam \b_current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N19
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N11
dffeas \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N23
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [3]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N11
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N25
dffeas \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N25
dffeas \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N5
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N5
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N21
dffeas \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N27
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y47_N23
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [1]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[1] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3] $ (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2] $ 
// (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1]))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3]),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N15
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N11
dffeas \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N19
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [0]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N13
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1] $ (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3] $ 
// (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [0] $ (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2])))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [0]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N1
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N17
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h3CF0;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N27
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N21
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h5555;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N25
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g [3] $ (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2] $ (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [0])))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N9
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g [3] $ (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1] $ (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2]))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N3
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
fiftyfivenm_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] & ((\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0] $ (\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0])) # 
// (!\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1]))) # (!\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] & ((\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1]) # 
// (\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0] $ (\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1]),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'h7DBE;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|op_1~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|op_1~0_combout  = (\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] & ((\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]) # ((!\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a 
// [1]) # (!\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0])))) # (!\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] & (!\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1] & 
// ((\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]) # (!\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|op_1~0 .lut_mask = 16'h8AEF;
defparam \fifo_impl|dcfifo_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2] $ (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N9
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g [2] $ (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h33CC;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N1
dffeas \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
fiftyfivenm_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = (!\Mux30~3_combout  & (\fifo_impl|dcfifo_component|auto_generated|op_1~0_combout  $ (\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [2] $ (\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [2]))))

	.dataa(\Mux30~3_combout ),
	.datab(\fifo_impl|dcfifo_component|auto_generated|op_1~0_combout ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [2]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [2]),
	.cin(gnd),
	.combout(\Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = 16'h4114;
defparam \Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
fiftyfivenm_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0] & (!\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0] & (\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] $ 
// (!\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1])))) # (!\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0] & (\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0] & 
// (\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] $ (\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [1]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [0]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [1]),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'h1824;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
fiftyfivenm_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = \fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [2] $ (\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rs_bwp|dffe10a [2]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_brp|dffe10a [2]),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'h0FF0;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
fiftyfivenm_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\Mux30~0_combout  & (!b_current_state[1] & (\Mux30~1_combout  $ (!\fifo_impl|dcfifo_component|auto_generated|op_1~0_combout ))))

	.dataa(\Mux30~0_combout ),
	.datab(\Mux30~1_combout ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|op_1~0_combout ),
	.datad(b_current_state[1]),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'h0082;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
fiftyfivenm_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\rst_master~q  & (!b_current_state[0] & !\Mux30~2_combout ))

	.dataa(gnd),
	.datab(\rst_master~q ),
	.datac(b_current_state[0]),
	.datad(\Mux30~2_combout ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'h000C;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N1
dffeas \b_current_state[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_current_state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \b_current_state[1] .is_wysiwyg = "true";
defparam \b_current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
fiftyfivenm_lcell_comb \Mux30~5 (
// Equation(s):
// \Mux30~5_combout  = (\Mux30~2_combout ) # ((b_current_state[0] & (!\Mux30~4_combout  & !b_current_state[1])))

	.dataa(b_current_state[0]),
	.datab(\Mux30~4_combout ),
	.datac(b_current_state[1]),
	.datad(\Mux30~2_combout ),
	.cin(gnd),
	.combout(\Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~5 .lut_mask = 16'hFF02;
defparam \Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
fiftyfivenm_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Mux30~5_combout  & (((b_current_state[0]) # (\Mux30~2_combout )) # (!\rst_master~q )))

	.dataa(\rst_master~q ),
	.datab(\Mux30~5_combout ),
	.datac(b_current_state[0]),
	.datad(\Mux30~2_combout ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hCCC4;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N23
dffeas fifo_read(
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam fifo_read.is_wysiwyg = "true";
defparam fifo_read.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [0] & ((\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1])) # (!\fifo_impl|dcfifo_component|auto_generated|rdptr_g [0]))) # (!\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [0] & 
// ((\fifo_impl|dcfifo_component|auto_generated|rdptr_g [0]) # (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1] $ (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [0]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [1]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2] & ((\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3])) # (!\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2]))) # (!\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2]) # (\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3] $ (\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [2]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe13a [3]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\fifo_read~q  & ((\fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\fifo_read~q ),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5000;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((!\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'hC3F0;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N29
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h9669;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N3
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(gnd),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 16'h3CF0;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N31
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N7
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N29
dffeas \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N27
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X55_Y47_N15
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [1]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[1] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[1] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N1
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N28
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [0]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N29
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N14
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\fifo_impl|dcfifo_component|auto_generated|wrptr_g [0] & ((\fifo_impl|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [1])) # (!\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [0]))) # (!\fifo_impl|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [0]) # (\fifo_impl|dcfifo_component|auto_generated|wrptr_g [1] $ (\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [1]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [1]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [0]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N5
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X56_Y47_N19
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [2]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[2] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[2] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X56_Y47_N3
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_impl|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder_combout  = \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a [3]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N17
dffeas \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_master~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3] .is_wysiwyg = "true";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3] .power_up = "low";
defparam \fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\fifo_impl|dcfifo_component|auto_generated|wrptr_g [3] & ((\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [3]) # 
// (\fifo_impl|dcfifo_component|auto_generated|wrptr_g [2] $ (!\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [2])))) # (!\fifo_impl|dcfifo_component|auto_generated|wrptr_g [3] & ((\fifo_impl|dcfifo_component|auto_generated|wrptr_g [2] 
// $ (!\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [2])) # (!\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [3])))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [2]),
	.datad(\fifo_impl|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a [3]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEBD7;
defparam \fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\fifo_write~q  & ((\fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\fifo_write~q ),
	.datab(gnd),
	.datac(\fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hAAA0;
defparam \fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|ram_address_a[2] (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|ram_address_a [2] = \fifo_impl|dcfifo_component|auto_generated|wrptr_g [3] $ (\fifo_impl|dcfifo_component|auto_generated|wrptr_g [2])

	.dataa(gnd),
	.datab(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(gnd),
	.datad(\fifo_impl|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|ram_address_a [2]),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|ram_address_a[2] .lut_mask = 16'h33CC;
defparam \fifo_impl|dcfifo_component|auto_generated|ram_address_a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h5555;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
fiftyfivenm_lcell_comb \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )

	.dataa(gnd),
	.datab(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h3C3C;
defparam \fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X53_Y47_N0
fiftyfivenm_ram_block \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 (
	.portawe(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\fifo_impl|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\fifo_impl|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\rst_master~q ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portaaddr({\fifo_impl|dcfifo_component|auto_generated|ram_address_a [2],\fifo_impl|dcfifo_component|auto_generated|wrptr_g [1],\fifo_impl|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\fifo_impl|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk0_core_clock_enable = "ena0";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk1_output_clock_enable = "ena1";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_offset_in_bits = 1;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_width_in_bits = 1;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .logical_ram_name = "fifo:fifo_impl|dcfifo:dcfifo_component|dcfifo_qsi1:auto_generated|altsyncram_m961:fifo_ram|ALTSYNCRAM";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .operation_mode = "dual_port";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_clear = "none";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_width = 3;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_byte_enable_clock = "none";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clear = "none";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clock = "none";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_width = 36;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_address = 0;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_bit_number = 0;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_last_address = 7;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_depth = 8;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_width = 10;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clear = "clear1";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clock = "clock1";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_width = 3;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clear = "clear1";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clock = "clock1";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_width = 36;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_address = 0;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_bit_number = 0;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_last_address = 7;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_depth = 8;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_width = 10;
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_enable_clock = "clock1";
defparam \fifo_impl|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
fiftyfivenm_lcell_comb \count[0]~24 (
// Equation(s):
// \count[0]~24_combout  = (count[0] & (\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [0] $ (VCC))) # (!count[0] & (\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [0] & VCC))
// \count[0]~25  = CARRY((count[0] & \fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [0]))

	.dataa(count[0]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[0]~24_combout ),
	.cout(\count[0]~25 ));
// synopsys translate_off
defparam \count[0]~24 .lut_mask = 16'h6688;
defparam \count[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
fiftyfivenm_lcell_comb \count[2]~26 (
// Equation(s):
// \count[2]~26_combout  = \Mux30~5_combout  $ (((\rst_master~q  & (!b_current_state[0] & !\Mux30~2_combout ))))

	.dataa(\rst_master~q ),
	.datab(\Mux30~5_combout ),
	.datac(b_current_state[0]),
	.datad(\Mux30~2_combout ),
	.cin(gnd),
	.combout(\count[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \count[2]~26 .lut_mask = 16'hCCC6;
defparam \count[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N9
dffeas \count[0] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
fiftyfivenm_lcell_comb \count[1]~27 (
// Equation(s):
// \count[1]~27_combout  = (count[1] & ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1] & (\count[0]~25  & VCC)) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1] & (!\count[0]~25 )))) # (!count[1] & 
// ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1] & (!\count[0]~25 )) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ((\count[0]~25 ) # (GND)))))
// \count[1]~28  = CARRY((count[1] & (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1] & !\count[0]~25 )) # (!count[1] & ((!\count[0]~25 ) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(count[1]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[0]~25 ),
	.combout(\count[1]~27_combout ),
	.cout(\count[1]~28 ));
// synopsys translate_off
defparam \count[1]~27 .lut_mask = 16'h9617;
defparam \count[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N11
dffeas \count[1] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
fiftyfivenm_lcell_comb \count[2]~29 (
// Equation(s):
// \count[2]~29_combout  = ((count[2] $ (\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [2] $ (!\count[1]~28 )))) # (GND)
// \count[2]~30  = CARRY((count[2] & ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [2]) # (!\count[1]~28 ))) # (!count[2] & (\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [2] & !\count[1]~28 )))

	.dataa(count[2]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[1]~28 ),
	.combout(\count[2]~29_combout ),
	.cout(\count[2]~30 ));
// synopsys translate_off
defparam \count[2]~29 .lut_mask = 16'h698E;
defparam \count[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N13
dffeas \count[2] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
fiftyfivenm_lcell_comb \count[3]~31 (
// Equation(s):
// \count[3]~31_combout  = (\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ((count[3] & (\count[2]~30  & VCC)) # (!count[3] & (!\count[2]~30 )))) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ((count[3] & (!\count[2]~30 )) 
// # (!count[3] & ((\count[2]~30 ) # (GND)))))
// \count[3]~32  = CARRY((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [3] & (!count[3] & !\count[2]~30 )) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ((!\count[2]~30 ) # (!count[3]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[2]~30 ),
	.combout(\count[3]~31_combout ),
	.cout(\count[3]~32 ));
// synopsys translate_off
defparam \count[3]~31 .lut_mask = 16'h9617;
defparam \count[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N15
dffeas \count[3] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N8
fiftyfivenm_lcell_comb \seg0_impl|Mux6~0 (
// Equation(s):
// \seg0_impl|Mux6~0_combout  = (count[2] & (!count[1] & (count[0] $ (!count[3])))) # (!count[2] & (count[0] & (count[1] $ (!count[3]))))

	.dataa(count[2]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\seg0_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux6~0 .lut_mask = 16'h6012;
defparam \seg0_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N2
fiftyfivenm_lcell_comb \seg0_impl|Mux5~0 (
// Equation(s):
// \seg0_impl|Mux5~0_combout  = (count[1] & ((count[0] & ((count[3]))) # (!count[0] & (count[2])))) # (!count[1] & (count[2] & (count[0] $ (count[3]))))

	.dataa(count[2]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\seg0_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux5~0 .lut_mask = 16'hCA28;
defparam \seg0_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N20
fiftyfivenm_lcell_comb \seg0_impl|Mux4~0 (
// Equation(s):
// \seg0_impl|Mux4~0_combout  = (count[2] & (count[3] & ((count[1]) # (!count[0])))) # (!count[2] & (count[1] & (!count[0] & !count[3])))

	.dataa(count[2]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\seg0_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux4~0 .lut_mask = 16'h8A04;
defparam \seg0_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N22
fiftyfivenm_lcell_comb \seg0_impl|Mux3~0 (
// Equation(s):
// \seg0_impl|Mux3~0_combout  = (count[0] & (count[2] $ ((!count[1])))) # (!count[0] & ((count[2] & (!count[1] & !count[3])) # (!count[2] & (count[1] & count[3]))))

	.dataa(count[2]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\seg0_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux3~0 .lut_mask = 16'h9492;
defparam \seg0_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N0
fiftyfivenm_lcell_comb \seg0_impl|Mux2~0 (
// Equation(s):
// \seg0_impl|Mux2~0_combout  = (count[1] & (!count[3] & ((count[0])))) # (!count[1] & ((count[2] & (!count[3])) # (!count[2] & ((count[0])))))

	.dataa(count[1]),
	.datab(count[3]),
	.datac(count[2]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\seg0_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux2~0 .lut_mask = 16'h3710;
defparam \seg0_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N2
fiftyfivenm_lcell_comb \seg0_impl|Mux1~0 (
// Equation(s):
// \seg0_impl|Mux1~0_combout  = (count[1] & (!count[3] & ((count[0]) # (!count[2])))) # (!count[1] & (count[0] & (count[3] $ (!count[2]))))

	.dataa(count[1]),
	.datab(count[3]),
	.datac(count[2]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\seg0_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux1~0 .lut_mask = 16'h6302;
defparam \seg0_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N16
fiftyfivenm_lcell_comb \seg0_impl|Mux0~0 (
// Equation(s):
// \seg0_impl|Mux0~0_combout  = (count[0] & ((count[3]) # (count[2] $ (count[1])))) # (!count[0] & ((count[1]) # (count[2] $ (count[3]))))

	.dataa(count[2]),
	.datab(count[1]),
	.datac(count[0]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\seg0_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux0~0 .lut_mask = 16'hFD6E;
defparam \seg0_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
fiftyfivenm_lcell_comb \count[4]~33 (
// Equation(s):
// \count[4]~33_combout  = ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [4] $ (count[4] $ (!\count[3]~32 )))) # (GND)
// \count[4]~34  = CARRY((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ((count[4]) # (!\count[3]~32 ))) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [4] & (count[4] & !\count[3]~32 )))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[3]~32 ),
	.combout(\count[4]~33_combout ),
	.cout(\count[4]~34 ));
// synopsys translate_off
defparam \count[4]~33 .lut_mask = 16'h698E;
defparam \count[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N17
dffeas \count[4] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
fiftyfivenm_lcell_comb \count[5]~35 (
// Equation(s):
// \count[5]~35_combout  = (\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ((count[5] & (\count[4]~34  & VCC)) # (!count[5] & (!\count[4]~34 )))) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ((count[5] & (!\count[4]~34 )) 
// # (!count[5] & ((\count[4]~34 ) # (GND)))))
// \count[5]~36  = CARRY((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [5] & (!count[5] & !\count[4]~34 )) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ((!\count[4]~34 ) # (!count[5]))))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[4]~34 ),
	.combout(\count[5]~35_combout ),
	.cout(\count[5]~36 ));
// synopsys translate_off
defparam \count[5]~35 .lut_mask = 16'h9617;
defparam \count[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N19
dffeas \count[5] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
fiftyfivenm_lcell_comb \count[6]~37 (
// Equation(s):
// \count[6]~37_combout  = ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [6] $ (count[6] $ (!\count[5]~36 )))) # (GND)
// \count[6]~38  = CARRY((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ((count[6]) # (!\count[5]~36 ))) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [6] & (count[6] & !\count[5]~36 )))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[5]~36 ),
	.combout(\count[6]~37_combout ),
	.cout(\count[6]~38 ));
// synopsys translate_off
defparam \count[6]~37 .lut_mask = 16'h698E;
defparam \count[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N21
dffeas \count[6] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N22
fiftyfivenm_lcell_comb \count[7]~39 (
// Equation(s):
// \count[7]~39_combout  = (count[7] & ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (\count[6]~38  & VCC)) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (!\count[6]~38 )))) # (!count[7] & 
// ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7] & (!\count[6]~38 )) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ((\count[6]~38 ) # (GND)))))
// \count[7]~40  = CARRY((count[7] & (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7] & !\count[6]~38 )) # (!count[7] & ((!\count[6]~38 ) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(count[7]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[6]~38 ),
	.combout(\count[7]~39_combout ),
	.cout(\count[7]~40 ));
// synopsys translate_off
defparam \count[7]~39 .lut_mask = 16'h9617;
defparam \count[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N23
dffeas \count[7] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[7]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N16
fiftyfivenm_lcell_comb \seg1_impl|Mux6~0 (
// Equation(s):
// \seg1_impl|Mux6~0_combout  = (count[7] & (count[4] & (count[5] $ (count[6])))) # (!count[7] & (!count[5] & (count[6] $ (count[4]))))

	.dataa(count[7]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\seg1_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux6~0 .lut_mask = 16'h2910;
defparam \seg1_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N18
fiftyfivenm_lcell_comb \seg1_impl|Mux5~0 (
// Equation(s):
// \seg1_impl|Mux5~0_combout  = (count[7] & ((count[4] & (count[5])) # (!count[4] & ((count[6]))))) # (!count[7] & (count[6] & (count[5] $ (count[4]))))

	.dataa(count[7]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\seg1_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux5~0 .lut_mask = 16'h98E0;
defparam \seg1_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N4
fiftyfivenm_lcell_comb \seg1_impl|Mux4~0 (
// Equation(s):
// \seg1_impl|Mux4~0_combout  = (count[7] & (count[6] & ((count[5]) # (!count[4])))) # (!count[7] & (count[5] & (!count[6] & !count[4])))

	.dataa(count[7]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\seg1_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux4~0 .lut_mask = 16'h80A4;
defparam \seg1_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N6
fiftyfivenm_lcell_comb \seg1_impl|Mux3~0 (
// Equation(s):
// \seg1_impl|Mux3~0_combout  = (count[4] & ((count[5] $ (!count[6])))) # (!count[4] & ((count[7] & (count[5] & !count[6])) # (!count[7] & (!count[5] & count[6]))))

	.dataa(count[7]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\seg1_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux3~0 .lut_mask = 16'hC318;
defparam \seg1_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N24
fiftyfivenm_lcell_comb \seg1_impl|Mux2~0 (
// Equation(s):
// \seg1_impl|Mux2~0_combout  = (count[5] & (!count[7] & ((count[4])))) # (!count[5] & ((count[6] & (!count[7])) # (!count[6] & ((count[4])))))

	.dataa(count[7]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\seg1_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux2~0 .lut_mask = 16'h5710;
defparam \seg1_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N2
fiftyfivenm_lcell_comb \seg1_impl|Mux1~0 (
// Equation(s):
// \seg1_impl|Mux1~0_combout  = (count[5] & (!count[7] & ((count[4]) # (!count[6])))) # (!count[5] & (count[4] & (count[7] $ (!count[6]))))

	.dataa(count[7]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\seg1_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux1~0 .lut_mask = 16'h6504;
defparam \seg1_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N12
fiftyfivenm_lcell_comb \seg1_impl|Mux0~0 (
// Equation(s):
// \seg1_impl|Mux0~0_combout  = (count[4] & ((count[7]) # (count[5] $ (count[6])))) # (!count[4] & ((count[5]) # (count[7] $ (count[6]))))

	.dataa(count[7]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\seg1_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux0~0 .lut_mask = 16'hBEDE;
defparam \seg1_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N24
fiftyfivenm_lcell_comb \count[8]~41 (
// Equation(s):
// \count[8]~41_combout  = ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [8] $ (count[8] $ (!\count[7]~40 )))) # (GND)
// \count[8]~42  = CARRY((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [8] & ((count[8]) # (!\count[7]~40 ))) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [8] & (count[8] & !\count[7]~40 )))

	.dataa(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[7]~40 ),
	.combout(\count[8]~41_combout ),
	.cout(\count[8]~42 ));
// synopsys translate_off
defparam \count[8]~41 .lut_mask = 16'h698E;
defparam \count[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N25
dffeas \count[8] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
fiftyfivenm_lcell_comb \count[9]~43 (
// Equation(s):
// \count[9]~43_combout  = (count[9] & ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9] & (\count[8]~42  & VCC)) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9] & (!\count[8]~42 )))) # (!count[9] & 
// ((\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9] & (!\count[8]~42 )) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ((\count[8]~42 ) # (GND)))))
// \count[9]~44  = CARRY((count[9] & (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9] & !\count[8]~42 )) # (!count[9] & ((!\count[8]~42 ) # (!\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))

	.dataa(count[9]),
	.datab(\fifo_impl|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[8]~42 ),
	.combout(\count[9]~43_combout ),
	.cout(\count[9]~44 ));
// synopsys translate_off
defparam \count[9]~43 .lut_mask = 16'h9617;
defparam \count[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N27
dffeas \count[9] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[9]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N28
fiftyfivenm_lcell_comb \count[10]~45 (
// Equation(s):
// \count[10]~45_combout  = (count[10] & (\count[9]~44  $ (GND))) # (!count[10] & (!\count[9]~44  & VCC))
// \count[10]~46  = CARRY((count[10] & !\count[9]~44 ))

	.dataa(gnd),
	.datab(count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[9]~44 ),
	.combout(\count[10]~45_combout ),
	.cout(\count[10]~46 ));
// synopsys translate_off
defparam \count[10]~45 .lut_mask = 16'hC30C;
defparam \count[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N29
dffeas \count[10] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[10]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count[10] .is_wysiwyg = "true";
defparam \count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
fiftyfivenm_lcell_comb \count[11]~47 (
// Equation(s):
// \count[11]~47_combout  = (count[11] & (!\count[10]~46 )) # (!count[11] & ((\count[10]~46 ) # (GND)))
// \count[11]~48  = CARRY((!\count[10]~46 ) # (!count[11]))

	.dataa(count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[10]~46 ),
	.combout(\count[11]~47_combout ),
	.cout(\count[11]~48 ));
// synopsys translate_off
defparam \count[11]~47 .lut_mask = 16'h5A5F;
defparam \count[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N31
dffeas \count[11] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count[11] .is_wysiwyg = "true";
defparam \count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N16
fiftyfivenm_lcell_comb \seg2_impl|Mux6~0 (
// Equation(s):
// \seg2_impl|Mux6~0_combout  = (count[11] & (count[8] & (count[9] $ (count[10])))) # (!count[11] & (!count[9] & (count[10] $ (count[8]))))

	.dataa(count[11]),
	.datab(count[9]),
	.datac(count[10]),
	.datad(count[8]),
	.cin(gnd),
	.combout(\seg2_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux6~0 .lut_mask = 16'h2910;
defparam \seg2_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N2
fiftyfivenm_lcell_comb \seg2_impl|Mux5~0 (
// Equation(s):
// \seg2_impl|Mux5~0_combout  = (count[11] & ((count[8] & (count[9])) # (!count[8] & ((count[10]))))) # (!count[11] & (count[10] & (count[9] $ (count[8]))))

	.dataa(count[11]),
	.datab(count[9]),
	.datac(count[10]),
	.datad(count[8]),
	.cin(gnd),
	.combout(\seg2_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux5~0 .lut_mask = 16'h98E0;
defparam \seg2_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
fiftyfivenm_lcell_comb \seg2_impl|Mux4~0 (
// Equation(s):
// \seg2_impl|Mux4~0_combout  = (count[10] & (count[11] & ((count[9]) # (!count[8])))) # (!count[10] & (count[9] & (!count[11] & !count[8])))

	.dataa(count[9]),
	.datab(count[10]),
	.datac(count[11]),
	.datad(count[8]),
	.cin(gnd),
	.combout(\seg2_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux4~0 .lut_mask = 16'h80C2;
defparam \seg2_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
fiftyfivenm_lcell_comb \seg2_impl|Mux3~0 (
// Equation(s):
// \seg2_impl|Mux3~0_combout  = (count[8] & ((count[9] $ (!count[10])))) # (!count[8] & ((count[11] & (count[9] & !count[10])) # (!count[11] & (!count[9] & count[10]))))

	.dataa(count[11]),
	.datab(count[9]),
	.datac(count[10]),
	.datad(count[8]),
	.cin(gnd),
	.combout(\seg2_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux3~0 .lut_mask = 16'hC318;
defparam \seg2_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
fiftyfivenm_lcell_comb \seg2_impl|Mux2~0 (
// Equation(s):
// \seg2_impl|Mux2~0_combout  = (count[9] & (!count[11] & ((count[8])))) # (!count[9] & ((count[10] & (!count[11])) # (!count[10] & ((count[8])))))

	.dataa(count[11]),
	.datab(count[9]),
	.datac(count[10]),
	.datad(count[8]),
	.cin(gnd),
	.combout(\seg2_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux2~0 .lut_mask = 16'h5710;
defparam \seg2_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
fiftyfivenm_lcell_comb \seg2_impl|Mux1~0 (
// Equation(s):
// \seg2_impl|Mux1~0_combout  = (count[9] & (!count[11] & ((count[8]) # (!count[10])))) # (!count[9] & (count[8] & (count[11] $ (!count[10]))))

	.dataa(count[11]),
	.datab(count[9]),
	.datac(count[10]),
	.datad(count[8]),
	.cin(gnd),
	.combout(\seg2_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux1~0 .lut_mask = 16'h6504;
defparam \seg2_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
fiftyfivenm_lcell_comb \seg2_impl|Mux0~0 (
// Equation(s):
// \seg2_impl|Mux0~0_combout  = (count[8] & ((count[11]) # (count[9] $ (count[10])))) # (!count[8] & ((count[9]) # (count[11] $ (count[10]))))

	.dataa(count[11]),
	.datab(count[9]),
	.datac(count[10]),
	.datad(count[8]),
	.cin(gnd),
	.combout(\seg2_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux0~0 .lut_mask = 16'hBEDE;
defparam \seg2_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N0
fiftyfivenm_lcell_comb \count[12]~49 (
// Equation(s):
// \count[12]~49_combout  = (count[12] & (\count[11]~48  $ (GND))) # (!count[12] & (!\count[11]~48  & VCC))
// \count[12]~50  = CARRY((count[12] & !\count[11]~48 ))

	.dataa(gnd),
	.datab(count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[11]~48 ),
	.combout(\count[12]~49_combout ),
	.cout(\count[12]~50 ));
// synopsys translate_off
defparam \count[12]~49 .lut_mask = 16'hC30C;
defparam \count[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N1
dffeas \count[12] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count[12] .is_wysiwyg = "true";
defparam \count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N2
fiftyfivenm_lcell_comb \count[13]~51 (
// Equation(s):
// \count[13]~51_combout  = (count[13] & (!\count[12]~50 )) # (!count[13] & ((\count[12]~50 ) # (GND)))
// \count[13]~52  = CARRY((!\count[12]~50 ) # (!count[13]))

	.dataa(gnd),
	.datab(count[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[12]~50 ),
	.combout(\count[13]~51_combout ),
	.cout(\count[13]~52 ));
// synopsys translate_off
defparam \count[13]~51 .lut_mask = 16'h3C3F;
defparam \count[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N3
dffeas \count[13] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count[13] .is_wysiwyg = "true";
defparam \count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
fiftyfivenm_lcell_comb \count[14]~53 (
// Equation(s):
// \count[14]~53_combout  = (count[14] & (\count[13]~52  $ (GND))) # (!count[14] & (!\count[13]~52  & VCC))
// \count[14]~54  = CARRY((count[14] & !\count[13]~52 ))

	.dataa(gnd),
	.datab(count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[13]~52 ),
	.combout(\count[14]~53_combout ),
	.cout(\count[14]~54 ));
// synopsys translate_off
defparam \count[14]~53 .lut_mask = 16'hC30C;
defparam \count[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N5
dffeas \count[14] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count[14] .is_wysiwyg = "true";
defparam \count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
fiftyfivenm_lcell_comb \count[15]~55 (
// Equation(s):
// \count[15]~55_combout  = (count[15] & (!\count[14]~54 )) # (!count[15] & ((\count[14]~54 ) # (GND)))
// \count[15]~56  = CARRY((!\count[14]~54 ) # (!count[15]))

	.dataa(count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[14]~54 ),
	.combout(\count[15]~55_combout ),
	.cout(\count[15]~56 ));
// synopsys translate_off
defparam \count[15]~55 .lut_mask = 16'h5A5F;
defparam \count[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N7
dffeas \count[15] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count[15] .is_wysiwyg = "true";
defparam \count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
fiftyfivenm_lcell_comb \seg3_impl|Mux6~0 (
// Equation(s):
// \seg3_impl|Mux6~0_combout  = (count[15] & (count[12] & (count[13] $ (count[14])))) # (!count[15] & (!count[13] & (count[14] $ (count[12]))))

	.dataa(count[15]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\seg3_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux6~0 .lut_mask = 16'h2910;
defparam \seg3_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
fiftyfivenm_lcell_comb \seg3_impl|Mux5~0 (
// Equation(s):
// \seg3_impl|Mux5~0_combout  = (count[15] & ((count[12] & (count[13])) # (!count[12] & ((count[14]))))) # (!count[15] & (count[14] & (count[13] $ (count[12]))))

	.dataa(count[15]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\seg3_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux5~0 .lut_mask = 16'h98E0;
defparam \seg3_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
fiftyfivenm_lcell_comb \seg3_impl|Mux4~0 (
// Equation(s):
// \seg3_impl|Mux4~0_combout  = (count[15] & (count[14] & ((count[13]) # (!count[12])))) # (!count[15] & (count[13] & (!count[14] & !count[12])))

	.dataa(count[15]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\seg3_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux4~0 .lut_mask = 16'h80A4;
defparam \seg3_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N16
fiftyfivenm_lcell_comb \seg3_impl|Mux3~0 (
// Equation(s):
// \seg3_impl|Mux3~0_combout  = (count[12] & ((count[14] $ (!count[13])))) # (!count[12] & ((count[15] & (!count[14] & count[13])) # (!count[15] & (count[14] & !count[13]))))

	.dataa(count[12]),
	.datab(count[15]),
	.datac(count[14]),
	.datad(count[13]),
	.cin(gnd),
	.combout(\seg3_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux3~0 .lut_mask = 16'hA41A;
defparam \seg3_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
fiftyfivenm_lcell_comb \seg3_impl|Mux2~0 (
// Equation(s):
// \seg3_impl|Mux2~0_combout  = (count[13] & (!count[15] & ((count[12])))) # (!count[13] & ((count[14] & (!count[15])) # (!count[14] & ((count[12])))))

	.dataa(count[15]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\seg3_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux2~0 .lut_mask = 16'h5710;
defparam \seg3_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
fiftyfivenm_lcell_comb \seg3_impl|Mux1~0 (
// Equation(s):
// \seg3_impl|Mux1~0_combout  = (count[13] & (!count[15] & ((count[12]) # (!count[14])))) # (!count[13] & (count[12] & (count[15] $ (!count[14]))))

	.dataa(count[15]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\seg3_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux1~0 .lut_mask = 16'h6504;
defparam \seg3_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
fiftyfivenm_lcell_comb \seg3_impl|Mux0~0 (
// Equation(s):
// \seg3_impl|Mux0~0_combout  = (count[12] & ((count[15]) # (count[13] $ (count[14])))) # (!count[12] & ((count[13]) # (count[15] $ (count[14]))))

	.dataa(count[15]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\seg3_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux0~0 .lut_mask = 16'hBEDE;
defparam \seg3_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N8
fiftyfivenm_lcell_comb \count[16]~57 (
// Equation(s):
// \count[16]~57_combout  = (count[16] & (\count[15]~56  $ (GND))) # (!count[16] & (!\count[15]~56  & VCC))
// \count[16]~58  = CARRY((count[16] & !\count[15]~56 ))

	.dataa(gnd),
	.datab(count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[15]~56 ),
	.combout(\count[16]~57_combout ),
	.cout(\count[16]~58 ));
// synopsys translate_off
defparam \count[16]~57 .lut_mask = 16'hC30C;
defparam \count[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N9
dffeas \count[16] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count[16] .is_wysiwyg = "true";
defparam \count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
fiftyfivenm_lcell_comb \count[17]~59 (
// Equation(s):
// \count[17]~59_combout  = (count[17] & (!\count[16]~58 )) # (!count[17] & ((\count[16]~58 ) # (GND)))
// \count[17]~60  = CARRY((!\count[16]~58 ) # (!count[17]))

	.dataa(count[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[16]~58 ),
	.combout(\count[17]~59_combout ),
	.cout(\count[17]~60 ));
// synopsys translate_off
defparam \count[17]~59 .lut_mask = 16'h5A5F;
defparam \count[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N11
dffeas \count[17] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count[17] .is_wysiwyg = "true";
defparam \count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
fiftyfivenm_lcell_comb \count[18]~61 (
// Equation(s):
// \count[18]~61_combout  = (count[18] & (\count[17]~60  $ (GND))) # (!count[18] & (!\count[17]~60  & VCC))
// \count[18]~62  = CARRY((count[18] & !\count[17]~60 ))

	.dataa(count[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[17]~60 ),
	.combout(\count[18]~61_combout ),
	.cout(\count[18]~62 ));
// synopsys translate_off
defparam \count[18]~61 .lut_mask = 16'hA50A;
defparam \count[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N13
dffeas \count[18] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count[18] .is_wysiwyg = "true";
defparam \count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N14
fiftyfivenm_lcell_comb \count[19]~63 (
// Equation(s):
// \count[19]~63_combout  = (count[19] & (!\count[18]~62 )) # (!count[19] & ((\count[18]~62 ) # (GND)))
// \count[19]~64  = CARRY((!\count[18]~62 ) # (!count[19]))

	.dataa(gnd),
	.datab(count[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[18]~62 ),
	.combout(\count[19]~63_combout ),
	.cout(\count[19]~64 ));
// synopsys translate_off
defparam \count[19]~63 .lut_mask = 16'h3C3F;
defparam \count[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N15
dffeas \count[19] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count[19] .is_wysiwyg = "true";
defparam \count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
fiftyfivenm_lcell_comb \seg4_impl|Mux6~0 (
// Equation(s):
// \seg4_impl|Mux6~0_combout  = (count[19] & (count[16] & (count[18] $ (count[17])))) # (!count[19] & (!count[17] & (count[18] $ (count[16]))))

	.dataa(count[19]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux6~0 .lut_mask = 16'h2904;
defparam \seg4_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
fiftyfivenm_lcell_comb \seg4_impl|Mux5~0 (
// Equation(s):
// \seg4_impl|Mux5~0_combout  = (count[19] & ((count[16] & ((count[17]))) # (!count[16] & (count[18])))) # (!count[19] & (count[18] & (count[17] $ (count[16]))))

	.dataa(count[19]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux5~0 .lut_mask = 16'hA4C8;
defparam \seg4_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
fiftyfivenm_lcell_comb \seg4_impl|Mux4~0 (
// Equation(s):
// \seg4_impl|Mux4~0_combout  = (count[19] & (count[18] & ((count[17]) # (!count[16])))) # (!count[19] & (!count[18] & (count[17] & !count[16])))

	.dataa(count[19]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux4~0 .lut_mask = 16'h8098;
defparam \seg4_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N6
fiftyfivenm_lcell_comb \seg4_impl|Mux3~0 (
// Equation(s):
// \seg4_impl|Mux3~0_combout  = (count[16] & ((count[18] $ (!count[17])))) # (!count[16] & ((count[19] & (!count[18] & count[17])) # (!count[19] & (count[18] & !count[17]))))

	.dataa(count[19]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux3~0 .lut_mask = 16'hC324;
defparam \seg4_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N0
fiftyfivenm_lcell_comb \seg4_impl|Mux2~0 (
// Equation(s):
// \seg4_impl|Mux2~0_combout  = (count[17] & (!count[19] & ((count[16])))) # (!count[17] & ((count[18] & (!count[19])) # (!count[18] & ((count[16])))))

	.dataa(count[19]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux2~0 .lut_mask = 16'h5704;
defparam \seg4_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N10
fiftyfivenm_lcell_comb \seg4_impl|Mux1~0 (
// Equation(s):
// \seg4_impl|Mux1~0_combout  = (count[18] & (count[16] & (count[19] $ (count[17])))) # (!count[18] & (!count[19] & ((count[17]) # (count[16]))))

	.dataa(count[19]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux1~0 .lut_mask = 16'h5910;
defparam \seg4_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N12
fiftyfivenm_lcell_comb \seg4_impl|Mux0~0 (
// Equation(s):
// \seg4_impl|Mux0~0_combout  = (count[16] & ((count[19]) # (count[18] $ (count[17])))) # (!count[16] & ((count[17]) # (count[19] $ (count[18]))))

	.dataa(count[19]),
	.datab(count[18]),
	.datac(count[17]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux0~0 .lut_mask = 16'hBEF6;
defparam \seg4_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
fiftyfivenm_lcell_comb \count[20]~65 (
// Equation(s):
// \count[20]~65_combout  = (count[20] & (\count[19]~64  $ (GND))) # (!count[20] & (!\count[19]~64  & VCC))
// \count[20]~66  = CARRY((count[20] & !\count[19]~64 ))

	.dataa(gnd),
	.datab(count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[19]~64 ),
	.combout(\count[20]~65_combout ),
	.cout(\count[20]~66 ));
// synopsys translate_off
defparam \count[20]~65 .lut_mask = 16'hC30C;
defparam \count[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N17
dffeas \count[20] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count[20] .is_wysiwyg = "true";
defparam \count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
fiftyfivenm_lcell_comb \count[21]~67 (
// Equation(s):
// \count[21]~67_combout  = (count[21] & (!\count[20]~66 )) # (!count[21] & ((\count[20]~66 ) # (GND)))
// \count[21]~68  = CARRY((!\count[20]~66 ) # (!count[21]))

	.dataa(gnd),
	.datab(count[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[20]~66 ),
	.combout(\count[21]~67_combout ),
	.cout(\count[21]~68 ));
// synopsys translate_off
defparam \count[21]~67 .lut_mask = 16'h3C3F;
defparam \count[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N19
dffeas \count[21] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count[21] .is_wysiwyg = "true";
defparam \count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N20
fiftyfivenm_lcell_comb \count[22]~69 (
// Equation(s):
// \count[22]~69_combout  = (count[22] & (\count[21]~68  $ (GND))) # (!count[22] & (!\count[21]~68  & VCC))
// \count[22]~70  = CARRY((count[22] & !\count[21]~68 ))

	.dataa(gnd),
	.datab(count[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[21]~68 ),
	.combout(\count[22]~69_combout ),
	.cout(\count[22]~70 ));
// synopsys translate_off
defparam \count[22]~69 .lut_mask = 16'hC30C;
defparam \count[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N21
dffeas \count[22] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count[22] .is_wysiwyg = "true";
defparam \count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
fiftyfivenm_lcell_comb \count[23]~71 (
// Equation(s):
// \count[23]~71_combout  = count[23] $ (\count[22]~70 )

	.dataa(count[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\count[22]~70 ),
	.combout(\count[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \count[23]~71 .lut_mask = 16'h5A5A;
defparam \count[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y46_N23
dffeas \count[23] (
	.clk(\pll5mhz_impl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\count[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux29~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count[23] .is_wysiwyg = "true";
defparam \count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N24
fiftyfivenm_lcell_comb \seg5_impl|Mux6~0 (
// Equation(s):
// \seg5_impl|Mux6~0_combout  = (count[23] & (count[20] & (count[22] $ (count[21])))) # (!count[23] & (!count[21] & (count[20] $ (count[22]))))

	.dataa(count[20]),
	.datab(count[23]),
	.datac(count[22]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\seg5_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux6~0 .lut_mask = 16'h0892;
defparam \seg5_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N10
fiftyfivenm_lcell_comb \seg5_impl|Mux5~0 (
// Equation(s):
// \seg5_impl|Mux5~0_combout  = (count[23] & ((count[20] & ((count[21]))) # (!count[20] & (count[22])))) # (!count[23] & (count[22] & (count[20] $ (count[21]))))

	.dataa(count[20]),
	.datab(count[23]),
	.datac(count[22]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\seg5_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux5~0 .lut_mask = 16'hD860;
defparam \seg5_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N4
fiftyfivenm_lcell_comb \seg5_impl|Mux4~0 (
// Equation(s):
// \seg5_impl|Mux4~0_combout  = (count[23] & (count[22] & ((count[21]) # (!count[20])))) # (!count[23] & (!count[20] & (!count[22] & count[21])))

	.dataa(count[20]),
	.datab(count[23]),
	.datac(count[22]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\seg5_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux4~0 .lut_mask = 16'hC140;
defparam \seg5_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N30
fiftyfivenm_lcell_comb \seg5_impl|Mux3~0 (
// Equation(s):
// \seg5_impl|Mux3~0_combout  = (count[20] & ((count[22] $ (!count[21])))) # (!count[20] & ((count[23] & (!count[22] & count[21])) # (!count[23] & (count[22] & !count[21]))))

	.dataa(count[20]),
	.datab(count[23]),
	.datac(count[22]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\seg5_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux3~0 .lut_mask = 16'hA41A;
defparam \seg5_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N16
fiftyfivenm_lcell_comb \seg5_impl|Mux2~0 (
// Equation(s):
// \seg5_impl|Mux2~0_combout  = (count[21] & (count[20] & (!count[23]))) # (!count[21] & ((count[22] & ((!count[23]))) # (!count[22] & (count[20]))))

	.dataa(count[20]),
	.datab(count[23]),
	.datac(count[22]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\seg5_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux2~0 .lut_mask = 16'h223A;
defparam \seg5_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N26
fiftyfivenm_lcell_comb \seg5_impl|Mux1~0 (
// Equation(s):
// \seg5_impl|Mux1~0_combout  = (count[20] & (count[23] $ (((count[21]) # (!count[22]))))) # (!count[20] & (!count[23] & (!count[22] & count[21])))

	.dataa(count[20]),
	.datab(count[23]),
	.datac(count[22]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\seg5_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux1~0 .lut_mask = 16'h2382;
defparam \seg5_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N12
fiftyfivenm_lcell_comb \seg5_impl|Mux0~0 (
// Equation(s):
// \seg5_impl|Mux0~0_combout  = (count[20] & ((count[23]) # (count[22] $ (count[21])))) # (!count[20] & ((count[21]) # (count[23] $ (count[22]))))

	.dataa(count[20]),
	.datab(count[23]),
	.datac(count[22]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\seg5_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux0~0 .lut_mask = 16'hDFBC;
defparam \seg5_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
