
;;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
 ;
 ;  Copyright (c) 2025 Advanced Micro Devices, Inc. All Rights Reserved.
 ;
 ;  Permission is hereby granted, free of charge, to any person obtaining a copy
 ;  of this software and associated documentation files (the "Software"), to
 ;  deal in the Software without restriction, including without limitation the
 ;  rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 ;  sell copies of the Software, and to permit persons to whom the Software is
 ;  furnished to do so, subject to the following conditions:
 ;
 ;  The above copyright notice and this permission notice shall be included in all
 ;  copies or substantial portions of the Software.
 ;
 ;  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 ;  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 ;  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 ;  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 ;  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 ;  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 ;  IN THE SOFTWARE.
 ;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; NOTE: Assertions have been autogenerated by tool/update_llpc_test_checks.py UTC_ARGS: --tool lgc --check-pal-metadata
; Test that the metadata PsIterSample should be true when InterpLoc of frag coord is InterpLocSample.

; RUN: lgc -mcpu=gfx1100 -filetype=asm -o - %s | FileCheck --check-prefixes=CHECK %s

; CHECK: .ps_iter_sample: true

; ModuleID = 'LLPC module'
source_filename = "LLPC module"
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-p7:160:256:256:32-p8:128:128-p9:192:256:256:32-p10:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7:8:9-p32:32:32-v8:8-v16:16-v32:32-v48:32-v64:32-v80:32-v96:32-v112:32-v128:32-v144:32-v160:32-v176:32-v192:32-v208:32-v224:32-v240:32-v256:32-i1:32-i8:8-i16:16-i32:32-i64:32-f16:16-f32:32-f64:32"
target triple = "amdgcn--amdpal"

define dllexport void @"lgc.shader.VS.67DF83625A9E88E33F9D9DFA088C6A13:VS"() !lgc.shaderstage !6 {

  %1 = insertelement <4 x float> poison, float 0.000000e+00, i64 0
  %2 = insertelement <4 x float> %1, float 0.000000e+00, i64 1
  %3 = insertelement <4 x float> %2, float 0.000000e+00, i64 2
  %4 = insertelement <4 x float> %3, float 0.000000e+00, i64 3
  call void (...) @lgc.create.write.builtin.output(<4 x float> %4, i32 0, i32 0, i32 poison, i32 poison)
  ret void
}

; Function Attrs: nodivergencesource nounwind
declare void @lgc.create.write.builtin.output(...) #1

define dllexport void @"lgc.shader.FS.3A43A076789B3B62ECB201D58DE3C0FE:PS"() !lgc.shaderstage !7 {
  %1 = call <4 x float> (...) @lgc.create.read.builtin.input.v4f32(i32 15, i32 50, i32 poison, i32 poison)
  call void (...) @lgc.create.write.builtin.output(float 0.000000e+00, i32 22, i32 0, i32 poison, i32 poison)
  ret void
}

; Function Attrs: nounwind willreturn memory(read)
declare <4 x float> @lgc.create.read.builtin.input.v4f32(...) #0

attributes #0 = { nounwind willreturn memory(read) }
attributes #1 = { nodivergencesource nounwind }

!llpc.shader.mode.VS = !{!0}
!llpc.shader.mode.FS = !{!0}
!llpc.fragment.mode = !{!1}
!lgc.client = !{!2}
!lgc.options = !{!3}
!lgc.options.VS = !{!4}
!lgc.options.FS = !{!5}

!0 = !{i32 0, i32 4}
!1 = !{i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1, i32 1, i32 1}
!2 = !{!"DX12"}
!3 = !{i32 -1494160872, i32 1390550361, i32 -1928729945, i32 1533705434, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1, i32 0, i32 0, i32 1, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 256, i32 0, i32 0, i32 0, i32 0, i32 5, i32 0, i32 3, i32 16777473, i32 16843008}
!4 = !{i32 553110867, i32 -1812567087, i32 2055037873, i32 1124404398, i32 0, i32 0, i32 0, i32 -1, i32 -1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 12103695}
!5 = !{i32 -1456416851, i32 1019330053, i32 -654161172, i32 1344105421, i32 0, i32 0, i32 0, i32 -1, i32 -1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 12103695}
!6 = !{i32 1}
!7 = !{i32 6}
