// Seed: 1230191798
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input tri id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    output uwire id_7,
    output uwire id_8,
    output wor id_9,
    output wand id_10,
    input tri0 id_11
);
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wand id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6,
    output tri id_7,
    input tri id_8,
    input uwire id_9,
    input tri id_10,
    output uwire id_11,
    output supply1 id_12,
    input tri id_13,
    output wire id_14,
    output uwire id_15,
    output tri0 id_16,
    output supply1 id_17,
    input wor id_18,
    output wire id_19,
    input tri0 id_20,
    output supply1 id_21,
    output wand id_22,
    output uwire id_23,
    output supply0 id_24
    , id_44,
    input uwire id_25,
    input wire id_26,
    output tri id_27,
    input uwire id_28,
    input wire id_29,
    output wor id_30,
    input uwire id_31,
    input wor id_32,
    output wor id_33,
    input uwire id_34,
    input tri0 id_35,
    input wor id_36
    , id_45,
    input wire id_37,
    output uwire id_38,
    input tri0 id_39,
    input wand id_40,
    input wire id_41,
    input wire id_42
);
  logic id_46;
  ;
  wire id_47;
  module_0 modCall_1 (
      id_17,
      id_14,
      id_28,
      id_6,
      id_30,
      id_39,
      id_18,
      id_27,
      id_15,
      id_6,
      id_21,
      id_35
  );
  assign modCall_1.id_10 = 0;
endmodule
