

================================================================
== Vitis HLS Report for 'Rodrigues_5_Pipeline_13'
================================================================
* Date:           Sun Feb  5 17:05:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.599 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|        ?|  0.240 us|         ?|    4|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     140|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      106|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      106|     185|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_4482_fu_124_p2  |         +|   0|  0|  19|           8|           8|
    |empty_4483_fu_144_p2  |         +|   0|  0|  71|          64|           1|
    |tmp36_fu_119_p2       |         +|   0|  0|  19|           8|           8|
    |exitcond92_fu_150_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 140|         145|          83|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |dRdr_we0                          |   9|          2|    8|         16|
    |loop_index_i83_fu_48              |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   75|        150|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |conv_i_cast_reg_177               |  32|   0|   64|         32|
    |loop_index_i83_fu_48              |  64|   0|   64|          0|
    |p_cast151_reg_182                 |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 106|   0|  197|         91|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_13|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_13|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_13|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_13|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_13|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_13|  return value|
|p_shl15             |   in|    8|     ap_none|                  p_shl15|        scalar|
|p_shl14             |   in|    8|     ap_none|                  p_shl14|        scalar|
|ref_tmp67_address0  |  out|    5|   ap_memory|                ref_tmp67|         array|
|ref_tmp67_ce0       |  out|    1|   ap_memory|                ref_tmp67|         array|
|ref_tmp67_q0        |   in|   64|   ap_memory|                ref_tmp67|         array|
|dRdr_address0       |  out|    5|   ap_memory|                     dRdr|         array|
|dRdr_ce0            |  out|    1|   ap_memory|                     dRdr|         array|
|dRdr_we0            |  out|    8|   ap_memory|                     dRdr|         array|
|dRdr_d0             |  out|   64|   ap_memory|                     dRdr|         array|
|conv_i              |   in|   32|     ap_none|                   conv_i|        scalar|
+--------------------+-----+-----+------------+-------------------------+--------------+

