# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name in_state_0_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_0_V_s \
    op interface \
    ports { in_state_0_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name in_state_0_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_1_V_s \
    op interface \
    ports { in_state_0_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name in_state_0_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_2_V_s \
    op interface \
    ports { in_state_0_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name in_state_0_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_3_V_s \
    op interface \
    ports { in_state_0_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name in_state_0_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_0_V_s \
    op interface \
    ports { in_state_0_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name in_state_0_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_1_V_s \
    op interface \
    ports { in_state_0_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name in_state_0_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_2_V_s \
    op interface \
    ports { in_state_0_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name in_state_0_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_3_V_s \
    op interface \
    ports { in_state_0_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name in_state_0_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_0_V_s \
    op interface \
    ports { in_state_0_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name in_state_0_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_1_V_s \
    op interface \
    ports { in_state_0_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name in_state_0_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_2_V_s \
    op interface \
    ports { in_state_0_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name in_state_0_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_3_V_s \
    op interface \
    ports { in_state_0_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name in_state_0_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_0_V_s \
    op interface \
    ports { in_state_0_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name in_state_0_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_1_V_s \
    op interface \
    ports { in_state_0_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name in_state_0_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_2_V_s \
    op interface \
    ports { in_state_0_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name in_state_0_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_3_V_s \
    op interface \
    ports { in_state_0_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name in_state_1_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_0_V_s \
    op interface \
    ports { in_state_1_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name in_state_1_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_1_V_s \
    op interface \
    ports { in_state_1_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name in_state_1_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_2_V_s \
    op interface \
    ports { in_state_1_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name in_state_1_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_3_V_s \
    op interface \
    ports { in_state_1_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name in_state_1_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_0_V_s \
    op interface \
    ports { in_state_1_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name in_state_1_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_1_V_s \
    op interface \
    ports { in_state_1_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name in_state_1_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_2_V_s \
    op interface \
    ports { in_state_1_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name in_state_1_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_3_V_s \
    op interface \
    ports { in_state_1_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name in_state_1_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_0_V_s \
    op interface \
    ports { in_state_1_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name in_state_1_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_1_V_s \
    op interface \
    ports { in_state_1_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name in_state_1_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_2_V_s \
    op interface \
    ports { in_state_1_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name in_state_1_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_3_V_s \
    op interface \
    ports { in_state_1_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name in_state_1_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_0_V_s \
    op interface \
    ports { in_state_1_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name in_state_1_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_1_V_s \
    op interface \
    ports { in_state_1_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name in_state_1_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_2_V_s \
    op interface \
    ports { in_state_1_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name in_state_1_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_3_V_s \
    op interface \
    ports { in_state_1_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name in_state_2_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_0_V_s \
    op interface \
    ports { in_state_2_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name in_state_2_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_1_V_s \
    op interface \
    ports { in_state_2_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name in_state_2_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_2_V_s \
    op interface \
    ports { in_state_2_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name in_state_2_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_3_V_s \
    op interface \
    ports { in_state_2_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name in_state_2_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_0_V_s \
    op interface \
    ports { in_state_2_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name in_state_2_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_1_V_s \
    op interface \
    ports { in_state_2_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name in_state_2_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_2_V_s \
    op interface \
    ports { in_state_2_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name in_state_2_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_3_V_s \
    op interface \
    ports { in_state_2_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name in_state_2_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_0_V_s \
    op interface \
    ports { in_state_2_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name in_state_2_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_1_V_s \
    op interface \
    ports { in_state_2_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name in_state_2_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_2_V_s \
    op interface \
    ports { in_state_2_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name in_state_2_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_3_V_s \
    op interface \
    ports { in_state_2_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name in_state_2_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_0_V_s \
    op interface \
    ports { in_state_2_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name in_state_2_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_1_V_s \
    op interface \
    ports { in_state_2_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name in_state_2_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_2_V_s \
    op interface \
    ports { in_state_2_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name in_state_2_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_3_V_s \
    op interface \
    ports { in_state_2_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name in_state_3_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_0_V_s \
    op interface \
    ports { in_state_3_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name in_state_3_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_1_V_s \
    op interface \
    ports { in_state_3_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name in_state_3_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_2_V_s \
    op interface \
    ports { in_state_3_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name in_state_3_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_3_V_s \
    op interface \
    ports { in_state_3_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name in_state_3_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_0_V_s \
    op interface \
    ports { in_state_3_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name in_state_3_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_1_V_s \
    op interface \
    ports { in_state_3_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name in_state_3_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_2_V_s \
    op interface \
    ports { in_state_3_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name in_state_3_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_3_V_s \
    op interface \
    ports { in_state_3_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name in_state_3_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_0_V_s \
    op interface \
    ports { in_state_3_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name in_state_3_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_1_V_s \
    op interface \
    ports { in_state_3_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name in_state_3_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_2_V_s \
    op interface \
    ports { in_state_3_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name in_state_3_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_3_V_s \
    op interface \
    ports { in_state_3_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name in_state_3_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_0_V_s \
    op interface \
    ports { in_state_3_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name in_state_3_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_1_V_s \
    op interface \
    ports { in_state_3_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name in_state_3_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_2_V_s \
    op interface \
    ports { in_state_3_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name in_state_3_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_3_V_s \
    op interface \
    ports { in_state_3_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


