// LW
#11:Lw
(1)
//mem_rdata = 12'h2+5'h2+3'h0+5'h1+5'h0+2'h3
mem_rdata = 12'h7+5'h2+3'h2+5'b1+5'h0+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 12'h7+5'h2+3'h2+5'b1+5'h0+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 12'h7+5'h2+3'h2+5'b1+5'h0+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:9

W:
//picorv32.\cpuregs[1](skip) 8 -wrong: ret i32 %"u0.\\cpuregs[1]___#8"
//picorv32.cpu_state(skip) 5  -correct
//picorv32.mem_addr(skip) 6 add i32 %"u0.reg_next_pc___#6", 4
//picorv32.mem_addr(skip) 7 --correct
//picorv32.\cpuregs[1](skip) 9 -- correct
//\u0.mem_valid(skip) 5
//\u0.mem_valid(skip) 4
//\u0.mem_valid(skip) 3
//\u0.mem_valid(skip) 2
//\u0.mem_valid(skip) 1
//\u0.mem_valid(skip) 0
//\u0.mem_valid(skip) 6
//\u0.mem_valid(skip) 7
//\u0.mem_valid(skip) 8
\fifo_addr.r0(skip) 9
\fifo_wdata.r0(skip) 9

// add
#1:add
(1)
//mem_rdata = 7'b0+5'bx+5'bx+3'h0+5'bx+5'hc+2'h3
mem_rdata = 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
//mem_rdata = 7'b0+5'bx+5'bx+3'h0+5'bx+5'hc+2'h3
mem_rdata = 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
//mem_rdata = 7'b0+5'bx+5'bx+3'h0+5'bx+5'hc+2'h3
mem_rdata = 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// beq
#2:beq
(1)
// for brevity
mem_rdata = 7'hx+5'hx+5'hx+3'h0+5'hx+5'h18+2'h3
//mem_rdata = 7'hx+5'h1+5'h2+3'h0+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'hx+5'hx+3'h0+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'hx+5'hx+3'h0+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:7


// jal
#3:jal
(1)
mem_rdata = 20'bx+5'bx+5'h1b+2'h3
//mem_rdata = 20'bx+5'b1+5'h1b+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 20'bx+5'bx+5'h1b+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 20'bx+5'bx+5'h1b+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay: 4

// lb
#4:lb
(1)
//mem_rdata = 12'h2+5'h2+3'h0+5'h1+5'h0+2'h3
mem_rdata = 12'hx+5'hx+3'hx+5'hx+5'h0+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 12'hx+5'hx+3'hx+5'hx+5'h0+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 12'hx+5'hx+3'hx+5'hx+5'h0+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// bne
#5:bne
(1)
// for brevity
mem_rdata = 7'hx+5'hx+5'hx+3'h1+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'hx+5'hx+3'h1+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'hx+5'hx+3'h1+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// blt
#6:blt
(1)
// for brevity
mem_rdata = 7'hx+5'hx+5'hx+3'h4+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'hx+5'hx+3'h4+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'hx+5'hx+3'h4+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// bge
#7:bge
(1)
// for brevity
mem_rdata = 7'hx+5'hx+5'hx+3'h5+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'hx+5'hx+3'h5+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'hx+5'hx+3'h5+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// bltu
#8:bltu
(1)
// for brevity
mem_rdata = 7'hx+5'hx+5'hx+3'h6+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'hx+5'hx+3'h6+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'hx+5'hx+3'h6+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// bgeu
#9:bgeu
(1)
// for brevity
mem_rdata = 7'hx+5'hx+5'hx+3'h7+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'hx+5'hx+3'h7+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'hx+5'hx+3'h7+5'hx+5'h18+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8



// jalr
#10:jalr
(1)
mem_rdata = 20'bx+5'bx+5'h1b+2'h3
//mem_rdata = 20'bx+5'b1+5'h1b+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 20'bx+5'bx+5'h1b+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 20'bx+5'bx+5'h1b+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay: 4


// sb
#11:sb
(1)
//mem_rdata = 12'h2+5'h2+3'h0+5'h1+5'h0+2'h3
mem_rdata = 7'hx+5'bx+5'bx+3'h0+5'bx+5'h8+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'bx+5'bx+3'h0+5'bx+5'h8+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'bx+5'bx+3'h0+5'bx+5'h8+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// sw
#12:sw
(1)
mem_rdata = 7'hx+5'bx+5'bx+3'h2+5'bx+5'h8+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 7'hx+5'bx+5'bx+3'h2+5'bx+5'h8+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 7'hx+5'bx+5'bx+3'h2+5'bx+5'h8+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#delay:8


// universal information

$FIFO:
\$paramod\mem_fifo\WIDTH=1:2
\$paramod\mem_fifo\WIDTH=32:2
\$paramod\mem_fifo\WIDTH=4:2


$TOP:
top

$INVAR:
\u0.pcpi_valid
\u0.decoder_pseudo_trigger
\u0.decoder_pseudo_trigger_q
\u0.decoder_trigger
\u0.eoi
\u0.latched_is_lh
\u0.latched_stalu
\u0.trap
\u0.compressed_instr
\u0.cpu_state
\u0.\cpuregs[0]
\u0.decoder_trigger_q
\u0.instr_add
\u0.instr_and
\u0.instr_beq
\u0.instr_bgeu
\u0.instr_blt
\u0.instr_bne
\u0.instr_ecall_ebreak
\u0.instr_jal
\u0.instr_jalr
\u0.instr_lb
\u0.instr_lbu
\u0.instr_lhu
\u0.instr_lw
\u0.instr_rdcycle
\u0.instr_rdcycleh
\u0.instr_rdinstr
\u0.instr_rdinstrh
\u0.instr_retirq
\u0.instr_sh
\u0.instr_sll
\u0.instr_slt
\u0.instr_sltu
\u0.instr_sra
\u0.instr_srl
\u0.instr_sub
\u0.instr_xor
\u0.is_alu_reg_reg
\u0.is_beq_bne_blt_bge_bltu_bgeu
\u0.is_lb_lh_lw_lbu_lhu
\u0.is_lbu_lhu_lw
\u0.is_sb_sh_sw
\u0.latched_branch
\u0.latched_compr
\u0.latched_is_lu
\u0.latched_store
\u0.mem_do_rdata
\u0.mem_do_rinst
\u0.mem_do_wdata
\u0.mem_instr
\u0.mem_state
\u0.mem_valid
\u0.mem_wstrb
\u0.mem_do_prefetch
\u0.mem_wordsize
\u0.instr_bge
\u0.instr_bltu
\u0.instr_lh
\u0.instr_or
\u0.instr_sb

$NOP:
mem_rdata = x
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#CLK:clk
#RST:resetn
