// Seed: 2447338664
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1[1] = (id_0) ? 1'b0 : "";
  assign sample  = 1'b0;
  logic id_2;
endmodule
