// Seed: 110629794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic \id_5 ;
  logic [7:0] id_6;
  assign \id_5 = id_6[1'b0];
  assign id_4  = !id_3;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input wire id_12,
    output supply1 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input supply0 id_16,
    output wor id_17,
    output tri1 id_18,
    input tri1 id_19,
    input supply1 id_20
);
  wire id_22;
  wire id_23;
  assign id_2 = id_12;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22
  );
endmodule
