

================================================================
== Vitis HLS Report for 'process_U_row'
================================================================
* Date:           Fri Oct 17 17:43:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_53_1   |        ?|        ?|   18 ~ 38|          -|          -|      ?|        no|
        | + VITIS_LOOP_56_2  |       10|       30|        10|          -|          -|  1 ~ 3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [LU.cpp:53]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %k"   --->   Operation 20 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 21 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 22 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 23 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 24 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 25 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 26 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 27 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 28 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 29 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %k_read"   --->   Operation 30 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_read, i2 0" [LU.cpp:60]   --->   Operation 31 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i2 %k_read"   --->   Operation 32 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i2 %k_read"   --->   Operation 33 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i2 %k_read"   --->   Operation 34 'mux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%U_0_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_0" [LU.cpp:58]   --->   Operation 35 'read' 'U_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%U_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_1" [LU.cpp:58]   --->   Operation 36 'read' 'U_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%U_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_2" [LU.cpp:58]   --->   Operation 37 'read' 'U_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%U_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_3" [LU.cpp:58]   --->   Operation 38 'read' 'U_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %idxprom, i64 %j" [LU.cpp:53]   --->   Operation 39 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_2" [LU.cpp:53]   --->   Operation 40 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [LU.cpp:53]   --->   Operation 41 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %j_1" [LU.cpp:60]   --->   Operation 42 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %tmp_9, i4 %trunc_ln60" [LU.cpp:60]   --->   Operation 43 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %add_ln60" [LU.cpp:60]   --->   Operation 44 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln60" [LU.cpp:60]   --->   Operation 45 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.52ns)   --->   "%icmp_ln53 = icmp_eq  i64 %j_1, i64 4" [LU.cpp:53]   --->   Operation 46 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_56_2.split, void %for.end21" [LU.cpp:53]   --->   Operation 47 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [LU.cpp:54]   --->   Operation 48 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [LU.cpp:53]   --->   Operation 49 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i64 %j_1" [LU.cpp:53]   --->   Operation 50 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.56ns)   --->   "%icmp_ln56 = icmp_ne  i2 %k_read, i2 0" [LU.cpp:56]   --->   Operation 51 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i2 %k_read, i2 1" [LU.cpp:56]   --->   Operation 52 'select' 'select_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%U_013_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_013" [LU.cpp:58]   --->   Operation 53 'read' 'U_013_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%U_014_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_014" [LU.cpp:58]   --->   Operation 54 'read' 'U_014_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%U_116_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_116" [LU.cpp:58]   --->   Operation 55 'read' 'U_116_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%U_117_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_117" [LU.cpp:58]   --->   Operation 56 'read' 'U_117_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%U_219_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_219" [LU.cpp:58]   --->   Operation 57 'read' 'U_219_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%U_220_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_220" [LU.cpp:58]   --->   Operation 58 'read' 'U_220_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%U_322_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_322" [LU.cpp:58]   --->   Operation 59 'read' 'U_322_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%U_323_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_323" [LU.cpp:58]   --->   Operation 60 'read' 'U_323_read' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln56 = br void %for.inc" [LU.cpp:56]   --->   Operation 61 'br' 'br_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [LU.cpp:62]   --->   Operation 62 'ret' 'ret_ln62' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln56, void %for.inc.split, i2 0, void %VITIS_LOOP_56_2.split" [LU.cpp:55]   --->   Operation 63 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %for.inc.split, i32 0, void %VITIS_LOOP_56_2.split"   --->   Operation 64 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.56ns)   --->   "%icmp_ln56_1 = icmp_eq  i2 %p, i2 %select_ln56" [LU.cpp:56]   --->   Operation 65 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.56ns)   --->   "%add_ln56 = add i2 %p, i2 1" [LU.cpp:56]   --->   Operation 67 'add' 'add_ln56' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_1, void %for.inc.split, void %for.inc19" [LU.cpp:56]   --->   Operation 68 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_2, i2 1, i32 %tmp_3, i2 2, i32 %tmp_4, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 69 'sparsemux' 'tmp' <Predicate = (!icmp_ln56_1)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_0_read, i32 %U_013_read, i32 %U_014_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 70 'mux' 'tmp_5' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 0)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_1_read, i32 %U_116_read, i32 %U_117_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 71 'mux' 'tmp_6' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 1)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_2_read, i32 %U_219_read, i32 %U_220_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 72 'mux' 'tmp_7' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 2)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.82ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_3_read, i32 %U_322_read, i32 %U_323_read, i32 <undef>, i2 %p" [LU.cpp:58]   --->   Operation 73 'mux' 'tmp_8' <Predicate = (!icmp_ln56_1 & trunc_ln53 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_5, i2 1, i32 %tmp_6, i2 2, i32 %tmp_7, i2 3, i32 %tmp_8, i32 <undef>, i2 %trunc_ln53" [LU.cpp:58]   --->   Operation 74 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln56_1)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:60]   --->   Operation 75 'load' 'A_load' <Predicate = (icmp_ln56_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 76 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 76 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 77 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 78 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 79 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_1" [LU.cpp:58]   --->   Operation 79 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 80 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 80 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 81 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 81 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 82 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 82 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 83 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 83 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [LU.cpp:56]   --->   Operation 84 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [LU.cpp:58]   --->   Operation 85 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [LU.cpp:56]   --->   Operation 86 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.32>
ST_13 : Operation 87 [1/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:60]   --->   Operation 87 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 4> <Delay = 7.25>
ST_14 : Operation 88 [5/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 88 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 7.25>
ST_15 : Operation 89 [4/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 89 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 7.25>
ST_16 : Operation 90 [3/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 90 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 7.25>
ST_17 : Operation 91 [2/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 91 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 7.25>
ST_18 : Operation 92 [1/5] (7.25ns)   --->   "%sub = fsub i32 %A_load, i32 %sum" [LU.cpp:60]   --->   Operation 92 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 93 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %trunc_ln53, void %arrayidx1825.case.3, i2 0, void %arrayidx1825.case.0, i2 1, void %arrayidx1825.case.1, i2 2, void %arrayidx1825.case.2" [LU.cpp:60]   --->   Operation 93 'switch' 'switch_ln60' <Predicate = true> <Delay = 1.86>
ST_18 : Operation 94 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch11, i2 2, void %branch10, i2 1, void %branch9" [LU.cpp:60]   --->   Operation 94 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 2)> <Delay = 1.86>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_219, i32 %sub" [LU.cpp:60]   --->   Operation 95 'write' 'write_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.274" [LU.cpp:60]   --->   Operation 96 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_220, i32 %sub" [LU.cpp:60]   --->   Operation 97 'write' 'write_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.274" [LU.cpp:60]   --->   Operation 98 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_221, i32 %sub" [LU.cpp:60]   --->   Operation 99 'write' 'write_ln60' <Predicate = (trunc_ln53 == 2 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.274" [LU.cpp:60]   --->   Operation 100 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 101 'br' 'br_ln60' <Predicate = (trunc_ln53 == 2)> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch7, i2 2, void %branch6, i2 1, void %branch5" [LU.cpp:60]   --->   Operation 102 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 1.86>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_116, i32 %sub" [LU.cpp:60]   --->   Operation 103 'write' 'write_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.163" [LU.cpp:60]   --->   Operation 104 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_117, i32 %sub" [LU.cpp:60]   --->   Operation 105 'write' 'write_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.163" [LU.cpp:60]   --->   Operation 106 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_118, i32 %sub" [LU.cpp:60]   --->   Operation 107 'write' 'write_ln60' <Predicate = (trunc_ln53 == 1 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.163" [LU.cpp:60]   --->   Operation 108 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 109 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch3, i2 2, void %branch2, i2 1, void %branch1" [LU.cpp:60]   --->   Operation 110 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 1.86>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_013, i32 %sub" [LU.cpp:60]   --->   Operation 111 'write' 'write_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.052" [LU.cpp:60]   --->   Operation 112 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_014, i32 %sub" [LU.cpp:60]   --->   Operation 113 'write' 'write_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.052" [LU.cpp:60]   --->   Operation 114 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_015, i32 %sub" [LU.cpp:60]   --->   Operation 115 'write' 'write_ln60' <Predicate = (trunc_ln53 == 0 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.052" [LU.cpp:60]   --->   Operation 116 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 117 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (1.86ns)   --->   "%switch_ln60 = switch i2 %k_read, void %branch15, i2 2, void %branch14, i2 1, void %branch13" [LU.cpp:60]   --->   Operation 118 'switch' 'switch_ln60' <Predicate = (trunc_ln53 == 3)> <Delay = 1.86>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_322, i32 %sub" [LU.cpp:60]   --->   Operation 119 'write' 'write_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.385" [LU.cpp:60]   --->   Operation 120 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 1)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_323, i32 %sub" [LU.cpp:60]   --->   Operation 121 'write' 'write_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.385" [LU.cpp:60]   --->   Operation 122 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3 & k_read == 2)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_324, i32 %sub" [LU.cpp:60]   --->   Operation 123 'write' 'write_ln60' <Predicate = (trunc_ln53 == 3 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.case.385" [LU.cpp:60]   --->   Operation 124 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3 & k_read != 2 & k_read != 1)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx1825.exit" [LU.cpp:60]   --->   Operation 125 'br' 'br_ln60' <Predicate = (trunc_ln53 == 3)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (3.52ns)   --->   "%add_ln53 = add i64 %j_1, i64 1" [LU.cpp:53]   --->   Operation 126 'add' 'add_ln53' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %add_ln53, i64 %j" [LU.cpp:53]   --->   Operation 127 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_2" [LU.cpp:53]   --->   Operation 128 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.827ns
The critical path consists of the following:
	wire read operation ('k_read') on port 'k' [29]  (0.000 ns)
	'mux' operation 32 bit ('tmp_2') [41]  (1.827 ns)

 <State 2>: 3.520ns
The critical path consists of the following:
	'load' operation 64 bit ('j', LU.cpp:53) on local variable 'j', LU.cpp:53 [51]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', LU.cpp:53) [56]  (3.520 ns)

 <State 3>: 3.653ns
The critical path consists of the following:
	'phi' operation 2 bit ('p', LU.cpp:55) with incoming values : ('add_ln56', LU.cpp:56) [74]  (0.000 ns)
	'mux' operation 32 bit ('tmp_7', LU.cpp:58) [85]  (1.827 ns)
	'sparsemux' operation 32 bit ('tmp_1', LU.cpp:58) [87]  (1.827 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', LU.cpp:58) [88]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', LU.cpp:58) [88]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', LU.cpp:58) [88]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', LU.cpp:58) [88]  (5.702 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:58) [89]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:58) [89]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:58) [89]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:58) [89]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', LU.cpp:58) [89]  (7.256 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load', LU.cpp:60) on array 'A' [92]  (2.322 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', LU.cpp:60) [93]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', LU.cpp:60) [93]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', LU.cpp:60) [93]  (7.256 ns)

 <State 17>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', LU.cpp:60) [93]  (7.256 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', LU.cpp:60) [93]  (7.256 ns)
	wire write operation ('write_ln60', LU.cpp:60) on port 'U_117' (LU.cpp:60) [114]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
