// Seed: 3556062861
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    output uwire id_9
);
  wire id_11;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    output tri id_6
);
  assign id_4 = 1;
  generate
    if (1) begin : LABEL_0
      assign id_0 = 1;
    end else begin : LABEL_1
      assign id_0 = 1;
    end
  endgenerate
  always @(-1 == id_2 or negedge id_2) id_1 <= id_5;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_5,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_4
  );
endmodule
