<!DOCTYPE html>
<html>

<head>
    <link rel="stylesheet" href=css/main.css />
    <link rel="stylesheet" href=css/code.css />
    <link rel="apple-touch-icon" sizes="57x57"         href=assets/icons/apple-icon-57x57.png>
    <link rel="apple-touch-icon" sizes="60x60"         href=assets/icons/apple-icon-60x60.png>
    <link rel="apple-touch-icon" sizes="72x72"         href=assets/icons/apple-icon-72x72.png>
    <link rel="apple-touch-icon" sizes="76x76"         href=assets/icons/apple-icon-76x76.png>
    <link rel="apple-touch-icon" sizes="114x114"       href=assets/icons/apple-icon-114x114.png>
    <link rel="apple-touch-icon" sizes="120x120"       href=assets/icons/apple-icon-120x120.png>
    <link rel="apple-touch-icon" sizes="144x144"       href=assets/icons/apple-icon-144x144.png>
    <link rel="apple-touch-icon" sizes="152x152"       href=assets/icons/apple-icon-152x152.png>
    <link rel="apple-touch-icon" sizes="180x180"       href=assets/icons/apple-icon-180x180.png>
    <link rel="icon" type="image/png" sizes="192x192"  href=assets/icons/android-icon-192x192.png>
    <link rel="icon" type="image/png" sizes="32x32"    href=assets/icons/favicon-32x32.png>
    <link rel="icon" type="image/png" sizes="96x96"    href=assets/icons/favicon-96x96.png>
    <link rel="icon" type="image/png" sizes="16x16"    href=assets/icons/favicon-16x16.png>
</head>


<body>

    <div id="content">

        <title>Block Statement</title>

<span>
    <h2 style="align-items: center;">
        <a href=index.html class="text-norm">
            <img src="assets/icon.svg" alt="logo" style="vertical-align:middle; margin: auto 2px 5px auto; width: 50px; height: 50px" />
            VHDLref
        </a>
    </h2>
</span>

<hr>

<h1>Block Statement</h1>

<br>
<div class="chart">
    <table class="chart">
        <tr>
            <td bgcolor="lightcyan">
                
                Concurrent Statement
                
                
            </td>

            
            
            <td style="border: 0px solid transparent">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Architecture
                
                
            </td>
            
        </tr>

        
        
    </table>
</div>
<br>
<h3 class="text-hr"><span>Syntax</span></h3>

<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">label</span><span class="p">:</span> <span class="k">block</span> <span class="p">(</span><span class="n">optional_guard_condition</span><span class="p">)</span>
    <span class="n">declarations</span>
<span class="k">begin</span>
    <span class="n">concurrent</span> <span class="n">statements</span>
<span class="k">end</span> <span class="k">block</span> <span class="k">label</span><span class="p">;</span>
</code></pre></div></div>

<p>See LRM section 9.1</p>

<h3 class="text-hr"><span>Rules and Examples</span></h3>

<p>A label is compulsory:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">CONTROL_LOGIC</span><span class="p">:</span> <span class="k">block</span>
<span class="k">begin</span>
    <span class="n">U1</span><span class="p">:</span> <span class="n">CONTROLLER_A</span>
        <span class="k">port</span> <span class="k">map</span> <span class="p">(</span><span class="n">CLK</span><span class="p">,</span> <span class="n">X</span><span class="p">,</span> <span class="n">Y</span><span class="p">,</span> <span class="n">Z</span><span class="p">);</span>
    <span class="n">U2</span><span class="p">:</span> <span class="n">CONTROLLER_A</span>
        <span class="k">port</span> <span class="k">map</span> <span class="p">(</span><span class="n">CLK</span><span class="p">,</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">C</span><span class="p">);</span>
<span class="k">end</span> <span class="k">block</span> <span class="n">CONTROL_LOGIC</span><span class="p">;</span>

<span class="n">DATA_PATH</span><span class="p">:</span> <span class="k">block</span>
<span class="k">begin</span>
    <span class="n">U3</span><span class="p">:</span> <span class="n">DATAPATH_A</span> <span class="k">port</span> <span class="k">map</span>
        <span class="p">(</span><span class="n">BUS_A</span><span class="p">,</span> <span class="n">BUS_B</span><span class="p">,</span> <span class="n">BUS_C</span><span class="p">,</span> <span class="n">Z</span><span class="p">);</span>
    <span class="n">U4</span><span class="p">:</span> <span class="n">DATAPATH_B</span> <span class="k">port</span> <span class="k">map</span>
        <span class="p">(</span><span class="n">BUS_A</span><span class="p">,</span> <span class="n">BUS_C</span><span class="p">,</span> <span class="n">BUS_D</span><span class="p">,</span> <span class="n">C</span><span class="p">);</span>
<span class="k">end</span> <span class="k">block</span> <span class="n">DATA_PATH</span><span class="p">;</span>
</code></pre></div></div>

<p>Without a guard condition, a block is a group of concurrent statements within an architecture. It may have local signals, constants, etc. declared.</p>

<p>Blocks may contain further blocks, implying a form of hierarchy within a single architecture.</p>

<p>A Block may contain any of the declarations possible for an architecture. Items declared within a block are only visible inside it.</p>

<p>IF an optional guard condition is included, the block becomes a <strong>guarded block</strong>. The <strong>guard condition</strong> must return a boolean value, and controls <strong>guarded signal assignments</strong> within the block. If the guard condition evaluates to false, the drive to any <strong>guarded signals</strong> from the block is “switched off”. Such signals must be declared to be guarded signals of a resolved type. Guarded signals can be declared by adding the words <strong>bus</strong> or <strong>register</strong> after the name of the type of the signal. The difference between bus and register signals is that if all drivers to a bus signal are “switched off”, it requires a resolution function to provide a value for the signal but a register signal retains its last driven value after all drivers to it have been switched off.</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">BLKS</span> <span class="k">of</span> <span class="n">TRISTATE</span> <span class="k">is</span>
    <span class="k">signal</span> <span class="n">INT</span><span class="p">:</span> <span class="kt">std_logic</span> <span class="k">bus</span><span class="p">;</span>
<span class="k">begin</span>

    <span class="n">DRIVER_1</span><span class="p">:</span> <span class="k">block</span> <span class="p">(</span><span class="n">EN</span> <span class="o">=</span> <span class="sc">'1'</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="n">INT</span> <span class="o">&lt;=</span> <span class="k">guarded</span> <span class="n">DATA_1</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">block</span> <span class="n">DRIVER_1</span><span class="p">;</span>

<span class="k">end</span> <span class="n">BLKS</span><span class="p">;</span>
</code></pre></div></div>
<h3 class="text-hr"><span>Synthesis Issues</span></h3>

<p>Unguarded <strong>block</strong> statements are usually ignored by logic synthesis tools (i.e. all blocks within an architecture are “flattened”).
<strong>Guarded block</strong> statements are <strong>not</strong> usually supported for synthesis.</p>

<p>Sequential (i.e. flip-flop and register) behavior can be modeled using guarded blocks, but again for synthesis and readability it is better described using “clocked” processes.</p>

<h3 class="text-hr"><span>New in VHDL-93</span></h3>

<p>In VHDL-93 the keyword <strong>block</strong> (or the guard condition, if there is one), may be followed by the keyword <strong>is</strong>, for consistancy.:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">label</span><span class="p">:</span> <span class="k">block</span> <span class="p">(</span><span class="n">optional</span> <span class="n">guard_condition</span><span class="p">)</span> <span class="k">is</span>
    <span class="c1">-- etc</span>
</code></pre></div></div>



<br>
<hr>


        <div id="footer">
            <h6>v1.0 - &copy; 2020 Michael Riegert - <a href="https://github.com/nobodywasishere/vhdlref">View on Github</a>
<br>Distributed under the terms of the <a href="LICENSE.html">MIT License</a></h6>

        </div>
    </div>

</body>

</html>
