Analysis & Synthesis report for Ver2
Wed May 03 09:47:07 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|DRsize
 12. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27|sm_audioCFG_current
 13. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|sm_audioReset_current
 14. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState
 15. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState
 16. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|sm_byteSequenceCurrentState
 17. State Machine - |Lab5|wb_processor:inst7|wb_cpu_io:inst5|state
 18. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 19. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 20. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 21. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller
 22. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize
 23. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd
 24. Registers Protected by Synthesis
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch
 31. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 32. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 33. Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated
 34. Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram
 35. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 36. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 37. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated
 38. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 40. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 42. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 43. Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003
 44. Source assignments for DE2_115_SOPC:inst13|altera_reset_controller:rst_controller
 45. Source assignments for DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component
 48. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated
 49. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p
 50. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p
 51. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram
 52. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp
 53. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12
 54. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp
 55. Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15
 56. Source assignments for sld_signaltap:auto_signaltap_0
 57. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd
 58. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm
 59. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init
 60. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 61. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 62. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
 64. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
 65. Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component
 66. Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2
 67. Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst8
 68. Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst9
 69. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9
 70. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10
 71. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst
 72. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component
 73. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25
 74. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8
 75. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer
 76. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes
 77. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst
 78. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3
 79. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26
 80. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24
 81. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25
 82. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13
 83. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6
 84. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2
 85. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst
 86. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1
 87. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4
 88. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5
 89. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3
 90. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1
 91. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2
 92. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3
 93. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5
 94. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6
 95. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst7
 96. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12
 97. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6
 98. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2
 99. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst
100. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1
101. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4
102. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5
103. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3
104. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19
105. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9
106. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10
107. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11
108. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10
109. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9
110. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
111. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component
112. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1
113. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2
114. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24
115. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9
116. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst
117. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8
118. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst
119. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component
120. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component
121. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
122. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component
123. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10
124. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9
125. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component
126. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2
127. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component
128. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component
129. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9
130. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component
131. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component
132. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component
133. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component
134. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo
135. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo
136. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2
137. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
138. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_customins_master_translator:cpu_custom_instruction_master_translator
139. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0
140. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
141. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
142. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
143. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
144. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
145. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
146. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
147. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
148. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
149. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
152. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
155. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
158. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
167. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
168. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
177. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
178. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
179. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
180. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_reset_controller:rst_controller
181. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
182. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
183. Parameter Settings for User Entity Instance: projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component
184. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
185. Parameter Settings for Inferred Entity Instance: projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult1
186. Parameter Settings for Inferred Entity Instance: projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult0
187. scfifo Parameter Settings by Entity Instance
188. dcfifo Parameter Settings by Entity Instance
189. altsyncram Parameter Settings by Entity Instance
190. altpll Parameter Settings by Entity Instance
191. lpm_shiftreg Parameter Settings by Entity Instance
192. lpm_mult Parameter Settings by Entity Instance
193. Port Connectivity Checks: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
194. Port Connectivity Checks: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst"
195. Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
196. Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_reset_controller:rst_controller"
197. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
198. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
199. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
200. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode"
201. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode"
202. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode"
203. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode"
204. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
205. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
206. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
207. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
208. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
209. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
210. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
211. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
212. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
213. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
214. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
215. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
216. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
217. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
218. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
219. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
220. Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"
221. Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_customins_master_translator:cpu_custom_instruction_master_translator"
222. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2"
223. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic"
224. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart"
225. Port Connectivity Checks: "DE2_115_SOPC:inst13|getIndex_Custom_Instruction:getindex_ci_0"
226. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu"
227. Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu"
228. Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes"
229. Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer"
230. Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
231. Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
232. Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm"
233. Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch"
234. Signal Tap Logic Analyzer Settings
235. Post-Synthesis Netlist Statistics for Top Partition
236. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
237. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
238. Elapsed Time Per Partition
239. Connections to In-System Debugging Instance "auto_signaltap_0"
240. Analysis & Synthesis Messages
241. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 03 09:47:06 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Ver2                                        ;
; Top-level Entity Name              ; Lab5                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 21,743                                      ;
;     Total combinational functions  ; 18,704                                      ;
;     Dedicated logic registers      ; 15,658                                      ;
; Total registers                    ; 15658                                       ;
; Total pins                         ; 130                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,001,408                                   ;
; Embedded Multiplier 9-bit elements ; 114                                         ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Lab5               ; Ver2               ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Maximum processors allowed for parallel compilation              ; All                ; 1                  ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                 ; Library      ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; DE2_115_SOPC/synthesis/DE2_115_SOPC.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v                                                                 ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v                                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v                                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv                                          ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v                                    ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v                  ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv                     ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv                     ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv                            ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv                                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv                                  ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv                                ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v                                ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v                                              ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.hex                                     ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v                                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v                                            ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v                                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v                                                  ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v                                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v                                              ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v                              ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v                          ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v                                    ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v                                   ; DE2_115_SOPC ;
; FFTBlock/synthesis/FFTBlock.v                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/FFTBlock.v                                                                         ; FFTBlock     ;
; FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr5.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr5.hex                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr6.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr6.hex                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr1.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr1.hex                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr2.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr2.hex                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr3.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr3.hex                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr4.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0_opt_twr4.hex                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd                                                  ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd                                                  ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                   ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd                               ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd                               ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd                             ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd                             ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd                                                  ; FFTBlock     ;
; FFTBlock/synthesis/submodules/hyper_opt_OFF_pkg.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/hyper_opt_OFF_pkg.vhd                                                   ; FFTBlock     ;
; FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd                                            ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd                                            ; FFTBlock     ;
; FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd                                                 ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd                                                 ; FFTBlock     ;
; FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd                                          ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/counter_module.sv                                                       ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/counter_module.sv                                                       ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                                            ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                                            ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd                                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd                                  ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd                                          ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd                                          ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd                           ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd                           ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                                             ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                                             ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                                                ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                                               ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                                               ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd                                         ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd                                         ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                                                ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd                                               ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd                                               ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                                            ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                                            ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                                              ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                                              ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd                                     ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd                                     ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                                              ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                                              ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                                           ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                                           ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd                                                ; FFTBlock     ;
; FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                                              ; yes             ; Encrypted User VHDL File                     ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                                              ; FFTBlock     ;
; FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv                                                    ; FFTBlock     ;
; magnitude_wrapper.v                                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v                                                                                   ;              ;
; magnitude_fsm.v                                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_fsm.v                                                                                       ;              ;
; magnitude.v                                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v                                                                                           ;              ;
; fft_wrapper.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v                                                                                         ;              ;
; fft_sink_interface.v                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_sink_interface.v                                                                                  ;              ;
; shiftReqisterFFT.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v                                                                                    ;              ;
; FIFOToFFT.v                                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FIFOToFFT.v                                                                                           ;              ;
; CODECToFIFO.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/CODECToFIFO.v                                                                                         ;              ;
; debounce.vhd                                                                                          ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd                                                                                          ;              ;
; Lab5.bdf                                                                                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf                                                                                              ;              ;
; wb_processor.bdf                                                                                      ; yes             ; User Block Diagram/Schematic File            ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf                                                                                      ;              ;
; wb_cpu_package.vhd                                                                                    ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_package.vhd                                                                                    ;              ;
; wb_cpu_regfile.vhd                                                                                    ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_regfile.vhd                                                                                    ;              ;
; wb_cpu_alu.vhd                                                                                        ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd                                                                                        ;              ;
; wb_cpu_control.vhd                                                                                    ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd                                                                                    ;              ;
; wb_cpu_io.vhd                                                                                         ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd                                                                                         ;              ;
; wb_cpu_mem.vhd                                                                                        ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd                                                                                        ;              ;
; wb_cpu_programcounter.vhd                                                                             ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_programcounter.vhd                                                                             ;              ;
; mul_fsm.vhd                                                                                           ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_fsm.vhd                                                                                           ;              ;
; wb_hexTo7segAll.vhd                                                                                   ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd                                                                                   ;              ;
; wb_hexTo7segOne.vhd                                                                                   ; yes             ; User VHDL File                               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segOne.vhd                                                                                   ;              ;
; AsyncFIFO.v                                                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v                                                                                           ;              ;
; projectDesign.bdf                                                                                     ; yes             ; User Block Diagram/Schematic File            ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/projectDesign.bdf                                                                                     ;              ;
; wb_niosprocessor.vhd                                                                                  ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd                                                                                  ;              ;
; a_reg_pio.vhd                                                                                         ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/a_reg_pio.vhd                                                                                         ;              ;
; b_reg_pio.vhd                                                                                         ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/b_reg_pio.vhd                                                                                         ;              ;
; dbg_pc.vhd                                                                                            ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_pc.vhd                                                                                            ;              ;
; dbg_reg.vhd                                                                                           ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg.vhd                                                                                           ;              ;
; dbg_reg_set.vhd                                                                                       ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg_set.vhd                                                                                       ;              ;
; character_lcd.v                                                                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/character_lcd.v                                                                                       ;              ;
; altera_up_character_lcd_communication.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_character_lcd_communication.v                                                               ;              ;
; altera_up_character_lcd_initialization.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_character_lcd_initialization.v                                                              ;              ;
; cpu.vhd                                                                                               ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd                                                                                               ;              ;
; cpu_test_bench.vhd                                                                                    ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_test_bench.vhd                                                                                    ;              ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                        ;              ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                 ;              ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                           ;              ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                        ;              ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                        ;              ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                         ;              ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                            ;              ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                            ;              ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                          ;              ;
; db/altsyncram_udd1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_udd1.tdf                                                                                ;              ;
; db/altsyncram_i2g1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_i2g1.tdf                                                                                ;              ;
; cpu_ic_tag_ram.mif                                                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_ic_tag_ram.mif                                                                                    ;              ;
; db/altsyncram_lrf1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_lrf1.tdf                                                                                ;              ;
; cpu_rf_ram_a.mif                                                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_rf_ram_a.mif                                                                                      ;              ;
; db/altsyncram_mrf1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_mrf1.tdf                                                                                ;              ;
; cpu_rf_ram_b.mif                                                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_rf_ram_b.mif                                                                                      ;              ;
; db/altsyncram_f572.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_f572.tdf                                                                                ;              ;
; cpu_ociram_default_contents.mif                                                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_ociram_default_contents.mif                                                                       ;              ;
; db/altsyncram_0a02.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf                                                                                ;              ;
; cpu_jtag_debug_module_wrapper.vhd                                                                     ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd                                                                     ;              ;
; cpu_jtag_debug_module_tck.vhd                                                                         ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_tck.vhd                                                                         ;              ;
; cpu_jtag_debug_module_sysclk.vhd                                                                      ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_sysclk.vhd                                                                      ;              ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                              ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                         ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                     ;              ;
; jtag_uart.vhd                                                                                         ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd                                                                                         ;              ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                            ;              ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                         ;              ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                          ;              ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                          ;              ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                          ;              ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                          ;              ;
; db/scfifo_jr21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jr21.tdf                                                                                    ;              ;
; db/a_dpfifo_l011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf                                                                                  ;              ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_fefifo_7cf.tdf                                                                                   ;              ;
; db/cntr_do7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_do7.tdf                                                                                       ;              ;
; db/altsyncram_nio1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_nio1.tdf                                                                                ;              ;
; db/cntr_1ob.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_1ob.tdf                                                                                       ;              ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                   ;              ;
; onchip_mem.vhd                                                                                        ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd                                                                                        ;              ;
; db/altsyncram_aqb1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_aqb1.tdf                                                                                ;              ;
; onchip_mem.hex                                                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex                                                                                        ;              ;
; db/decode_jsa.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_jsa.tdf                                                                                     ;              ;
; db/mux_gob.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_gob.tdf                                                                                        ;              ;
; ps2_keyboard.vhd                                                                                      ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/ps2_keyboard.vhd                                                                                      ;              ;
; altera_up_avalon_ps2.v                                                                                ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v                                                                                ;              ;
; altera_up_ps2.v                                                                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2.v                                                                                       ;              ;
; altera_up_ps2_data_in.v                                                                               ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2_data_in.v                                                                               ;              ;
; altera_up_ps2_command_out.v                                                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2_command_out.v                                                                           ;              ;
; db/scfifo_f041.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_f041.tdf                                                                                    ;              ;
; db/a_dpfifo_2o31.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf                                                                                  ;              ;
; db/altsyncram_7bh1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_7bh1.tdf                                                                                ;              ;
; db/cmpr_ls8.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ls8.tdf                                                                                       ;              ;
; db/cntr_0ab.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_0ab.tdf                                                                                       ;              ;
; db/cntr_da7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_da7.tdf                                                                                       ;              ;
; db/cntr_1ab.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_1ab.tdf                                                                                       ;              ;
; sys_clk_timer.vhd                                                                                     ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sys_clk_timer.vhd                                                                                     ;              ;
; sysid.vhd                                                                                             ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sysid.vhd                                                                                             ;              ;
; wb_clkgenerator.bdf                                                                                   ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgenerator.bdf                                                                                   ;              ;
; wb_clkgeneratorpll.vhd                                                                                ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd                                                                                ;              ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                            ;              ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                       ;              ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                     ;              ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                     ;              ;
; wb_block_oneshotdowncounter.vhd                                                                       ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_oneshotdowncounter.vhd                                                                       ;              ;
; busmux.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf                                                                                                                            ;              ;
; lpm_mux.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                           ;              ;
; muxlut.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                            ;              ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                          ;              ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                          ;              ;
; db/mux_erc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_erc.tdf                                                                                        ;              ;
; 21mux.bdf                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/21mux.bdf                                                                                                                           ;              ;
; wb_audio_advinterface.bdf                                                                             ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_advinterface.bdf                                                                             ;              ;
; wb_audio_basicinterface.bdf                                                                           ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_basicinterface.bdf                                                                           ;              ;
; wb_audiostream_interface.bdf                                                                          ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_interface.bdf                                                                          ;              ;
; wb_block_serdes.vhd                                                                                   ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_serdes.vhd                                                                                   ;              ;
; wb_block_constanttobusbinary.vhd                                                                      ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_constanttobusbinary.vhd                                                                      ;              ;
; wb_audiostream_stereotomono.bdf                                                                       ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_stereotomono.bdf                                                                       ;              ;
; wb_audiostream_channeladder.vhd                                                                       ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd                                                                       ;              ;
; lpm_add_sub.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                                       ;              ;
; addcore.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                                                           ;              ;
; look_add.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                                                          ;              ;
; alt_stratix_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                                               ;              ;
; db/wb_audiostream_channeladder_add_sub.v                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/wb_audiostream_channeladder_add_sub.v                                                              ;              ;
; wb_audiocfg_cfgctrl.bdf                                                                               ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf                                                                               ;              ;
; wb_audiocfg_cfgctrlupdatesm.vhd                                                                       ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlupdatesm.vhd                                                                       ;              ;
; wb_audiocfg_twowiremaster.vhd                                                                         ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_twowiremaster.vhd                                                                         ;              ;
; wb_audiocfg_cfgctrlregisterbank.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd                                                                   ;              ;
; wb_audiocfg_autoconfigonreset.vhd                                                                     ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd                                                                     ;              ;
; wb_audiocfg_autoupdate.bdf                                                                            ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf                                                                            ;              ;
; wb_audiocfg_autoupdatesm.vhd                                                                          ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdatesm.vhd                                                                          ;              ;
; wb_block_busequal.bdf                                                                                 ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busequal.bdf                                                                                 ;              ;
; wb_block_2-1mux.bdf                                                                                   ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_2-1mux.bdf                                                                                   ;              ;
; wb_block_busmux_8-1.bdf                                                                               ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf                                                                               ;              ;
; db/mux_arc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_arc.tdf                                                                                        ;              ;
; db/mux_frc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_frc.tdf                                                                                        ;              ;
; db/mux_brc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_brc.tdf                                                                                        ;              ;
; wb_audio_bypassmux.bdf                                                                                ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf                                                                                ;              ;
; db/mux_7rc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_7rc.tdf                                                                                        ;              ;
; db/mux_tsc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_tsc.tdf                                                                                        ;              ;
; studentdesign.bdf                                                                                     ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/studentdesign.bdf                                                                                     ;              ;
; mul.bdf                                                                                               ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul.bdf                                                                                               ;              ;
; mul_control.bdf                                                                                       ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_control.bdf                                                                                       ;              ;
; wb_mul_dvctrl.bdf                                                                                     ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_dvctrl.bdf                                                                                     ;              ;
; wb_mul_zero_det.bdf                                                                                   ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_zero_det.bdf                                                                                   ;              ;
; wb_mul_dcnt4.bdf                                                                                      ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_dcnt4.bdf                                                                                      ;              ;
; lpm_counter0.vhd                                                                                      ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd                                                                                      ;              ;
; lpm_counter.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                       ;              ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                      ;              ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                       ;              ;
; cmpconst.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                          ;              ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                       ;              ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                       ;              ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                            ;              ;
; alt_counter_stratix.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                               ;              ;
; db/cntr_13j.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_13j.tdf                                                                                       ;              ;
; wb_mul_shiftreg16right.bdf                                                                            ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_shiftreg16right.bdf                                                                            ;              ;
; lpm_shiftreg0.vhd                                                                                     ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd                                                                                     ;              ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                      ;              ;
; mul_data_path.bdf                                                                                     ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_data_path.bdf                                                                                     ;              ;
; wb_mul_outputselector.bdf                                                                             ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_outputselector.bdf                                                                             ;              ;
; wb_acomp_twocomplbitclipping.bdf                                                                      ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf                                                                      ;              ;
; wb_block_busand.bdf                                                                                   ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busand.bdf                                                                                   ;              ;
; wb_block_busor.bdf                                                                                    ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busor.bdf                                                                                    ;              ;
; db/mux_rsc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_rsc.tdf                                                                                        ;              ;
; lpm_dff0.vhd                                                                                          ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd                                                                                          ;              ;
; lpm_ff.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                                                                                            ;              ;
; lpm_add_sub0.vhd                                                                                      ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd                                                                                      ;              ;
; db/add_sub_55i.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_55i.tdf                                                                                    ;              ;
; wb_mul_shiftreg32left.bdf                                                                             ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_shiftreg32left.bdf                                                                             ;              ;
; lpm_shiftreg1.vhd                                                                                     ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd                                                                                     ;              ;
; wb_mul_extend16.bdf                                                                                   ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_extend16.bdf                                                                                   ;              ;
; fact.bdf                                                                                              ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fact.bdf                                                                                              ;              ;
; wb_filt_bypassmux.bdf                                                                                 ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_filt_bypassmux.bdf                                                                                 ;              ;
; factstm.bdf                                                                                           ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/factstm.bdf                                                                                           ;              ;
; wb_acomp_factorfinder.bdf                                                                             ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factorfinder.bdf                                                                             ;              ;
; wb_acomp_factcount.vhd                                                                                ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd                                                                                ;              ;
; db/cntr_lhj.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_lhj.tdf                                                                                       ;              ;
; wb_acomp_binsearchreg.bdf                                                                             ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_binsearchreg.bdf                                                                             ;              ;
; wb_block_decoder.vhd                                                                                  ; yes             ; Auto-Found VHDL File                         ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_decoder.vhd                                                                                  ;              ;
; wb_acomp_factcompare.vhd                                                                              ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd                                                                              ;              ;
; lpm_compare.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                                                       ;              ;
; comptree.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc                                                                                                                          ;              ;
; db/cmpr_vgj.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_vgj.tdf                                                                                       ;              ;
; wb_acomp_factormult.vhd                                                                               ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd                                                                               ;              ;
; lpm_mult.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                          ;              ;
; multcore.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                                          ;              ;
; db/mult_ofn.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_ofn.tdf                                                                                       ;              ;
; wb_acomp_envshape.bdf                                                                                 ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshape.bdf                                                                                 ;              ;
; 2-1-mux.bdf                                                                                           ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/2-1-mux.bdf                                                                                           ;              ;
; wb_acomp_envcomp.vhd                                                                                  ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd                                                                                  ;              ;
; db/cmpr_ing.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ing.tdf                                                                                       ;              ;
; wb_acomp_valuereducer.bdf                                                                             ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_valuereducer.bdf                                                                             ;              ;
; wb_acomp_envshapesub.vhd                                                                              ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd                                                                              ;              ;
; db/add_sub_6ai.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_6ai.tdf                                                                                    ;              ;
; wb_acomp_envshapemult.vhd                                                                             ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd                                                                             ;              ;
; db/mult_mfn.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_mfn.tdf                                                                                       ;              ;
; lpm_decode0.vhd                                                                                       ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd                                                                                       ;              ;
; lpm_decode.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                        ;              ;
; declut.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                                            ;              ;
; db/decode_ucf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_ucf.tdf                                                                                     ;              ;
; edgedetector.bdf                                                                                      ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/edgedetector.bdf                                                                                      ;              ;
; abslt.bdf                                                                                             ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/abslt.bdf                                                                                             ;              ;
; krets_12.bdf                                                                                          ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/krets_12.bdf                                                                                          ;              ;
; db/altsyncram_cjd1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_cjd1.tdf                                                                                ;              ;
; db/altsyncram_dad1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_dad1.tdf                                                                                ;              ;
; db/altsyncram_97d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_97d1.tdf                                                                                ;              ;
; db/altsyncram_fic1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_fic1.tdf                                                                                ;              ;
; altera_mult_add.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                                   ;              ;
; db/altera_mult_add_vkp2.v                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v                                                                             ;              ;
; altera_mult_add_rtl.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                                 ;              ;
; db/altsyncram_lic1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_lic1.tdf                                                                                ;              ;
; db/altsyncram_kdf1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_kdf1.tdf                                                                                ;              ;
; db/altsyncram_r3d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_r3d1.tdf                                                                                ;              ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                             ;              ;
; db/altsyncram_ac71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_ac71.tdf                                                                                ;              ;
; db/altsyncram_4ch1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4ch1.tdf                                                                                ;              ;
; db/decode_qsa.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_qsa.tdf                                                                                     ;              ;
; db/mux_nob.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_nob.tdf                                                                                        ;              ;
; db/scfifo_jf71.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jf71.tdf                                                                                    ;              ;
; db/a_dpfifo_0pv.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf                                                                                   ;              ;
; db/altsyncram_t7h1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_t7h1.tdf                                                                                ;              ;
; db/cmpr_gs8.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_gs8.tdf                                                                                       ;              ;
; db/cntr_r9b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_r9b.tdf                                                                                       ;              ;
; db/cntr_8a7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_8a7.tdf                                                                                       ;              ;
; db/cntr_s9b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_s9b.tdf                                                                                       ;              ;
; db/add_sub_hej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_hej.tdf                                                                                    ;              ;
; db/altsyncram_caq3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_caq3.tdf                                                                                ;              ;
; db/add_sub_iej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_iej.tdf                                                                                    ;              ;
; db/altsyncram_4aq3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4aq3.tdf                                                                                ;              ;
; altmult_add.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf                                                                                                                       ;              ;
; stratix_mac_mult.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                                                                                  ;              ;
; stratix_mac_out.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                                                                                                   ;              ;
; db/mult_add_cm6g.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_cm6g.tdf                                                                                  ;              ;
; db/ded_mult_pa91.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ded_mult_pa91.tdf                                                                                  ;              ;
; db/dffpipe_d3c.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_d3c.tdf                                                                                    ;              ;
; db/mult_add_bl6g.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_bl6g.tdf                                                                                  ;              ;
; db/add_sub_bej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_bej.tdf                                                                                    ;              ;
; db/altsyncram_a9q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a9q3.tdf                                                                                ;              ;
; db/add_sub_cej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_cej.tdf                                                                                    ;              ;
; db/altsyncram_04q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_04q3.tdf                                                                                ;              ;
; db/altsyncram_g2u3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g2u3.tdf                                                                                ;              ;
; db/add_sub_dej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_dej.tdf                                                                                    ;              ;
; db/altsyncram_c4q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_c4q3.tdf                                                                                ;              ;
; db/add_sub_eej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_eej.tdf                                                                                    ;              ;
; db/altsyncram_a4q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a4q3.tdf                                                                                ;              ;
; db/altsyncram_p0u3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p0u3.tdf                                                                                ;              ;
; db/add_sub_fej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_fej.tdf                                                                                    ;              ;
; db/altsyncram_a1q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a1q3.tdf                                                                                ;              ;
; db/add_sub_gej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_gej.tdf                                                                                    ;              ;
; db/altsyncram_g0q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g0q3.tdf                                                                                ;              ;
; db/altsyncram_kvt3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_kvt3.tdf                                                                                ;              ;
; db/add_sub_jej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_jej.tdf                                                                                    ;              ;
; db/altsyncram_m0q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_m0q3.tdf                                                                                ;              ;
; db/add_sub_kej.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_kej.tdf                                                                                    ;              ;
; db/altsyncram_ttt3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_ttt3.tdf                                                                                ;              ;
; db/altsyncram_fst3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_fst3.tdf                                                                                ;              ;
; db/altsyncram_8st3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_8st3.tdf                                                                                ;              ;
; db/altsyncram_p6q3.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p6q3.tdf                                                                                ;              ;
; db/scfifo_0h71.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_0h71.tdf                                                                                    ;              ;
; db/a_dpfifo_8qv.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf                                                                                   ;              ;
; db/altsyncram_bah1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_bah1.tdf                                                                                ;              ;
; db/cmpr_is8.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_is8.tdf                                                                                       ;              ;
; db/cntr_t9b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_t9b.tdf                                                                                       ;              ;
; db/cntr_aa7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_aa7.tdf                                                                                       ;              ;
; db/cntr_u9b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_u9b.tdf                                                                                       ;              ;
; dcfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                            ;              ;
; a_graycounter.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                     ;              ;
; a_fefifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                          ;              ;
; a_gray2bin.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                        ;              ;
; dffpipe.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                           ;              ;
; alt_sync_fifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                     ;              ;
; altsyncram_fifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                   ;              ;
; db/dcfifo_09h1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf                                                                                    ;              ;
; db/a_graycounter_7p6.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_7p6.tdf                                                                              ;              ;
; db/a_graycounter_37c.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_37c.tdf                                                                              ;              ;
; db/altsyncram_qe41.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_qe41.tdf                                                                                ;              ;
; db/alt_synch_pipe_tal.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_tal.tdf                                                                             ;              ;
; db/dffpipe_e09.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_e09.tdf                                                                                    ;              ;
; db/alt_synch_pipe_ual.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_ual.tdf                                                                             ;              ;
; db/dffpipe_f09.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_f09.tdf                                                                                    ;              ;
; db/cmpr_r76.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_r76.tdf                                                                                       ;              ;
; sld_signaltap.vhd                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                     ;              ;
; sld_signaltap_impl.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                ;              ;
; sld_ela_control.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                   ;              ;
; sld_mbpmg.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                         ;              ;
; sld_ela_trigger_flow_mgr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                          ;              ;
; sld_buffer_manager.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                ;              ;
; db/altsyncram_6524.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_6524.tdf                                                                                ;              ;
; altdpram.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                          ;              ;
; memmodes.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                        ;              ;
; a_hdffe.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                           ;              ;
; alt_le_rden_reg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                   ;              ;
; altsyncram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                        ;              ;
; db/mux_ssc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_ssc.tdf                                                                                        ;              ;
; db/decode_dvf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_dvf.tdf                                                                                     ;              ;
; db/cntr_hgi.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_hgi.tdf                                                                                       ;              ;
; db/cmpr_rgc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_rgc.tdf                                                                                       ;              ;
; db/cntr_i6j.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_i6j.tdf                                                                                       ;              ;
; db/cntr_egi.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_egi.tdf                                                                                       ;              ;
; db/cmpr_qgc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_qgc.tdf                                                                                       ;              ;
; db/cntr_23j.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_23j.tdf                                                                                       ;              ;
; db/cmpr_ngc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ngc.tdf                                                                                       ;              ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                        ;              ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                           ; altera_sld   ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                      ;              ;
; db/mult_jp01.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_jp01.tdf                                                                                      ;              ;
; db/mult_36t.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_36t.tdf                                                                                       ;              ;
; db/mult_j011.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_j011.tdf                                                                                      ;              ;
; db/mult_26t.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_26t.tdf                                                                                       ;              ;
; db/mult_06t.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_06t.tdf                                                                                       ;              ;
; db/mult_76t.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_76t.tdf                                                                                       ;              ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 21,743                                                                       ;
;                                             ;                                                                              ;
; Total combinational functions               ; 18704                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 4847                                                                         ;
;     -- 3 input functions                    ; 6414                                                                         ;
;     -- <=2 input functions                  ; 7443                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 14151                                                                        ;
;     -- arithmetic mode                      ; 4553                                                                         ;
;                                             ;                                                                              ;
; Total registers                             ; 15658                                                                        ;
;     -- Dedicated logic registers            ; 15658                                                                        ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 130                                                                          ;
; Total memory bits                           ; 3001408                                                                      ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 114                                                                          ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 13990                                                                        ;
; Total fan-out                               ; 137224                                                                       ;
; Average fan-out                             ; 3.79                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |Lab5                                                                                                                                   ; 18704 (2)           ; 15658 (0)                 ; 3001408     ; 114          ; 2       ; 56        ; 130  ; 0            ; |Lab5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Lab5                                           ; work         ;
;    |21mux:inst6|                                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|21mux:inst6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 21mux                                          ; work         ;
;    |DE2_115_SOPC:inst13|                                                                                                                ; 2850 (0)            ; 1861 (0)                  ; 1702336     ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC                                   ; DE2_115_SOPC ;
;       |DE2_115_SOPC_cpu:cpu|                                                                                                            ; 2202 (0)            ; 1608 (0)                  ; 62912       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; DE2_115_SOPC_cpu                               ; DE2_115_SOPC ;
;          |DE2_115_SOPC_cpu_cpu:cpu|                                                                                                     ; 2202 (1909)         ; 1608 (1275)               ; 62912       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC_cpu_cpu                           ; DE2_115_SOPC ;
;             |DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DE2_115_SOPC_cpu_cpu_bht_module                ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_97d1                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|                                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC_cpu_cpu_dc_data_module            ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_kdf1                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC_cpu_cpu_dc_tag_module             ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                   |altsyncram_lic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_lic1                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SOPC_cpu_cpu_dc_victim_module          ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                     ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_r3d1                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|                                                          ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC_cpu_cpu_ic_data_module            ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_cjd1                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC_cpu_cpu_ic_tag_module             ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                   |altsyncram_dad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_dad1                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|                                                         ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC_cpu_cpu_mult_cell                 ; DE2_115_SOPC ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                                                                                    ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                                                                           ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                                                                                                                                                         ; ama_register_function                          ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                                                                            ; lpm_mult                                       ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                                                                                                                                                                   ; mult_jp01                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                                                                                    ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                                                                           ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                                                                                                                                                         ; ama_register_function                          ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                                                                            ; lpm_mult                                       ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                                                                                                                                                                   ; mult_j011                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                                                                                    ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                                                                           ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                                                                                                                                                         ; ama_register_function                          ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                                                                            ; lpm_mult                                       ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                                                                                                                                                                   ; mult_j011                                      ; work         ;
;             |DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|                                                         ; 291 (34)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC_cpu_cpu_nios2_oci                 ; DE2_115_SOPC ;
;                |DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|                                  ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                                                                                              ; DE2_115_SOPC_cpu_cpu_debug_slave_wrapper       ; DE2_115_SOPC ;
;                   |DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk                                                                                                                                                                                                                                                          ; DE2_115_SOPC_cpu_cpu_debug_slave_sysclk        ; DE2_115_SOPC ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                     ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                                                                                                     ; altera_std_synchronizer                        ; work         ;
;                   |DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|                                       ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck                                                                                                                                                                                                                                                                ; DE2_115_SOPC_cpu_cpu_debug_slave_tck           ; DE2_115_SOPC ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                           ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                           ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy                                                                                                                                                                                                                                                                                  ; sld_virtual_jtag_basic                         ; work         ;
;                |DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|                                        ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC_cpu_cpu_nios2_avalon_reg          ; DE2_115_SOPC ;
;                |DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break|                                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC_cpu_cpu_nios2_oci_break           ; DE2_115_SOPC ;
;                |DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|                                          ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC_cpu_cpu_nios2_oci_debug           ; DE2_115_SOPC ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                        ; work         ;
;                |DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|                                                ; 116 (116)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SOPC_cpu_cpu_nios2_ocimem              ; DE2_115_SOPC ;
;                   |DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram                                                                                                                                                                                                                                                                               ; DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module      ; DE2_115_SOPC ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                                                                                                                                                                      ; altsyncram_ac71                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC_cpu_cpu_register_bank_a_module    ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_fic1                                ; work         ;
;             |DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC_cpu_cpu_register_bank_b_module    ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_fic1                                ; work         ;
;       |DE2_115_SOPC_jtag_uart:jtag_uart|                                                                                                ; 149 (42)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SOPC_jtag_uart                         ; DE2_115_SOPC ;
;          |DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                               ; DE2_115_SOPC_jtag_uart_scfifo_r                ; DE2_115_SOPC ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                          ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                                                                     ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                            ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                                                                  ; cntr_1ob                                       ; work         ;
;          |DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                               ; DE2_115_SOPC_jtag_uart_scfifo_w                ; DE2_115_SOPC ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                          ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                                                                     ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                            ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                                                                  ; cntr_1ob                                       ; work         ;
;          |alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|                                                                   ; 56 (56)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                              ; work         ;
;       |DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|                                                                                ; 314 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SOPC_mm_interconnect_0                 ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                ; DE2_115_SOPC_mm_interconnect_0_cmd_demux       ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DE2_115_SOPC_mm_interconnect_0_cmd_demux_001   ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                       ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SOPC_mm_interconnect_0_cmd_mux_001     ; DE2_115_SOPC ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                       ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                       ; 61 (57)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SOPC_mm_interconnect_0_cmd_mux_001     ; DE2_115_SOPC ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                       ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_router:router|                                                                                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC_mm_interconnect_0_router          ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_router_001:router_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                              ; DE2_115_SOPC_mm_interconnect_0_router_001      ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DE2_115_SOPC_mm_interconnect_0_rsp_demux_001   ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DE2_115_SOPC_mm_interconnect_0_rsp_demux_001   ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC_mm_interconnect_0_rsp_mux         ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SOPC_mm_interconnect_0_rsp_mux_001     ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                          ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                          ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; DE2_115_SOPC ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                     ; DE2_115_SOPC ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                      ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                 ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                 ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; DE2_115_SOPC ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                  ; DE2_115_SOPC ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                  ; DE2_115_SOPC ;
;       |DE2_115_SOPC_onchip_memory2:onchip_memory2|                                                                                      ; 168 (1)             ; 3 (0)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC_onchip_memory2                    ; DE2_115_SOPC ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 167 (0)             ; 3 (0)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;             |altsyncram_4ch1:auto_generated|                                                                                            ; 167 (0)             ; 3 (3)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_4ch1                                ; work         ;
;                |decode_qsa:decode3|                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|decode_qsa:decode3                                                                                                                                                                                                                                                                                                                                                                                                                             ; decode_qsa                                     ; work         ;
;                |mux_nob:mux2|                                                                                                           ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|mux_nob:mux2                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mux_nob                                        ; work         ;
;       |DE2_115_SOPC_pio_led:pio_led|                                                                                                    ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_pio_led:pio_led                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC_pio_led                           ; DE2_115_SOPC ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                        ; DE2_115_SOPC ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                      ; DE2_115_SOPC ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; DE2_115_SOPC ;
;    |DeBounce:inst10|                                                                                                                    ; 50 (50)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DeBounce:inst10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DeBounce                                       ; work         ;
;    |StudentDesign:inst1|                                                                                                                ; 411 (0)             ; 173 (0)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|StudentDesign:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; StudentDesign                                  ; work         ;
;       |ABSLT:inst|                                                                                                                      ; 31 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABSLT:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; ABSLT                                          ; work         ;
;          |Krets_12:inst1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABSLT:inst|Krets_12:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Krets_12                                       ; work         ;
;          |Krets_12:inst2|                                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABSLT:inst|Krets_12:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Krets_12                                       ; work         ;
;          |Krets_12:inst3|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABSLT:inst|Krets_12:inst3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Krets_12                                       ; work         ;
;          |Krets_12:inst|                                                                                                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABSLT:inst|Krets_12:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Krets_12                                       ; work         ;
;       |fact:inst5|                                                                                                                      ; 206 (0)             ; 82 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fact                                           ; work         ;
;          |edgeDetector:inst|                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|edgeDetector:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; edgeDetector                                   ; work         ;
;          |factSTM:inst1|                                                                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|factSTM:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; factSTM                                        ; work         ;
;          |wb_aComp_envShape:inst8|                                                                                                      ; 136 (16)            ; 40 (40)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; wb_aComp_envShape                              ; work         ;
;             |2-1-mux:inst9|                                                                                                             ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2-1-mux                                        ; work         ;
;             |wb_aComp_envComp:inst|                                                                                                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; wb_aComp_envComp                               ; work         ;
;                |lpm_compare:lpm_compare_component|                                                                                      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_compare                                    ; work         ;
;                   |cmpr_ing:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_ing:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cmpr_ing                                       ; work         ;
;             |wb_aComp_valueReducer:inst1|                                                                                               ; 95 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; wb_aComp_valueReducer                          ; work         ;
;                |lpm_decode0:inst|                                                                                                       ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_decode0                                    ; work         ;
;                   |lpm_decode:lpm_decode_component|                                                                                     ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_decode                                     ; work         ;
;                      |decode_ucf:auto_generated|                                                                                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_ucf:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                          ; decode_ucf                                     ; work         ;
;                |wb_aComp_envShapeMult:inst6|                                                                                            ; 22 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; wb_aComp_envShapeMult                          ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 22 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                       ; work         ;
;                      |mult_mfn:auto_generated|                                                                                          ; 22 (22)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_mfn:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                     ; mult_mfn                                       ; work         ;
;                |wb_aComp_envShapeSub:inst7|                                                                                             ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; wb_aComp_envShapeSub                           ; work         ;
;                   |lpm_add_sub:lpm_add_sub_component|                                                                                   ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                    ; work         ;
;                      |add_sub_6ai:auto_generated|                                                                                       ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_6ai:auto_generated                                                                                                                                                                                                                                                                                                                                                                                             ; add_sub_6ai                                    ; work         ;
;          |wb_aComp_factorFinder:inst6|                                                                                                  ; 64 (3)              ; 38 (19)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; wb_aComp_factorFinder                          ; work         ;
;             |wb_aComp_binSearchReg:inst2|                                                                                               ; 49 (34)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; wb_aComp_binSearchReg                          ; work         ;
;                |wb_block_decoder:inst2|                                                                                                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; wb_block_decoder                               ; work         ;
;             |wb_aComp_factCompare:inst1|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; wb_aComp_factCompare                           ; work         ;
;                |lpm_compare:lpm_compare_component|                                                                                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_compare                                    ; work         ;
;                   |cmpr_vgj:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_vgj:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; cmpr_vgj                                       ; work         ;
;             |wb_aComp_factCount:inst7|                                                                                                  ; 5 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_aComp_factCount                             ; work         ;
;                |lpm_counter:lpm_counter_component|                                                                                      ; 5 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_counter                                    ; work         ;
;                   |cntr_lhj:auto_generated|                                                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_lhj:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                          ; cntr_lhj                                       ; work         ;
;             |wb_aComp_factorMult:inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_aComp_factorMult                            ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                       ; work         ;
;                   |mult_ofn:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_ofn:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                ; mult_ofn                                       ; work         ;
;          |wb_filt_bypassMux:inst4|                                                                                                      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; wb_filt_bypassMux                              ; work         ;
;             |busmux:inst10|                                                                                                             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst10|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_mux                                        ; work         ;
;                   |mux_7rc:auto_generated|                                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; mux_7rc                                        ; work         ;
;             |busmux:inst9|                                                                                                              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst9|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lpm_mux                                        ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_tsc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; mux_tsc                                        ; work         ;
;       |mul:inst1|                                                                                                                       ; 174 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; mul                                            ; work         ;
;          |mul_control:inst5|                                                                                                            ; 29 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; mul_control                                    ; work         ;
;             |mul_fsm:inst5|                                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|mul_fsm:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; mul_fsm                                        ; work         ;
;             |wb_mul_dcnt4:inst1|                                                                                                        ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; wb_mul_dcnt4                                   ; work         ;
;                |lpm_counter0:inst|                                                                                                      ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_counter0                                   ; work         ;
;                   |lpm_counter:lpm_counter_component|                                                                                   ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_counter                                    ; work         ;
;                      |cntr_13j:auto_generated|                                                                                          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_13j:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                         ; cntr_13j                                       ; work         ;
;             |wb_mul_dvCtrl:inst3|                                                                                                       ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dvCtrl:inst3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_mul_dvCtrl                                  ; work         ;
;             |wb_mul_shiftreg16right:inst|                                                                                               ; 17 (1)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; wb_mul_shiftreg16right                         ; work         ;
;                |lpm_shiftreg0:inst|                                                                                                     ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg0                                  ; work         ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lpm_shiftreg                                   ; work         ;
;             |wb_mul_zero_det:inst2|                                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; wb_mul_zero_det                                ; work         ;
;          |mul_data_path:inst|                                                                                                           ; 145 (33)            ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; mul_data_path                                  ; work         ;
;             |lpm_dff0:inst4|                                                                                                            ; 33 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_dff0                                       ; work         ;
;                |lpm_ff:lpm_ff_component|                                                                                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_ff                                         ; work         ;
;             |wb_mul_outputselector:inst7|                                                                                               ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; wb_mul_outputselector                          ; work         ;
;                |busmux:inst1|                                                                                                           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; busmux                                         ; work         ;
;                   |lpm_mux:$00000|                                                                                                      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; lpm_mux                                        ; work         ;
;                      |mux_tsc:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1|lpm_mux:$00000|mux_tsc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                        ; mux_tsc                                        ; work         ;
;                |wb_aComp_twoComplBitClipping:inst24|                                                                                    ; 31 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; wb_aComp_twoComplBitClipping                   ; work         ;
;                   |wb_block_busAND:inst9|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9                                                                                                                                                                                                                                                                                                                                                                                                                                 ; wb_block_busAND                                ; work         ;
;                   |wb_block_busOR:inst|                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; wb_block_busOR                                 ; work         ;
;             |wb_mul_shiftreg32left:inst|                                                                                                ; 46 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; wb_mul_shiftreg32left                          ; work         ;
;                |lpm_shiftreg1:inst1|                                                                                                    ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg1                                  ; work         ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                                                                 ; 30 (30)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg1:inst|                                                                                                     ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg1                                  ; work         ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lpm_shiftreg                                   ; work         ;
;    |projectDesign:inst15|                                                                                                               ; 12155 (0)           ; 11370 (0)                 ; 938560      ; 102          ; 2       ; 50        ; 0    ; 0            ; |Lab5|projectDesign:inst15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; projectDesign                                  ; work         ;
;       |magnitude_wrapper:inst2|                                                                                                         ; 12067 (0)           ; 11231 (0)                 ; 807488      ; 102          ; 2       ; 50        ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; magnitude_wrapper                              ; work         ;
;          |fft_wrapper:fft_wrapper_inst|                                                                                                 ; 11710 (0)           ; 11033 (0)                 ; 807488      ; 88           ; 0       ; 44        ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fft_wrapper                                    ; work         ;
;             |FFTBlock:fft_inst|                                                                                                         ; 11681 (0)           ; 11014 (0)                 ; 807488      ; 88           ; 0       ; 44        ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FFTBlock                                       ; FFTBlock     ;
;                |FFTBlock_fft_ii_0:fft_ii_0|                                                                                             ; 11681 (0)           ; 11014 (0)                 ; 807488      ; 88           ; 0       ; 44        ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FFTBlock_fft_ii_0                              ; FFTBlock     ;
;                   |auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|                                                                      ; 11681 (5)           ; 11014 (2)                 ; 807488      ; 88           ; 0       ; 44        ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_top                           ; fftblock     ;
;                      |auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|                                                             ; 46 (14)             ; 175 (158)                 ; 464         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                             ; auk_dspip_avalon_streaming_block_sink          ; fftblock     ;
;                         |scfifo:sink_FIFO|                                                                                              ; 32 (0)              ; 17 (0)                    ; 464         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO                                                                                                                                                                                                                                                                                                                            ; scfifo                                         ; work         ;
;                            |scfifo_jf71:auto_generated|                                                                                 ; 32 (2)              ; 17 (1)                    ; 464         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated                                                                                                                                                                                                                                                                                                 ; scfifo_jf71                                    ; work         ;
;                               |a_dpfifo_0pv:dpfifo|                                                                                     ; 30 (19)             ; 16 (8)                    ; 464         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo                                                                                                                                                                                                                                                                             ; a_dpfifo_0pv                                   ; work         ;
;                                  |altsyncram_t7h1:FIFOram|                                                                              ; 0 (0)               ; 0 (0)                     ; 464         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|altsyncram_t7h1:FIFOram                                                                                                                                                                                                                                                     ; altsyncram_t7h1                                ; work         ;
;                                  |cntr_8a7:usedw_counter|                                                                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                                                                                                                                      ; cntr_8a7                                       ; work         ;
;                                  |cntr_r9b:rd_ptr_msb|                                                                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                                                                                                                                         ; cntr_r9b                                       ; work         ;
;                                  |cntr_s9b:wr_ptr|                                                                                      ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                                                                                                                                             ; cntr_s9b                                       ; work         ;
;                      |auk_dspip_avalon_streaming_block_source:source_control_inst|                                                      ; 133 (30)            ; 40 (1)                    ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_avalon_streaming_block_source        ; fftblock     ;
;                         |counter_module:data_count_inst|                                                                                ; 58 (58)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                         |scfifo:source_FIFO|                                                                                            ; 45 (0)              ; 25 (0)                    ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO                                                                                                                                                                                                                                                                                                                   ; scfifo                                         ; work         ;
;                            |scfifo_0h71:auto_generated|                                                                                 ; 45 (4)              ; 25 (1)                    ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated                                                                                                                                                                                                                                                                                        ; scfifo_0h71                                    ; work         ;
;                               |a_dpfifo_8qv:dpfifo|                                                                                     ; 41 (24)             ; 24 (10)                   ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo                                                                                                                                                                                                                                                                    ; a_dpfifo_8qv                                   ; work         ;
;                                  |altsyncram_bah1:FIFOram|                                                                              ; 0 (0)               ; 0 (0)                     ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|altsyncram_bah1:FIFOram                                                                                                                                                                                                                                            ; altsyncram_bah1                                ; work         ;
;                                  |cntr_aa7:usedw_counter|                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter                                                                                                                                                                                                                                             ; cntr_aa7                                       ; work         ;
;                                  |cntr_t9b:rd_ptr_msb|                                                                                  ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                                                                                                                                ; cntr_t9b                                       ; work         ;
;                                  |cntr_u9b:wr_ptr|                                                                                      ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr                                                                                                                                                                                                                                                    ; cntr_u9b                                       ; work         ;
;                      |auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|                                         ; 258 (146)           ; 98 (72)                   ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                                                                                                                         ; auk_dspip_bit_reverse_core                     ; fftblock     ;
;                         |altera_fft_dual_port_ram:real_buf|                                                                             ; 0 (0)               ; 0 (0)                     ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                                                                                                                       ; altera_fft_dual_port_ram                       ; fftblock     ;
;                            |altsyncram:\old_ram_gen:old_ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                               |altsyncram_p6q3:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated                                                                                                                                                                                                              ; altsyncram_p6q3                                ; work         ;
;                         |auk_dspip_bit_reverse_addr_control:rd_addr_inst|                                                               ; 57 (35)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                                                                                                                         ; auk_dspip_bit_reverse_addr_control             ; fftblock     ;
;                            |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                                         ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                                      ; auk_dspip_bit_reverse_reverse_carry_adder      ; fftblock     ;
;                         |auk_dspip_bit_reverse_addr_control:wr_addr_inst|                                                               ; 55 (33)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                                                                                                                         ; auk_dspip_bit_reverse_addr_control             ; fftblock     ;
;                            |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                                         ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                                      ; auk_dspip_bit_reverse_reverse_carry_adder      ; fftblock     ;
;                      |auk_dspip_r22sdf_core:r22sdf_core_inst|                                                                           ; 11239 (36)          ; 10699 (0)                 ; 395824      ; 88           ; 0       ; 44        ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_core                          ; fftblock     ;
;                         |auk_dspip_r22sdf_enable_control:ena_ctrl|                                                                      ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_enable_control                ; fftblock     ;
;                         |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|                                         ; 906 (14)            ; 670 (7)                   ; 212852      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                         ; fftblock     ;
;                            |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                     ; 381 (211)           ; 304 (177)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                           ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_hej:auto_generated|                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                        ; add_sub_hej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_hej:auto_generated|                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                        ; add_sub_hej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_hej:auto_generated|                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                            ; add_sub_hej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_hej:auto_generated|                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated                                                                                                                            ; add_sub_hej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 102 (64)            ; 59 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 38 (38)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                  ; 433 (224)           ; 307 (189)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                          ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 36 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 36 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_iej:auto_generated|                                                                        ; 36 (36)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                     ; add_sub_iej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 18 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 18 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_iej:auto_generated|                                                                        ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                     ; add_sub_iej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 36 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 36 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_iej:auto_generated|                                                                        ; 36 (36)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                         ; add_sub_iej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 18 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 18 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_iej:auto_generated|                                                                        ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated                                                                                                                         ; add_sub_iej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 101 (62)            ; 46 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 39 (39)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                            ; 40 (5)              ; 27 (1)                    ; 139196      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 139196      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 139196      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                     ; work         ;
;                                     |altsyncram_caq3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 139196      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated                                                                                                      ; altsyncram_caq3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                            |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                          ; 38 (6)              ; 25 (1)                    ; 73656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 73656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 73656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                     |altsyncram_4aq3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 73656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4aq3:auto_generated                                                                                                    ; altsyncram_4aq3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 17 (17)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 15 (15)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|                                         ; 1400 (14)           ; 1151 (7)                  ; 62300       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                         ; fftblock     ;
;                            |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                     ; 420 (246)           ; 330 (207)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                           ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_bej:auto_generated|                                                                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                        ; add_sub_bej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_bej:auto_generated|                                                                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                        ; add_sub_bej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_bej:auto_generated|                                                                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                            ; add_sub_bej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_bej:auto_generated|                                                                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated                                                                                                                            ; add_sub_bej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 94 (62)             ; 43 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 32 (32)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                  ; 480 (260)           ; 347 (219)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                          ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 42 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 42 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_cej:auto_generated|                                                                        ; 42 (42)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                     ; add_sub_cej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 21 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 21 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_cej:auto_generated|                                                                        ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                     ; add_sub_cej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 42 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 42 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_cej:auto_generated|                                                                        ; 42 (42)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                         ; add_sub_cej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 21 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 21 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_cej:auto_generated|                                                                        ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated                                                                                                                         ; add_sub_cej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 94 (61)             ; 44 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 33 (33)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                         ; 419 (210)           ; 423 (212)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                           ; fftblock     ;
;                               |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                                   ; 36 (0)              ; 36 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                            ; altera_fft_mult_add                            ; fftblock     ;
;                                  |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                  ; 36 (0)              ; 36 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old                        ; fftblock     ;
;                                     |altmult_add:ALTMULT_ADD_component|                                                                 ; 36 (0)              ; 36 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                                    ; work         ;
;                                        |mult_add_bl6g:auto_generated|                                                                   ; 36 (36)             ; 36 (36)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated                         ; mult_add_bl6g                                  ; work         ;
;                                           |ded_mult_pa91:ded_mult1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult1 ; ded_mult_pa91                                  ; work         ;
;                                           |ded_mult_pa91:ded_mult2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated|ded_mult_pa91:ded_mult2 ; ded_mult_pa91                                  ; work         ;
;                               |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                                   ; 36 (0)              ; 36 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                            ; altera_fft_mult_add                            ; fftblock     ;
;                                  |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|                                  ; 36 (0)              ; 36 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old                        ; fftblock     ;
;                                     |altmult_add:ALTMULT_ADD_component|                                                                 ; 36 (0)              ; 36 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                                    ; work         ;
;                                        |mult_add_cm6g:auto_generated|                                                                   ; 36 (36)             ; 36 (36)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated                         ; mult_add_cm6g                                  ; work         ;
;                                           |ded_mult_pa91:ded_mult1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1 ; ded_mult_pa91                                  ; work         ;
;                                           |ded_mult_pa91:ded_mult2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult2 ; ded_mult_pa91                                  ; work         ;
;                               |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                ; 39 (39)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                                       ; 49 (49)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                ; auk_dspip_roundsat                             ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                                       ; 49 (49)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                ; auk_dspip_roundsat                             ; fftblock     ;
;                            |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                            ; 35 (5)              ; 23 (1)                    ; 40880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 40880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 40880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                     ; work         ;
;                                     |altsyncram_a9q3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 40880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated                                                                                                      ; altsyncram_a9q3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 16 (16)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                            |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                          ; 32 (5)              ; 21 (1)                    ; 21420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 21420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 21420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                     |altsyncram_04q3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 21420       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated                                                                                                    ; altsyncram_04q3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|                                         ; 1510 (14)           ; 1494 (7)                  ; 16972       ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                         ; fftblock     ;
;                            |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                     ; 446 (270)           ; 356 (227)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                           ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_dej:auto_generated|                                                                        ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                        ; add_sub_dej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_dej:auto_generated|                                                                        ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                        ; add_sub_dej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_dej:auto_generated|                                                                        ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                            ; add_sub_dej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_dej:auto_generated|                                                                        ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                                                            ; add_sub_dej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 88 (62)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 26 (26)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                  ; 511 (284)           ; 373 (239)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                          ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 46 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 46 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_eej:auto_generated|                                                                        ; 46 (46)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                     ; add_sub_eej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 23 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 23 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_eej:auto_generated|                                                                        ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                     ; add_sub_eej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 46 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 46 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_eej:auto_generated|                                                                        ; 46 (46)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                         ; add_sub_eej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 23 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 23 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_eej:auto_generated|                                                                        ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated                                                                                                                         ; add_sub_eej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 89 (62)             ; 42 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 27 (27)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                         ; 482 (343)           ; 722 (573)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                           ; fftblock     ;
;                               |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                ; 33 (33)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                                      ; 53 (53)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                                      ; 53 (53)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                               |lpm_mult:Mult1|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                               |lpm_mult:Mult2|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                               |lpm_mult:Mult3|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                               |lpm_mult:Mult4|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                               |lpm_mult:Mult5|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                               |lpm_mult:Mult6|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                               |lpm_mult:Mult7|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_76t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_76t:auto_generated                                                                                                                                                                                           ; mult_76t                                       ; work         ;
;                            |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                            ; 30 (5)              ; 19 (1)                    ; 11176       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 11176       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 11176       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                     ; work         ;
;                                     |altsyncram_c4q3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 11176       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_c4q3:auto_generated                                                                                                      ; altsyncram_c4q3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                            |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                          ; 27 (4)              ; 17 (1)                    ; 5796        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 5796        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 5796        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                     |altsyncram_a4q3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 5796        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated                                                                                                    ; altsyncram_a4q3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|                                         ; 1578 (15)           ; 1576 (7)                  ; 4476        ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                         ; fftblock     ;
;                            |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                     ; 473 (295)           ; 382 (247)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                           ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_fej:auto_generated|                                                                        ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                                                        ; add_sub_fej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_fej:auto_generated|                                                                        ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                                                        ; add_sub_fej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_fej:auto_generated|                                                                        ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                                                            ; add_sub_fej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_fej:auto_generated|                                                                        ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                                                            ; add_sub_fej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 82 (62)             ; 39 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 20 (20)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                  ; 541 (308)           ; 399 (259)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                          ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 50 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 50 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_gej:auto_generated|                                                                        ; 50 (50)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated                                                                                                                     ; add_sub_gej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 25 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 25 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_gej:auto_generated|                                                                        ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated                                                                                                                     ; add_sub_gej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 50 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 50 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_gej:auto_generated|                                                                        ; 50 (50)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated                                                                                                                         ; add_sub_gej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 25 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 25 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_gej:auto_generated|                                                                        ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated                                                                                                                         ; add_sub_gej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 83 (62)             ; 40 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 21 (21)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                         ; 504 (363)           ; 760 (601)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                           ; fftblock     ;
;                               |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                ; 27 (27)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                                      ; 57 (57)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                                      ; 57 (57)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                               |lpm_mult:Mult1|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                               |lpm_mult:Mult2|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                               |lpm_mult:Mult3|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                               |lpm_mult:Mult4|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                               |lpm_mult:Mult5|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                               |lpm_mult:Mult6|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                               |lpm_mult:Mult7|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_06t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_06t:auto_generated                                                                                                                                                                                           ; mult_06t                                       ; work         ;
;                            |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                            ; 24 (3)              ; 15 (1)                    ; 2976        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 2976        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 2976        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                     ; work         ;
;                                     |altsyncram_a1q3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 2976        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated                                                                                                      ; altsyncram_a1q3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                            |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                          ; 21 (2)              ; 13 (1)                    ; 1500        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 1500        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                             ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 1500        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                     |altsyncram_g0q3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 1500        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g0q3:auto_generated                                                                                                    ; altsyncram_g0q3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                     ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|                                         ; 1892 (15)           ; 1961 (7)                  ; 728         ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                         ; fftblock     ;
;                            |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                     ; 498 (318)           ; 408 (267)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                           ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                        ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                        ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                            ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                            ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 76 (62)             ; 37 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 14 (14)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                  ; 509 (270)           ; 413 (271)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                          ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 54 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 54 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 54 (54)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                     ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 27 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 27 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 27 (27)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                     ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 54 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 54 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 54 (54)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                         ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 27 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 27 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                         ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 77 (62)             ; 38 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 15 (15)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                         ; 526 (383)           ; 798 (629)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                           ; fftblock     ;
;                               |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                ; 21 (21)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                                      ; 61 (61)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                                      ; 61 (61)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult1|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult2|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult3|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult4|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult5|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult6|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult7|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                            |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                            ; 19 (3)              ; 11 (1)                    ; 728         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                               |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                   ; 0 (0)               ; 0 (0)                     ; 728         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                               ; altera_fft_dual_port_ram                       ; fftblock     ;
;                                  |altsyncram:\old_ram_gen:old_ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 728         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                     ; altsyncram                                     ; work         ;
;                                     |altsyncram_m0q3:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 728         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_m0q3:auto_generated                                                                                                      ; altsyncram_m0q3                                ; work         ;
;                               |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                           ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                               |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                           ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                       ; counter_module                                 ; FFTBlock     ;
;                            |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                          ; 325 (325)           ; 324 (324)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_delay                         ; fftblock     ;
;                         |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|                                         ; 1773 (8)            ; 1913 (4)                  ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                         ; fftblock     ;
;                            |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                     ; 693 (519)           ; 657 (519)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                           ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                        ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                        ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                            ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                            ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 70 (62)             ; 34 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                  ; 552 (318)           ; 456 (319)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_bfii                          ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 54 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 54 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 54 (54)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                     ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 27 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                             ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 27 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 27 (27)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                     ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 54 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 54 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 54 (54)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                         ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 27 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 27 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                    ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_kej:auto_generated|                                                                        ; 27 (27)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated                                                                                                                         ; add_sub_kej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 72 (62)             ; 37 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                               ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                      ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                         ; 520 (383)           ; 796 (629)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                           ; fftblock     ;
;                               |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                ; 15 (15)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                                      ; 61 (61)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                                      ; 61 (61)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult1|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult2|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult3|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult4|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult5|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult6|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult7|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                         |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|                                         ; 902 (8)             ; 1140 (4)                  ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_stage                         ; fftblock     ;
;                            |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                     ; 379 (208)           ; 341 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                              ; auk_dspip_r22sdf_bfi                           ; fftblock     ;
;                               |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                           ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                        ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                           ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                   ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                        ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                               ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                            ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                               ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                        ; fftblock     ;
;                                  |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                         ; 26 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                       ; lpm_add_sub                                    ; work         ;
;                                     |add_sub_jej:auto_generated|                                                                        ; 26 (26)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated                                                                                                                            ; add_sub_jej                                    ; work         ;
;                               |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                             ; 67 (61)             ; 32 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                  ; auk_dspip_r22sdf_bf_control                    ; fftblock     ;
;                                  |auk_dspip_r22sdf_counter:bf_counter_inst|                                                             ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                            |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                         ; 515 (383)           ; 795 (630)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_cma                           ; fftblock     ;
;                               |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; auk_dspip_r22sdf_counter                       ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|                                      ; 61 (61)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|                                      ; 61 (61)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real                                                                                                                                                               ; auk_dspip_roundsat                             ; fftblock     ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult0|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult1|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult1|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult2|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult2|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult3|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult3|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult4|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult4|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult5|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult5|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult6|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                               |lpm_mult:Mult7|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                                  |mult_26t:auto_generated|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7|mult_26t:auto_generated                                                                                                                                                                                           ; mult_26t                                       ; work         ;
;                         |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|                    ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                      ; fftblock     ;
;                         |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|                    ; 47 (47)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                      ; fftblock     ;
;                         |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|                    ; 51 (51)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                      ; fftblock     ;
;                         |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|                    ; 55 (55)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                      ; fftblock     ;
;                         |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|                    ; 55 (55)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                      ; fftblock     ;
;                         |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|                    ; 56 (56)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                ; auk_dspip_r22sdf_stg_pipe                      ; fftblock     ;
;                         |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|                         ; 212 (153)           ; 102 (61)                  ; 73764       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                         ; fftblock     ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                    ; 0 (0)               ; 0 (0)                     ; 36882       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 36882       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_g2u3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 36882       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g2u3:auto_generated                                                                                                    ; altsyncram_g2u3                                ; work         ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                    ; 0 (0)               ; 0 (0)                     ; 36882       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 36882       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_g2u3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 36882       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g2u3:auto_generated                                                                                                    ; altsyncram_g2u3                                ; work         ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                    ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                    ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                    ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|                         ; 189 (139)           ; 93 (58)                   ; 18468       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                         ; fftblock     ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                    ; 0 (0)               ; 0 (0)                     ; 9234        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 9234        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_p0u3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 9234        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p0u3:auto_generated                                                                                                    ; altsyncram_p0u3                                ; work         ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                    ; 0 (0)               ; 0 (0)                     ; 9234        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 9234        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_p0u3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 9234        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p0u3:auto_generated                                                                                                    ; altsyncram_p0u3                                ; work         ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                    ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                    ; 16 (16)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                    ; 19 (19)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|                         ; 169 (126)           ; 85 (56)                   ; 4644        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                         ; fftblock     ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                    ; 0 (0)               ; 0 (0)                     ; 2322        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2322        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_kvt3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 2322        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kvt3:auto_generated                                                                                                    ; altsyncram_kvt3                                ; work         ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                    ; 0 (0)               ; 0 (0)                     ; 2322        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 2322        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_kvt3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 2322        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kvt3:auto_generated                                                                                                    ; altsyncram_kvt3                                ; work         ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                    ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                    ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                    ; 16 (16)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|                         ; 142 (108)           ; 77 (54)                   ; 1188        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                         ; fftblock     ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                    ; 0 (0)               ; 0 (0)                     ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_ttt3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ttt3:auto_generated                                                                                                    ; altsyncram_ttt3                                ; work         ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                    ; 0 (0)               ; 0 (0)                     ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_ttt3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ttt3:auto_generated                                                                                                    ; altsyncram_ttt3                                ; work         ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                    ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                    ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                    ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|                         ; 120 (95)            ; 69 (52)                   ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                         ; fftblock     ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                    ; 0 (0)               ; 0 (0)                     ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_fst3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fst3:auto_generated                                                                                                    ; altsyncram_fst3                                ; work         ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                    ; 0 (0)               ; 0 (0)                     ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_fst3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fst3:auto_generated                                                                                                    ; altsyncram_fst3                                ; work         ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                    ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                    ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                         |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|                         ; 102 (82)            ; 61 (50)                   ; 108         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_twrom                         ; fftblock     ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                    ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_8st3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_8st3:auto_generated                                                                                                    ; altsyncram_8st3                                ; work         ;
;                            |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                    ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                             ; altera_fft_single_port_rom                     ; fftblock     ;
;                               |altsyncram:\old_ram_gen:old_ram_component|                                                               ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                   ; altsyncram                                     ; work         ;
;                                  |altsyncram_8st3:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_8st3:auto_generated                                                                                                    ; altsyncram_8st3                                ; work         ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                    ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                    ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;                            |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                    ; 10 (10)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                             ; counter_module                                 ; FFTBlock     ;
;             |fft_sink_interface:fft_sink_interface_inst|                                                                                ; 29 (29)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|fft_sink_interface:fft_sink_interface_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; fft_sink_interface                             ; work         ;
;          |magnitude:magnitude_inst|                                                                                                     ; 355 (227)           ; 196 (196)                 ; 0           ; 14           ; 2       ; 6         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; magnitude                                      ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 64 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                |mult_36t:auto_generated|                                                                                                ; 64 (64)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; mult_36t                                       ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 64 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                       ; work         ;
;                |mult_36t:auto_generated|                                                                                                ; 64 (64)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult1|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; mult_36t                                       ; work         ;
;          |magnitude_fsm:magnitude_fsm_inst|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude_fsm:magnitude_fsm_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; magnitude_fsm                                  ; work         ;
;       |shiftReqisterFFT:inst|                                                                                                           ; 88 (0)              ; 139 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; shiftReqisterFFT                               ; work         ;
;          |AsyncFIFO:AsyncFIFO_inst|                                                                                                     ; 81 (0)              ; 136 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; AsyncFIFO                                      ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 81 (0)              ; 136 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; dcfifo                                         ; work         ;
;                |dcfifo_09h1:auto_generated|                                                                                             ; 81 (4)              ; 136 (42)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; dcfifo_09h1                                    ; work         ;
;                   |a_graycounter_37c:wrptr_g1p|                                                                                         ; 30 (30)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_37c                              ; work         ;
;                   |a_graycounter_7p6:rdptr_g1p|                                                                                         ; 28 (28)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_7p6                              ; work         ;
;                   |alt_synch_pipe_tal:rs_dgwp|                                                                                          ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_synch_pipe_tal                             ; work         ;
;                      |dffpipe_e09:dffpipe12|                                                                                            ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12                                                                                                                                                                                                                                                                                                                                                                                                ; dffpipe_e09                                    ; work         ;
;                   |alt_synch_pipe_ual:ws_dgrp|                                                                                          ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_synch_pipe_ual                             ; work         ;
;                      |dffpipe_f09:dffpipe15|                                                                                            ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15                                                                                                                                                                                                                                                                                                                                                                                                ; dffpipe_f09                                    ; work         ;
;                   |altsyncram_qe41:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_qe41                                ; work         ;
;                   |cmpr_r76:rdempty_eq_comp|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|cmpr_r76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                        ; cmpr_r76                                       ; work         ;
;                   |cmpr_r76:rdfull_eq_comp|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|cmpr_r76:rdfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                         ; cmpr_r76                                       ; work         ;
;                   |cmpr_r76:wrempty_eq_comp|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|cmpr_r76:wrempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                        ; cmpr_r76                                       ; work         ;
;                   |cmpr_r76:wrfull_eq_comp|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|cmpr_r76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                         ; cmpr_r76                                       ; work         ;
;          |CODECToFIFO:CODECToFIFO_inst|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|CODECToFIFO:CODECToFIFO_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; CODECToFIFO                                    ; work         ;
;          |FIFOToFFT:FIFOToFFT_inst|                                                                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|FIFOToFFT:FIFOToFFT_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FIFOToFFT                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 225 (1)             ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 224 (0)             ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 224 (0)             ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                    ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 224 (2)             ; 122 (9)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 222 (0)             ; 113 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 222 (176)           ; 113 (84)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                       ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                               ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                             ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 347 (2)             ; 476 (34)                  ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 345 (0)             ; 442 (0)                   ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 345 (88)            ; 442 (142)                 ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                                                                                             ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                                                                                                         ; lpm_decode                                     ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                                                                                                                                                                               ; decode_dvf                                     ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mux                                        ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                                                                                                                                                                                                                                                          ; mux_ssc                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                     ; work         ;
;                |altsyncram_6524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6524:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_6524                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                                                                                               ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                                                                                                    ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 41 (1)              ; 101 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 34 (0)              ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                                                                                                                         ; sld_ela_basic_multi_level_trigger              ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                                                                                              ; lpm_shiftreg                                   ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 34 (0)              ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                                                                                                                          ; sld_mbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                                                                                                                                   ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                                                                                                                                   ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                                                                                                                                   ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                                                                                                                                   ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                                                                                                                                   ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                                                                                                                                   ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                                                                                                                                   ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                                                                                                                                    ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 79 (9)              ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                                           ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                                                                                                                 ; lpm_counter                                    ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                                                                                                                                                                                                                                                         ; cntr_hgi                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                                                                                                          ; lpm_counter                                    ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                                                                                                                                                                                                                                                  ; cntr_i6j                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                                                                                                                ; lpm_counter                                    ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                                                                                                                                                                                                                        ; cntr_egi                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                                                                                                                   ; lpm_counter                                    ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                                                                                                                                                                           ; cntr_23j                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_rom_sr                                     ; work         ;
;    |wb_NiosProcessor:inst|                                                                                                              ; 2331 (1)            ; 1401 (0)                  ; 358336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; wb_NiosProcessor                               ; work         ;
;       |Dbg_pc:the_Dbg_pc|                                                                                                               ; 19 (19)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_pc:the_Dbg_pc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Dbg_pc                                         ; work         ;
;       |Dbg_pc_s1_arbitrator:the_Dbg_pc_s1|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Dbg_pc_s1_arbitrator                           ; work         ;
;       |Dbg_reg_s1_arbitrator:the_Dbg_reg_s1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Dbg_reg_s1_arbitrator                          ; work         ;
;       |character_lcd:the_character_lcd|                                                                                                 ; 150 (26)            ; 115 (18)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; character_lcd                                  ; work         ;
;          |Altera_UP_Character_LCD_Communication:Char_LCD_Comm|                                                                          ; 52 (52)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Altera_UP_Character_LCD_Communication          ; work         ;
;          |Altera_UP_Character_LCD_Initialization:Char_LCD_Init|                                                                         ; 72 (72)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Altera_UP_Character_LCD_Initialization         ; work         ;
;       |character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave|                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; character_lcd_avalon_lcd_slave_arbitrator      ; work         ;
;       |cpu:the_cpu|                                                                                                                     ; 1243 (982)          ; 809 (627)                 ; 27584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cpu                                            ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                               ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; cpu_ic_data_module                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                |altsyncram_udd1:auto_generated|                                                                                         ; 1 (1)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_udd1                                ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cpu_ic_tag_module                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                |altsyncram_i2g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_i2g1                                ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                              ; 227 (22)            ; 181 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cpu_nios2_oci                                  ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                           ; 101 (0)             ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cpu_jtag_debug_module_wrapper                  ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                          ; 5 (5)               ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                                                                                                        ; cpu_jtag_debug_module_sysclk                   ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                ; 92 (92)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                                                                                                              ; cpu_jtag_debug_module_tck                      ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                                                                                                     ; sld_virtual_jtag_basic                         ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                             ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; cpu_nios2_avalon_reg                           ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                               ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cpu_nios2_oci_break                            ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cpu_nios2_oci_debug                            ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                     ; 54 (54)             ; 44 (44)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; cpu_nios2_ocimem                               ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                     ; cpu_ociram_lpm_dram_bdp_component_module       ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                      |altsyncram_f572:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                                                                                                                                                                                                                                                                                                            ; altsyncram_f572                                ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; cpu_register_bank_a_module                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                |altsyncram_lrf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_lrf1                                ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; cpu_register_bank_b_module                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                |altsyncram_mrf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_mrf1                                ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                            ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; cpu_test_bench                                 ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                  ; 160 (160)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; cpu_data_master_arbitrator                     ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                    ; 63 (63)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cpu_instruction_master_arbitrator              ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                      ; 31 (31)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; cpu_jtag_debug_module_arbitrator               ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                         ; 156 (49)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; jtag_uart                                      ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                ; 56 (56)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                              ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; jtag_uart_scfifo_r                             ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                        ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                           ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                                                                                                      ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                             ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                   ; cntr_1ob                                       ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; jtag_uart_scfifo_w                             ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                        ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                           ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                                                                                                      ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                             ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                   ; cntr_1ob                                       ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; jtag_uart_avalon_jtag_slave_arbitrator         ; work         ;
;       |onchip_mem:the_onchip_mem|                                                                                                       ; 23 (0)              ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; onchip_mem                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 23 (0)              ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_aqb1:auto_generated|                                                                                            ; 23 (0)              ; 1 (1)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_aqb1                                ; work         ;
;                |decode_jsa:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                                                                                                                                                                                                                                            ; decode_jsa                                     ; work         ;
;                |mux_gob:mux2|                                                                                                           ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|mux_gob:mux2                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mux_gob                                        ; work         ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                      ; 25 (25)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; onchip_mem_s1_arbitrator                       ; work         ;
;       |ps2_keyboard:the_ps2_keyboard|                                                                                                   ; 311 (0)             ; 175 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; ps2_keyboard                                   ; work         ;
;          |Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|                                                                                ; 311 (32)            ; 175 (21)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Altera_UP_Avalon_PS2                           ; work         ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                                                             ; 212 (34)            ; 115 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Altera_UP_PS2                                  ; work         ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                                              ; 149 (149)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                                                                                                                                                                                                                                              ; Altera_UP_PS2_Command_Out                      ; work         ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                                      ; 29 (29)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                                                                                                                                                                                                                                      ; Altera_UP_PS2_Data_In                          ; work         ;
;             |scfifo:Incoming_Data_FIFO|                                                                                                 ; 67 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                         ; work         ;
;                |scfifo_f041:auto_generated|                                                                                             ; 67 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo_f041                                    ; work         ;
;                   |a_dpfifo_2o31:dpfifo|                                                                                                ; 67 (41)             ; 39 (16)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo                                                                                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_2o31                                  ; work         ;
;                      |altsyncram_7bh1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_7bh1                                ; work         ;
;                      |cntr_0ab:rd_ptr_msb|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                        ; cntr_0ab                                       ; work         ;
;                      |cntr_1ab:wr_ptr|                                                                                                  ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr                                                                                                                                                                                                                                                                                                                                                                            ; cntr_1ab                                       ; work         ;
;                      |cntr_da7:usedw_counter|                                                                                           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                     ; cntr_da7                                       ; work         ;
;       |ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|                                                      ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; ps2_keyboard_avalon_PS2_slave_arbitrator       ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                 ; 128 (128)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sys_clk_timer                                  ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sys_clk_timer_s1_arbitrator                    ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; sysid_control_slave_arbitrator                 ; work         ;
;       |wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; wb_NiosProcessor_reset_clk_domain_synch_module ; work         ;
;    |wb_audio_AdvInterface:inst5|                                                                                                        ; 294 (2)             ; 195 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; wb_audio_AdvInterface                          ; work         ;
;       |wb_audioCFG_autoConfigOnReset:inst|                                                                                              ; 7 (7)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; wb_audioCFG_autoConfigOnReset                  ; work         ;
;       |wb_audioCFG_autoUpdate:inst8|                                                                                                    ; 30 (0)              ; 16 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; wb_audioCFG_autoUpdate                         ; work         ;
;          |wb_audioCFG_autoUpdateSM:inst27|                                                                                              ; 10 (10)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; wb_audioCFG_autoUpdateSM                       ; work         ;
;          |wb_block_busMux_8-1:inst12|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_block_busMux_8-1                            ; work         ;
;             |busmux:inst6|                                                                                                              ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_mux                                        ; work         ;
;                   |mux_frc:auto_generated|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6|lpm_mux:$00000|mux_frc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                 ; mux_frc                                        ; work         ;
;          |wb_block_busMux_8-1:inst13|                                                                                                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_block_busMux_8-1                            ; work         ;
;             |busmux:inst6|                                                                                                              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst6                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst6|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_mux                                        ; work         ;
;                   |mux_arc:auto_generated|                                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst6|lpm_mux:$00000|mux_arc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                 ; mux_arc                                        ; work         ;
;       |wb_audio_BasicInterface:inst7|                                                                                                   ; 219 (0)             ; 170 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; wb_audio_BasicInterface                        ; work         ;
;          |wb_audioCFG_CFGctrl:inst1|                                                                                                    ; 155 (1)             ; 95 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_audioCFG_CFGctrl                            ; work         ;
;             |busmux:inst3|                                                                                                              ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_mux                                        ; work         ;
;                   |mux_erc:auto_generated|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3|lpm_mux:$00000|mux_erc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                 ; mux_erc                                        ; work         ;
;             |wb_audioCFG_CFGctrlRegisterBank:inst26|                                                                                    ; 34 (34)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26                                                                                                                                                                                                                                                                                                                                                                                                                                             ; wb_audioCFG_CFGctrlRegisterBank                ; work         ;
;             |wb_audioCFG_CFGctrlUpdateSM:inst25|                                                                                        ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; wb_audioCFG_CFGctrlUpdateSM                    ; work         ;
;             |wb_audioCFG_twoWireMaster:inst8|                                                                                           ; 87 (43)             ; 39 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_audioCFG_twoWireMaster                      ; work         ;
;                |wb_block_oneShotDownCounter:comp_timer|                                                                                 ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer                                                                                                                                                                                                                                                                                                                                                                                                             ; wb_block_oneShotDownCounter                    ; work         ;
;                |wb_block_serDes:comp_serDes|                                                                                            ; 35 (35)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes                                                                                                                                                                                                                                                                                                                                                                                                                        ; wb_block_serDes                                ; work         ;
;          |wb_audioStream_Interface:inst2|                                                                                               ; 64 (22)             ; 75 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; wb_audioStream_Interface                       ; work         ;
;             |wb_block_oneShotDownCounter:inst10|                                                                                        ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10                                                                                                                                                                                                                                                                                                                                                                                                                                            ; wb_block_oneShotDownCounter                    ; work         ;
;             |wb_block_serDes:inst9|                                                                                                     ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; wb_block_serDes                                ; work         ;
;       |wb_audio_bypassMux:inst4|                                                                                                        ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; wb_audio_bypassMux                             ; work         ;
;          |busmux:inst10|                                                                                                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; busmux                                         ; work         ;
;             |lpm_mux:$00000|                                                                                                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_mux                                        ; work         ;
;                |mux_7rc:auto_generated|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; mux_7rc                                        ; work         ;
;          |busmux:inst9|                                                                                                                 ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; busmux                                         ; work         ;
;             |lpm_mux:$00000|                                                                                                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_mux                                        ; work         ;
;                |mux_tsc:auto_generated|                                                                                                 ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_tsc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; mux_tsc                                        ; work         ;
;    |wb_clkGenerator:inst4|                                                                                                              ; 10 (1)              ; 15 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; wb_clkGenerator                                ; work         ;
;       |wb_block_oneShotDownCounter:inst2|                                                                                               ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; wb_block_oneShotDownCounter                    ; work         ;
;       |wb_clkGeneratorPLL:inst1|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; wb_clkGeneratorPLL                             ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altpll                                         ; work         ;
;    |wb_hexTo7segAll:inst8|                                                                                                              ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; wb_hexTo7segAll                                ; work         ;
;       |wb_hexTo7segOne:U7seg2|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; wb_hexTo7segOne                                ; work         ;
;       |wb_hexTo7segOne:U7seg3|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; wb_hexTo7segOne                                ; work         ;
;    |wb_processor:inst7|                                                                                                                 ; 14 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; wb_processor                                   ; work         ;
;       |wb_cpu_control:inst3|                                                                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_control:inst3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; wb_cpu_control                                 ; work         ;
;       |wb_cpu_mem:inst1|                                                                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_mem:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; wb_cpu_mem                                     ; work         ;
;       |wb_cpu_programcounter:inst|                                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_programcounter:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; wb_cpu_programcounter                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; 51200        ; 32           ; --           ; --           ; 1638400 ; DE2_115_SOPC_onchip_memory2.hex ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|altsyncram_t7h1:FIFOram|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 58           ; 8            ; 58           ; 464     ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|altsyncram_bah1:FIFOram|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 50           ; 32           ; 50           ; 1600    ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 8192         ; 50           ; 8192         ; 50           ; 409600  ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4094         ; 34           ; 4094         ; 34           ; 139196  ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4aq3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2046         ; 36           ; 2046         ; 36           ; 73656   ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1022         ; 40           ; 1022         ; 40           ; 40880   ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 510          ; 42           ; 510          ; 42           ; 21420   ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_c4q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 254          ; 44           ; 254          ; 44           ; 11176   ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 126          ; 46           ; 126          ; 46           ; 5796    ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 62           ; 48           ; 62           ; 48           ; 2976    ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g0q3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30           ; 50           ; 30           ; 50           ; 1500    ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_m0q3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 14           ; 52           ; 14           ; 52           ; 728     ; None                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g2u3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882   ; FFTBlock_fft_ii_0_opt_twr1.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g2u3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882   ; FFTBlock_fft_ii_0_opt_twr1.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p0u3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234    ; FFTBlock_fft_ii_0_opt_twr2.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p0u3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234    ; FFTBlock_fft_ii_0_opt_twr2.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kvt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322    ; FFTBlock_fft_ii_0_opt_twr3.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kvt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322    ; FFTBlock_fft_ii_0_opt_twr3.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ttt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594     ; FFTBlock_fft_ii_0_opt_twr4.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ttt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594     ; FFTBlock_fft_ii_0_opt_twr4.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fst3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162     ; FFTBlock_fft_ii_0_opt_twr5.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fst3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162     ; FFTBlock_fft_ii_0_opt_twr5.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_8st3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54      ; FFTBlock_fft_ii_0_opt_twr6.hex  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_8st3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54      ; FFTBlock_fft_ii_0_opt_twr6.hex  ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072  ; None                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6524:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; None                            ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 15           ; 64           ; 15           ; 960     ; cpu_ic_tag_ram.mif              ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; cpu_ociram_default_contents.mif ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_a.mif                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_b.mif                ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680  ; onchip_mem.hex                  ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 56          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 114         ;
; Signed Embedded Multipliers           ; 47          ;
; Unsigned Embedded Multipliers         ; 7           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; IP Include File   ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                             ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                         ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                                                               ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                             ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace                                                                                                                                                                                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode                                                                                                                                                                                                                                                                                                            ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo                                                                                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count                                                                                                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount                                                                                                                                                                                                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp                                                                                                                                                                                                                                                                                                            ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im                                                                                                                                                                                                                                                                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace                                                                                                                                                                                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib                                                                                                                                                                                                                                                                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                              ;                   ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht                                                                                                                                                                                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data                                                                                                                                                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim                                                                                                                                                                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data                                                                                                                                                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk                                                                                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace                                                                                                                                                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo                                                                                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace                                                                                                                                                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib                                                                                                                                                                                                                                                                   ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk                                                                                                                                                                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram                                                                                                                                                                                        ;                   ;
; Altera ; altera_customins_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0                                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_customins_xconnect          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_customins_master_translator ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                           ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                              ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                               ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                                                                                                          ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                                                                          ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                               ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_pio_led:pio_led                                                                                                                                                                                                                                                                                                                                                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |Lab5|DE2_115_SOPC:inst13|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |Lab5|projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; AsyncFIFO.v       ;
; N/A    ; altera_fft_ii                      ; 18.1    ; N/A          ; N/A          ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst                                                                                                                                                                                                                                                                                                                                                                                     ; FFTBlock.qsys     ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                    ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                     ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                     ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect                                                                                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect                                                                                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage                                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage                                                                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                           ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                      ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                               ;                   ;
; Altera ; FFT/IFFT                           ; N/A     ; N/A          ; Licensed     ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                                ;                   ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27|sm_audioCFG_current                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+
; Name                                     ; sm_audioCFG_current.state_waitForI2C ; sm_audioCFG_current.state_updatedLOutVol ; sm_audioCFG_current.state_updatedRInVol ; sm_audioCFG_current.state_updatedLInVol ; sm_audioCFG_current.state_readLineMIC ; sm_audioCFG_current.state_readOutVolume ; sm_audioCFG_current.state_idle ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+
; sm_audioCFG_current.state_idle           ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 0                              ;
; sm_audioCFG_current.state_readOutVolume  ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 1                                       ; 1                              ;
; sm_audioCFG_current.state_readLineMIC    ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 1                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedLInVol  ; 0                                    ; 0                                        ; 0                                       ; 1                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedRInVol  ; 0                                    ; 0                                        ; 1                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedLOutVol ; 0                                    ; 1                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_waitForI2C     ; 1                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|sm_audioReset_current                                                                                                                                                       ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+
; Name                                         ; sm_audioReset_current.state_end ; sm_audioReset_current.state_signalConfig ; sm_audioReset_current.state_waitI2CpreConfig ; sm_audioReset_current.state_signalReset ; sm_audioReset_current.state_waitI2CpreReset ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+
; sm_audioReset_current.state_waitI2CpreReset  ; 0                               ; 0                                        ; 0                                            ; 0                                       ; 0                                           ;
; sm_audioReset_current.state_signalReset      ; 0                               ; 0                                        ; 0                                            ; 1                                       ; 1                                           ;
; sm_audioReset_current.state_waitI2CpreConfig ; 0                               ; 0                                        ; 1                                            ; 0                                       ; 1                                           ;
; sm_audioReset_current.state_signalConfig     ; 0                               ; 1                                        ; 0                                            ; 0                                       ; 1                                           ;
; sm_audioReset_current.state_end              ; 1                               ; 0                                        ; 0                                            ; 0                                       ; 1                                           ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState                                                                                                                                                                                                                    ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+
; Name                                     ; sm_timeCurrentState.state_TSM_idleHold ; sm_timeCurrentState.state_TSM_stopHold ; sm_timeCurrentState.state_TSM_dataHold ; sm_timeCurrentState.state_TSM_SCLKhigh ; sm_timeCurrentState.state_TSM_dataSetup ; sm_timeCurrentState.state_TSM_SCLKremLow ; sm_timeCurrentState.state_TSM_startHold ; sm_timeCurrentState.state_TSM_idle ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+
; sm_timeCurrentState.state_TSM_idle       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 0                                  ;
; sm_timeCurrentState.state_TSM_startHold  ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 1                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_SCLKremLow ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 1                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_dataSetup  ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_SCLKhigh   ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_dataHold   ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_stopHold   ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_idleHold   ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+
; Name                                   ; sm_seqCurrentState.state_BSM_sendStart ; sm_seqCurrentState.state_BSM_sendStop ; sm_seqCurrentState.state_BSM_waitAck ; sm_seqCurrentState.state_BSM_sendbit7 ; sm_seqCurrentState.state_BSM_sendbit6 ; sm_seqCurrentState.state_BSM_sendbit5 ; sm_seqCurrentState.state_BSM_sendbit4 ; sm_seqCurrentState.state_BSM_sendbit3 ; sm_seqCurrentState.state_BSM_sendbit2 ; sm_seqCurrentState.state_BSM_sendbit1 ; sm_seqCurrentState.state_BSM_sendbit0 ; sm_seqCurrentState.state_BSM_idle ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+
; sm_seqCurrentState.state_BSM_idle      ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ;
; sm_seqCurrentState.state_BSM_sendbit0  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit1  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit2  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit3  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit4  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit5  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit6  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit7  ; 0                                      ; 0                                     ; 0                                    ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_waitAck   ; 0                                      ; 0                                     ; 1                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendStop  ; 0                                      ; 1                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendStart ; 1                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|sm_byteSequenceCurrentState                                                                                                          ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+
; Name                                           ; sm_byteSequenceCurrentState.state_finnishWrite ; sm_byteSequenceCurrentState.state_sendLSB ; sm_byteSequenceCurrentState.state_sendMSB ; sm_byteSequenceCurrentState.state_sendChipAddr ; sm_byteSequenceCurrentState.state_idle ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+
; sm_byteSequenceCurrentState.state_idle         ; 0                                              ; 0                                         ; 0                                         ; 0                                              ; 0                                      ;
; sm_byteSequenceCurrentState.state_sendChipAddr ; 0                                              ; 0                                         ; 0                                         ; 1                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_sendMSB      ; 0                                              ; 0                                         ; 1                                         ; 0                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_sendLSB      ; 0                                              ; 1                                         ; 0                                         ; 0                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_finnishWrite ; 1                                              ; 0                                         ; 0                                         ; 0                                              ; 1                                      ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_processor:inst7|wb_cpu_io:inst5|state                            ;
+-----------------+--------------+-----------------+--------------+------------+------------+
; Name            ; state.update ; state.waitstate ; state.strobe ; state.data ; state.idle ;
+-----------------+--------------+-----------------+--------------+------------+------------+
; state.idle      ; 0            ; 0               ; 0            ; 0          ; 0          ;
; state.data      ; 0            ; 0               ; 0            ; 1          ; 1          ;
; state.strobe    ; 0            ; 0               ; 1            ; 0          ; 1          ;
; state.waitstate ; 0            ; 1               ; 0            ; 0          ; 1          ;
; state.update    ; 1            ; 0               ; 0            ; 0          ; 1          ;
+-----------------+--------------+-----------------+--------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                      ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                   ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                 ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; Name                                          ; s_lcd_controller.LCD_STATE_6_COMPLETE ; s_lcd_controller.LCD_STATE_5_TRANSFER ; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER ; s_lcd_controller.LCD_STATE_3_CHECK_BUSY ; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; s_lcd_controller.LCD_STATE_1_INITIALIZE ; s_lcd_controller.LCD_STATE_0_IDLE ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; s_lcd_controller.LCD_STATE_0_IDLE             ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 0                                 ;
; s_lcd_controller.LCD_STATE_1_INITIALIZE       ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 1                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 1                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_3_CHECK_BUSY       ; 0                                     ; 0                                     ; 0                                           ; 1                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER   ; 0                                     ; 0                                     ; 1                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_5_TRANSFER         ; 0                                     ; 1                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_6_COMPLETE         ; 1                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize                                                                                          ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; Name                                            ; s_lcd_initialize.LCD_INIT_STATE_3_DONE ; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE ; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND ; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ; 0                                      ; 0                                            ; 0                                              ; 0                                               ;
; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND  ; 0                                      ; 0                                            ; 1                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE    ; 0                                      ; 1                                            ; 0                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_3_DONE          ; 1                                      ; 0                                            ; 0                                              ; 1                                               ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd                          ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; Name                        ; s_lcd.LCD_STATE_0_OPERATION ; s_lcd.LCD_STATE_3_END ; s_lcd.LCD_STATE_2_HOLD ; s_lcd.LCD_STATE_1_ENABLE ; s_lcd.LCD_STATE_4_IDLE ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; s_lcd.LCD_STATE_4_IDLE      ; 0                           ; 0                     ; 0                      ; 0                        ; 0                      ;
; s_lcd.LCD_STATE_1_ENABLE    ; 0                           ; 0                     ; 0                      ; 1                        ; 1                      ;
; s_lcd.LCD_STATE_2_HOLD      ; 0                           ; 0                     ; 1                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_3_END       ; 0                           ; 1                     ; 0                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_0_OPERATION ; 1                           ; 0                     ; 0                      ; 0                        ; 1                      ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_out                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_in_d1                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[12]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[13]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[10]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[11]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[8]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[9]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe14a[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[12]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[13]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[10]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[11]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[8]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[9]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12|dffe13a[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[12]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[13]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[10]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[11]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[8]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[9]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[12]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[13]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[10]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[11]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[8]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[9]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[6]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[7]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[4]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[5]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[2]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[3]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 127                                                                                                                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[20..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im|trc_wrap                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|xbrk_break                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|inst3[15]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1..7,9,11..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[1..7,9..15]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ipending_reg[1..7,9..15,17..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0..6]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1..7,9..15,17..31]                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[6..8]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[1..7,9..15]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[16..31]           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0..12]             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[13]                ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_inverse_reg                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[16..31,34..46] ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[47]            ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[55,57]         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_data[8]                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[2,3]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[0,1]                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[0..12]               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[13]                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[49]            ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[50..54]        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[56]            ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][8]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][6]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][5]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][4]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][3]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][2]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][1]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][0]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                        ;
; Total Number of Removed Registers = 1660                                                                                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                                                                                   ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10]                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[5],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[5],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[6],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[7],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[5],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[6],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[7],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[10],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[2],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[6],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[2],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[6],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[7],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[6],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[5],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[4],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[3],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[5],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[6],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[7],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[10],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[10],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[7],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[6],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[5],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                             ;
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[0]                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; wb_processor:inst7|wb_cpu_control:inst3|status_register[0],                                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][7],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][6],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][5],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][4],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][3],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][2],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][1],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][0],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][7],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][6],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][5],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][4],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][3],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][2],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][1],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][0],                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][7],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][6],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][5],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][4],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][3],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][2],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][1],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][0],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][7],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][6],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][5],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][4],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][3],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][2],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][1],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][0],                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[7],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[6],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[5],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[4],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[3],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[2],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[1],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[0],                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[7],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[6],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[5],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[4],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[3],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[2],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[1],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|d1_data_in[0],                                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[0],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[1],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[2],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[3],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[4],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[5],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[6],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[7],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[7],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[6],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[5],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[4],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[3],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[2],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[1],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[3]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][7],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][5],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][3],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][0],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][7],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][5],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][3],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][0],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][7],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][5],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][3],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][0],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][7],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][5],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][3],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][0],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][7],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][5],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][3],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][0]                                                                                                                                                                                                                                                                                         ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[6]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]                                                                                                                                                                                                                                                                                                          ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[10]                                                                                                     ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[10],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[7]                                                                          ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11]                                                                         ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]      ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]   ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                            ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[10],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9]                                                                          ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]      ;
; DeBounce:inst9|count[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; DeBounce:inst9|state, DeBounce:inst9|count[31], DeBounce:inst9|count[30],                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DeBounce:inst9|count[29], DeBounce:inst9|count[28], DeBounce:inst9|count[27],                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DeBounce:inst9|count[26]                                                                                                                                                                                                                                                                                                                                                                                                         ;
; DeBounce:inst3|count[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; DeBounce:inst3|state, DeBounce:inst3|count[31], DeBounce:inst3|count[30],                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DeBounce:inst3|count[29], DeBounce:inst3|count[28], DeBounce:inst3|count[27],                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DeBounce:inst3|count[26]                                                                                                                                                                                                                                                                                                                                                                                                         ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                         ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[4],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[4],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[7],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[10],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[11]                                                                                                     ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7]      ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                            ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                   ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_data[8]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC              ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][8],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][8],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][8],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][8],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][8]                                                                                                                                                                                                                                                                                         ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10], ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                            ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3,                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break,                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0,                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                                                                                                                                                                                         ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable,                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1,                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                                                                                                                                                                                                                                                                                                                     ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[1]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[35],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[55],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[56]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9]      ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[2]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[36],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[54]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[4]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[38],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[53]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[6]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[40],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[52]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[34],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[0],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[48]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[10]                                                                                                                                                                                       ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[44],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[50]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[12]                                                                                                                                                                                       ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[46],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[12],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[49]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[8]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[42],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[51]                                                                                                                                                                                    ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11]                                                                         ;
; wb_processor:inst7|wb_cpu_io:inst5|state.data                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; wb_processor:inst7|wb_cpu_io:inst5|state.strobe,                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_processor:inst7|wb_cpu_io:inst5|state.waitstate,                                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_io:inst5|state.update                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_badaddr_reg_baddr[19]                                                                                                                                                                                                                                                                                                                                        ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[11]                                                                                                                                                                                       ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[45],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[11]                                                                                                                                                                                          ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[9]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[43],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[9]                                                                                                                                                                                           ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[3]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[37],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[3]                                                                                                                                                                                           ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                                   ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                              ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[7]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[41],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[7]                                                                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break,                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                                                                                                                                                        ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                                                       ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[13]                                                                                                                                                                                       ; Stuck at VCC              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[47],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[13]                                                                                                                                                                                          ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                                                       ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[5]                                                                                                                                                                                        ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[39],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[5]                                                                                                                                                                                           ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                                                       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                                                                       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[1]                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[1]                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                 ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                 ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[16]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[16]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[17]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[17]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[18]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[18]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[19]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[19]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[20]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[20]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[5]                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[22]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[22]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[23]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[23]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[24]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[24]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[25]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[25]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[26]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[26]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[27]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[27]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[28]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[28]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[29]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[29]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[30]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[30]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[31]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[31]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[21]                                                                                                                                                                                      ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[21]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_inverse_reg                                                                                                                                                                                       ; Stuck at GND              ; projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[57]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 15658 ;
; Number of registers using Synchronous Clear  ; 5053  ;
; Number of registers using Synchronous Load   ; 936   ;
; Number of registers using Asynchronous Clear ; 4980  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14043 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                      ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                      ; 3       ;
; DeBounce:inst10|pulse_out                                                                                                                                                                                                                                                                                                       ; 3       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                ; 27      ;
; wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                                                                                                                                                                                                       ; 12      ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev1LastI2CBusy                                                                                                                                                                                                                                                  ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev2LastI2CBusy                                                                                                                                                                                                                                                  ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev3LastI2CBusy                                                                                                                                                                                                                                                  ; 1       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                             ; 4       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                            ; 5       ;
; wb_NiosProcessor:inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                                                ; 40      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                            ; 11      ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                        ; 11      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                  ; 10      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                                                                                                                                                                                                           ; 1       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                  ; 14      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                                                                             ; 3       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                      ; 3       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][7]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][7]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_wr_dst_reg                                                                                                                                                                                                                                                                                  ; 67      ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                              ; 2       ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                ; 3       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                            ; 3       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][6]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][6]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                                                                                       ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                                                                                        ; 2       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                           ; 1       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                         ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[14]                                                                                                                                                                                                                                                                        ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|reset_d1                                                                                                                                                                                                                                                                                      ; 9       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][5]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][5]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                     ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                     ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                      ; 2       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                        ; 1       ;
; DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                         ; 1       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[4][4]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][4]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][4]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][4]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][4]                                                                                                                                                                                        ; 1       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][3]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][3]                                                                                                                                                                                        ; 1       ;
; DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][2]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][2]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[4][0]                                                                                                                                                                                        ; 2       ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter5a0                                                                                                                                                                   ; 7       ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p|parity6                                                                                                                                                                      ; 4       ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p|counter8a0                                                                                                                                                                   ; 7       ;
; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p|parity9                                                                                                                                                                      ; 5       ;
; projectDesign:inst15|shiftReqisterFFT:inst|CODECToFIFO:CODECToFIFO_inst|enable                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 94                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|idle_counter[7]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|LCD_RW                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|data_out[6]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_2_counter[1]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_0_counter[1]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|addressCounter[1]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_power_up[5]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_prelim[11]                                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|av_ld_data_aligned_or_div[3]                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_shift_rot_result[11]                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_imm[26]                                                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src1_prelim[10]                                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 50 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|magn[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 82 bits   ; 164 LEs       ; 82 LEs               ; 82 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|hold[45]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5635 bits ; 11270 LEs     ; 5635 LEs             ; 5635 LEs               ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[0][5]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4]                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[8]                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[3]                                                                                                                       ;
; 3:1                ; 50 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][1]                                                 ;
; 3:1                ; 270 bits  ; 540 LEs       ; 270 LEs              ; 270 LEs                ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[2][34]                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|DeBounce:inst10|count[24]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10|counter[1]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_valid_q                                                                                                                                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8]                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8]    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4]    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]   ;
; 3:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|in_data_reg[19]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[6]                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[1]                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|command_counter[2]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[8]                                                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[7]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|F_pc[14]                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_inst_result[15]                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst|count[11]                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][1]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[2]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[2]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|processing_cnt[1]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|processing_cnt[1]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|processing_cnt[1]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|processing_cnt[1]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|processing_cnt[1]                                                                                                                           ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[2]                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|dataout[0]            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|dataout[15]           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|dataout[9]            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|dataout[19]           ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[4]                                                                                       ;
; 4:1                ; 54 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[1][42]                                                       ;
; 4:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[12]                                                                                         ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|dataout[15]           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|dataout[24]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|bfi_processing_cnt[1]                                                                                                                       ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[18]                                                                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[3]                                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|dataout[4]            ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|dataout[11]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|bfi_processing_cnt[1]                                                                                                                       ;
; 4:1                ; 46 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[2]                                                                                       ;
; 4:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[12]                                                                                         ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag|dataout[7]            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real|dataout[0]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|bfi_processing_cnt[2]                                                                                                                       ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[3]                                                                                       ;
; 4:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[12]                                                                                         ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[6]             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[16]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|bfi_processing_cnt[1]                                                                                                                       ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[13]                                                                                      ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[5]                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|bfi_processing_cnt[1]                                                                                                                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[5]                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[13]                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[0]                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[0]                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[7]                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[12]                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[6]                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[5]                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[5]                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[10]                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[12]                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[0]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[3]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[10]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]                                                                                                                                                                                                                                  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_to_send[10]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[9]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 206 bits  ; 412 LEs       ; 412 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:del_in_imag_pl_d[0][20]                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                    ;
; 4:1                ; 54 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_imag_next[16]                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[11]                                                                                                   ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_imag_next[13]                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[10]                                                                                                   ;
; 4:1                ; 45 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_imag_next[10]                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[9]                                                                                                    ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_real_next[0]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[12]                                                                                                   ;
; 4:1                ; 53 bits   ; 106 LEs       ; 106 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_imag_next[2]                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[8]                                                                                                    ;
; 4:1                ; 53 bits   ; 106 LEs       ; 106 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_sop_next                                                                                                           ;
; 4:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:in_imag_cmm_d[14]                                                   ;
; 4:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][14]                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]                                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][12]                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[4]                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[1]                                      ;
; 4:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_real_pl_d[0][17]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[7]                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                      ;
; 4:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][17]                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[6]                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                      ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][8]                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[5]                                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[37]                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[34]                                                                                                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[1]                                                                                                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[22]                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[36]                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[33]                                                                                                                                                                                                                      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[1]                                                                                                                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[29]                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|idle_counter[0]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_pipe_flush_waddr[13]                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 50 bits   ; 150 LEs       ; 100 LEs              ; 50 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[22]                                                                                      ;
; 5:1                ; 52 bits   ; 156 LEs       ; 104 LEs              ; 52 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[16]                                                                                         ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|realtwid[15]                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[0]                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[0]                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[1]                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[2]                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[3]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[3]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[0]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[7]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[4]                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[4]                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[0]                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[2]                                      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[3]                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[5]                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[8]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]                                      ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[3]                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[4]                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[3]                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[3]                                    ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[9]                                      ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|imagtwid[7]                                                                                                                 ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[11]                           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[6]                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[8]                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]                                    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[3]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[25]                                                                                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 238 bits  ; 476 LEs       ; 238 LEs              ; 238 LEs                ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7]                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|realtwid[0]                                                                                                                 ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|realtwid[3]                                                                                                                 ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|realtwid[12]                                                                                                                ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|realtwid[10]                                                                                                                ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|realtwid[10]                                                                                                                ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|imagtwid[16]                                                                                                                ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|imagtwid[7]                                                                                                                 ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|imagtwid[10]                                                                                                                ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|imagtwid[8]                                                                                                                 ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|imagtwid[17]                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6|lpm_mux:$00000|mux_frc:auto_generated|result_node[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_wr_data_unfiltered[14]                                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_logic_result[17]                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[2]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[13]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|Mux2                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|Mux5                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|Mux6                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|Mux3                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |Lab5|projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|Mux8                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[16]                                                                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|Mux5                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                                                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|dataOutB[7]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|D_src2_reg[3]                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_data_unfiltered[29]                                                                                                                                                                                                                                                                                                                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[16]                                                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                                                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][8]                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ;
; 52:1               ; 4 bits    ; 136 LEs       ; 84 LEs               ; 52 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                    ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------+
; Assignment        ; Value ; From ; To                                             ;
+-------------------+-------+------+------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]         ;
+-------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; CURSOR_ON      ; 1     ; Unsigned Binary                                                           ;
; BLINKING_ON    ; 0     ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_IDLE_STATE      ; 1111111 ; Unsigned Binary                                                                                           ;
; NUM_BITS_FOR_IDLE_COUNTER        ; 7       ; Signed Integer                                                                                            ;
; IDLE_COUNTER_INCREMENT           ; 0000001 ; Unsigned Binary                                                                                           ;
; CLOCK_CYCLES_FOR_OPERATION_STATE ; 3       ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_ENABLE_STATE    ; 15      ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_HOLD_STATE      ; 1       ; Signed Integer                                                                                            ;
; NUM_BITS_FOR_STATES_COUNTER      ; 4       ; Signed Integer                                                                                            ;
; COUNTER_INCREMENT                ; 0001    ; Unsigned Binary                                                                                           ;
; LCD_STATE_4_IDLE                 ; 100     ; Unsigned Binary                                                                                           ;
; LCD_STATE_0_OPERATION            ; 000     ; Unsigned Binary                                                                                           ;
; LCD_STATE_1_ENABLE               ; 001     ; Unsigned Binary                                                                                           ;
; LCD_STATE_2_HOLD                 ; 010     ; Unsigned Binary                                                                                           ;
; LCD_STATE_3_END                  ; 011     ; Unsigned Binary                                                                                           ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                ; Type                                                                                                ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; CURSOR_ON                  ; 1                    ; Unsigned Binary                                                                                     ;
; BLINKING_ON                ; 0                    ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_15MS      ; 750000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_15MS    ; 20                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_15MS ; 00000000000000000001 ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_5MS       ; 250000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_5MS     ; 18                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_5MS  ; 000000000000000001   ; Unsigned Binary                                                                                     ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 10240                ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_aqb1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_f041  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component ;
+-------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                ; Value                                ; Type                                         ;
+-------------------------------+--------------------------------------+----------------------------------------------+
; OPERATION_MODE                ; NORMAL                               ; Untyped                                      ;
; PLL_TYPE                      ; AUTO                                 ; Untyped                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=wb_clkGeneratorPLL ; Untyped                                      ;
; QUALIFY_CONF_DONE             ; OFF                                  ; Untyped                                      ;
; COMPENSATE_CLOCK              ; CLK0                                 ; Untyped                                      ;
; SCAN_CHAIN                    ; LONG                                 ; Untyped                                      ;
; PRIMARY_CLOCK                 ; INCLK0                               ; Untyped                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                ; Signed Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                                    ; Untyped                                      ;
; GATE_LOCK_SIGNAL              ; YES                                  ; Untyped                                      ;
; GATE_LOCK_COUNTER             ; 50000                                ; Signed Integer                               ;
; LOCK_HIGH                     ; 1                                    ; Untyped                                      ;
; LOCK_LOW                      ; 1                                    ; Untyped                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                                    ; Signed Integer                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                    ; Signed Integer                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                  ; Untyped                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                  ; Untyped                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                  ; Untyped                                      ;
; SKIP_VCO                      ; OFF                                  ; Untyped                                      ;
; SWITCH_OVER_COUNTER           ; 0                                    ; Untyped                                      ;
; SWITCH_OVER_TYPE              ; AUTO                                 ; Untyped                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                              ; Untyped                                      ;
; BANDWIDTH                     ; 0                                    ; Untyped                                      ;
; BANDWIDTH_TYPE                ; AUTO                                 ; Untyped                                      ;
; SPREAD_FREQUENCY              ; 0                                    ; Untyped                                      ;
; DOWN_SPREAD                   ; 0                                    ; Untyped                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                  ; Untyped                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                  ; Untyped                                      ;
; CLK9_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK8_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK7_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK6_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK5_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK4_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK3_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK2_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK1_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK0_MULTIPLY_BY              ; 112829                               ; Signed Integer                               ;
; CLK9_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK8_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK7_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK6_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK5_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK4_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK3_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK2_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK1_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK0_DIVIDE_BY                ; 500000                               ; Signed Integer                               ;
; CLK9_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK8_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK7_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK6_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK5_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK4_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK3_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK2_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK1_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK0_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK5_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK4_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK3_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK2_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK1_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK0_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK9_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK8_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK7_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK6_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK5_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK4_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK3_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK2_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK1_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK0_DUTY_CYCLE               ; 50                                   ; Signed Integer                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; LOCK_WINDOW_UI                ;  0.05                                ; Untyped                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                               ; Untyped                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                               ; Untyped                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                               ; Untyped                                      ;
; DPA_MULTIPLY_BY               ; 0                                    ; Untyped                                      ;
; DPA_DIVIDE_BY                 ; 1                                    ; Untyped                                      ;
; DPA_DIVIDER                   ; 0                                    ; Untyped                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK3_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK2_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK1_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK0_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; VCO_MULTIPLY_BY               ; 0                                    ; Untyped                                      ;
; VCO_DIVIDE_BY                 ; 0                                    ; Untyped                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                    ; Untyped                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                    ; Untyped                                      ;
; VCO_MIN                       ; 0                                    ; Untyped                                      ;
; VCO_MAX                       ; 0                                    ; Untyped                                      ;
; VCO_CENTER                    ; 0                                    ; Untyped                                      ;
; PFD_MIN                       ; 0                                    ; Untyped                                      ;
; PFD_MAX                       ; 0                                    ; Untyped                                      ;
; M_INITIAL                     ; 0                                    ; Untyped                                      ;
; M                             ; 0                                    ; Untyped                                      ;
; N                             ; 1                                    ; Untyped                                      ;
; M2                            ; 1                                    ; Untyped                                      ;
; N2                            ; 1                                    ; Untyped                                      ;
; SS                            ; 1                                    ; Untyped                                      ;
; C0_HIGH                       ; 0                                    ; Untyped                                      ;
; C1_HIGH                       ; 0                                    ; Untyped                                      ;
; C2_HIGH                       ; 0                                    ; Untyped                                      ;
; C3_HIGH                       ; 0                                    ; Untyped                                      ;
; C4_HIGH                       ; 0                                    ; Untyped                                      ;
; C5_HIGH                       ; 0                                    ; Untyped                                      ;
; C6_HIGH                       ; 0                                    ; Untyped                                      ;
; C7_HIGH                       ; 0                                    ; Untyped                                      ;
; C8_HIGH                       ; 0                                    ; Untyped                                      ;
; C9_HIGH                       ; 0                                    ; Untyped                                      ;
; C0_LOW                        ; 0                                    ; Untyped                                      ;
; C1_LOW                        ; 0                                    ; Untyped                                      ;
; C2_LOW                        ; 0                                    ; Untyped                                      ;
; C3_LOW                        ; 0                                    ; Untyped                                      ;
; C4_LOW                        ; 0                                    ; Untyped                                      ;
; C5_LOW                        ; 0                                    ; Untyped                                      ;
; C6_LOW                        ; 0                                    ; Untyped                                      ;
; C7_LOW                        ; 0                                    ; Untyped                                      ;
; C8_LOW                        ; 0                                    ; Untyped                                      ;
; C9_LOW                        ; 0                                    ; Untyped                                      ;
; C0_INITIAL                    ; 0                                    ; Untyped                                      ;
; C1_INITIAL                    ; 0                                    ; Untyped                                      ;
; C2_INITIAL                    ; 0                                    ; Untyped                                      ;
; C3_INITIAL                    ; 0                                    ; Untyped                                      ;
; C4_INITIAL                    ; 0                                    ; Untyped                                      ;
; C5_INITIAL                    ; 0                                    ; Untyped                                      ;
; C6_INITIAL                    ; 0                                    ; Untyped                                      ;
; C7_INITIAL                    ; 0                                    ; Untyped                                      ;
; C8_INITIAL                    ; 0                                    ; Untyped                                      ;
; C9_INITIAL                    ; 0                                    ; Untyped                                      ;
; C0_MODE                       ; BYPASS                               ; Untyped                                      ;
; C1_MODE                       ; BYPASS                               ; Untyped                                      ;
; C2_MODE                       ; BYPASS                               ; Untyped                                      ;
; C3_MODE                       ; BYPASS                               ; Untyped                                      ;
; C4_MODE                       ; BYPASS                               ; Untyped                                      ;
; C5_MODE                       ; BYPASS                               ; Untyped                                      ;
; C6_MODE                       ; BYPASS                               ; Untyped                                      ;
; C7_MODE                       ; BYPASS                               ; Untyped                                      ;
; C8_MODE                       ; BYPASS                               ; Untyped                                      ;
; C9_MODE                       ; BYPASS                               ; Untyped                                      ;
; C0_PH                         ; 0                                    ; Untyped                                      ;
; C1_PH                         ; 0                                    ; Untyped                                      ;
; C2_PH                         ; 0                                    ; Untyped                                      ;
; C3_PH                         ; 0                                    ; Untyped                                      ;
; C4_PH                         ; 0                                    ; Untyped                                      ;
; C5_PH                         ; 0                                    ; Untyped                                      ;
; C6_PH                         ; 0                                    ; Untyped                                      ;
; C7_PH                         ; 0                                    ; Untyped                                      ;
; C8_PH                         ; 0                                    ; Untyped                                      ;
; C9_PH                         ; 0                                    ; Untyped                                      ;
; L0_HIGH                       ; 1                                    ; Untyped                                      ;
; L1_HIGH                       ; 1                                    ; Untyped                                      ;
; G0_HIGH                       ; 1                                    ; Untyped                                      ;
; G1_HIGH                       ; 1                                    ; Untyped                                      ;
; G2_HIGH                       ; 1                                    ; Untyped                                      ;
; G3_HIGH                       ; 1                                    ; Untyped                                      ;
; E0_HIGH                       ; 1                                    ; Untyped                                      ;
; E1_HIGH                       ; 1                                    ; Untyped                                      ;
; E2_HIGH                       ; 1                                    ; Untyped                                      ;
; E3_HIGH                       ; 1                                    ; Untyped                                      ;
; L0_LOW                        ; 1                                    ; Untyped                                      ;
; L1_LOW                        ; 1                                    ; Untyped                                      ;
; G0_LOW                        ; 1                                    ; Untyped                                      ;
; G1_LOW                        ; 1                                    ; Untyped                                      ;
; G2_LOW                        ; 1                                    ; Untyped                                      ;
; G3_LOW                        ; 1                                    ; Untyped                                      ;
; E0_LOW                        ; 1                                    ; Untyped                                      ;
; E1_LOW                        ; 1                                    ; Untyped                                      ;
; E2_LOW                        ; 1                                    ; Untyped                                      ;
; E3_LOW                        ; 1                                    ; Untyped                                      ;
; L0_INITIAL                    ; 1                                    ; Untyped                                      ;
; L1_INITIAL                    ; 1                                    ; Untyped                                      ;
; G0_INITIAL                    ; 1                                    ; Untyped                                      ;
; G1_INITIAL                    ; 1                                    ; Untyped                                      ;
; G2_INITIAL                    ; 1                                    ; Untyped                                      ;
; G3_INITIAL                    ; 1                                    ; Untyped                                      ;
; E0_INITIAL                    ; 1                                    ; Untyped                                      ;
; E1_INITIAL                    ; 1                                    ; Untyped                                      ;
; E2_INITIAL                    ; 1                                    ; Untyped                                      ;
; E3_INITIAL                    ; 1                                    ; Untyped                                      ;
; L0_MODE                       ; BYPASS                               ; Untyped                                      ;
; L1_MODE                       ; BYPASS                               ; Untyped                                      ;
; G0_MODE                       ; BYPASS                               ; Untyped                                      ;
; G1_MODE                       ; BYPASS                               ; Untyped                                      ;
; G2_MODE                       ; BYPASS                               ; Untyped                                      ;
; G3_MODE                       ; BYPASS                               ; Untyped                                      ;
; E0_MODE                       ; BYPASS                               ; Untyped                                      ;
; E1_MODE                       ; BYPASS                               ; Untyped                                      ;
; E2_MODE                       ; BYPASS                               ; Untyped                                      ;
; E3_MODE                       ; BYPASS                               ; Untyped                                      ;
; L0_PH                         ; 0                                    ; Untyped                                      ;
; L1_PH                         ; 0                                    ; Untyped                                      ;
; G0_PH                         ; 0                                    ; Untyped                                      ;
; G1_PH                         ; 0                                    ; Untyped                                      ;
; G2_PH                         ; 0                                    ; Untyped                                      ;
; G3_PH                         ; 0                                    ; Untyped                                      ;
; E0_PH                         ; 0                                    ; Untyped                                      ;
; E1_PH                         ; 0                                    ; Untyped                                      ;
; E2_PH                         ; 0                                    ; Untyped                                      ;
; E3_PH                         ; 0                                    ; Untyped                                      ;
; M_PH                          ; 0                                    ; Untyped                                      ;
; C1_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C2_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C3_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C4_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C5_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C6_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C7_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C8_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C9_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; CLK0_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK1_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK2_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK3_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK4_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK5_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK6_COUNTER                  ; E0                                   ; Untyped                                      ;
; CLK7_COUNTER                  ; E1                                   ; Untyped                                      ;
; CLK8_COUNTER                  ; E2                                   ; Untyped                                      ;
; CLK9_COUNTER                  ; E3                                   ; Untyped                                      ;
; L0_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; L1_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G0_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G1_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G2_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G3_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E0_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E1_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E2_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E3_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; M_TIME_DELAY                  ; 0                                    ; Untyped                                      ;
; N_TIME_DELAY                  ; 0                                    ; Untyped                                      ;
; EXTCLK3_COUNTER               ; E3                                   ; Untyped                                      ;
; EXTCLK2_COUNTER               ; E2                                   ; Untyped                                      ;
; EXTCLK1_COUNTER               ; E1                                   ; Untyped                                      ;
; EXTCLK0_COUNTER               ; E0                                   ; Untyped                                      ;
; ENABLE0_COUNTER               ; L0                                   ; Untyped                                      ;
; ENABLE1_COUNTER               ; L0                                   ; Untyped                                      ;
; CHARGE_PUMP_CURRENT           ; 2                                    ; Untyped                                      ;
; LOOP_FILTER_R                 ;  1.000000                            ; Untyped                                      ;
; LOOP_FILTER_C                 ; 5                                    ; Untyped                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                 ; Untyped                                      ;
; LOOP_FILTER_R_BITS            ; 9999                                 ; Untyped                                      ;
; LOOP_FILTER_C_BITS            ; 9999                                 ; Untyped                                      ;
; VCO_POST_SCALE                ; 0                                    ; Untyped                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                           ; Untyped                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK0                     ; PORT_USED                            ; Untyped                                      ;
; PORT_CLK1                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK2                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK3                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK4                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK5                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK6                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK7                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK8                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK9                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_INCLK0                   ; PORT_USED                            ; Untyped                                      ;
; PORT_FBIN                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_ARESET                   ; PORT_USED                            ; Untyped                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_LOCKED                   ; PORT_USED                            ; Untyped                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; M_TEST_SOURCE                 ; 5                                    ; Untyped                                      ;
; C0_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C1_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C2_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C3_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C4_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C5_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C6_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C7_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C8_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C9_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; CBXI_PARAMETER                ; NOTHING                              ; Untyped                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                 ; Untyped                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                                    ; Untyped                                      ;
; WIDTH_CLOCK                   ; 6                                    ; Untyped                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                    ; Untyped                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                  ; Untyped                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                         ; Untyped                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                               ; Untyped                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                  ; Untyped                                      ;
; AUTO_CARRY_CHAINS             ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS           ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                  ; IGNORE_CASCADE                               ;
+-------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; wordsize       ; 7     ; Untyped                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst8 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 32    ; Untyped                                                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 6     ; Untyped                                                                                                                                         ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 6     ; Untyped                                                                                                                                        ;
; constantvalue  ; 32    ; Untyped                                                                                                                                        ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                               ; Type                                                                                                                                                                         ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17                                  ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED                              ; Untyped                                                                                                                                                                      ;
; LPM_DIRECTION          ; ADD                                 ; Untyped                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO                                  ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0                                   ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5                                   ; Untyped                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0                                   ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5                                   ; Untyped                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1                                   ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL                              ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48                                  ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E                        ; Untyped                                                                                                                                                                      ;
; USE_WYS                ; OFF                                 ; Untyped                                                                                                                                                                      ;
; STYLE                  ; FAST                                ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; wb_audioStream_channelAdder_add_sub ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON                                  ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF                                 ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON                                  ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF                                 ; IGNORE_CASCADE                                                                                                                                                               ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_active_low ; true  ; Untyped                                                                                                                                  ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8 ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                                                          ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; gclk_speed_mhz         ; 11.2869 ; Untyped                                                                                                                       ;
; clock_on_rising_flank  ; true    ; Untyped                                                                                                                       ;
; reset_active_low       ; true    ; Untyped                                                                                                                       ;
; write_active_low       ; true    ; Untyped                                                                                                                       ;
; sclk_min_low_time_ns   ; 600     ; Untyped                                                                                                                       ;
; sclk_min_high_time_ns  ; 1300    ; Untyped                                                                                                                       ;
; datasetup_min_time_ns  ; 300     ; Untyped                                                                                                                       ;
; datahold_min_time_ns   ; 100     ; Untyped                                                                                                                       ;
; min_start_hold_time_ns ; 600     ; Untyped                                                                                                                       ;
; min_stop_hold_time_ns  ; 600     ; Untyped                                                                                                                       ;
; min_idle_time_ns       ; 10000   ; Untyped                                                                                                                       ;
; max_slave_sclk_hold    ; 1200    ; Untyped                                                                                                                       ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 7     ; Untyped                                                                                                                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26 ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                  ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; register_width          ; 9     ; Untyped                                                                                                                               ;
; register_depth          ; 10    ; Untyped                                                                                                                               ;
; addr_bus_width          ; 4     ; Untyped                                                                                                                               ;
; write_enable_active_low ; false ; Untyped                                                                                                                               ;
; clock_on_rising_flank   ; true  ; Untyped                                                                                                                               ;
; reset_active_low        ; true  ; Untyped                                                                                                                               ;
; load_file_on_reset      ;       ; Untyped                                                                                                                               ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Untyped                                                                                                                                     ;
; constantvalue  ; 52    ; Untyped                                                                                                                                     ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Untyped                                                                                               ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 0     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 1     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 4     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 2     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 3     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 0     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Untyped                                                                                    ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 5     ; Untyped                                                                                                         ;
; constantvalue  ; 30    ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 5     ; Untyped                                                                                                          ;
; constantvalue  ; 31    ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 9     ; Untyped                                                                                                          ;
; constantvalue  ; 0     ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTH              ; 4            ; Signed Integer                                                                                                              ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_13j     ; Untyped                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                          ;
; LPM_DIRECTION          ; RIGHT        ; Untyped                                                                                                                                 ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; busWidth       ; 32    ; Untyped                                                                                                                              ;
; shorten        ; 8     ; Untyped                                                                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Untyped                                                                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Untyped                                                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 23    ; Untyped                                                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Signed Integer                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                      ;
; LPM_FFTYPE             ; DFF          ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                    ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_55i  ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                           ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                          ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                                                                 ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH              ; 4            ; Signed Integer                                                                                                             ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                    ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                    ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                    ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                         ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                    ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_lhj     ; Untyped                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; widthin        ; 4     ; Untyped                                                                                                                           ;
; widthout       ; 16    ; Untyped                                                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 32           ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                      ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_vgj     ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                         ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ofn     ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                      ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; busWidth       ; 40    ; Untyped                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 40           ; Signed Integer                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                             ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_ing     ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 40           ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                              ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_6ai  ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                          ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                                                          ;
; LPM_WIDTHP                                     ; 40           ; Signed Integer                                                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_mfn     ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4            ; Signed Integer                                                                                                                           ;
; LPM_DECODES            ; 16           ; Signed Integer                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER         ; decode_ucf   ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2 ;
+----------------+---------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                     ;
+----------------+---------------------------------+----------------------------------------------------------+
; INIT_FILE      ; DE2_115_SOPC_onchip_memory2.hex ; String                                                   ;
+----------------+---------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                           ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                        ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 16                              ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 51200                           ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; WIDTH_B                            ; 1                               ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                        ;
; INIT_FILE                          ; DE2_115_SOPC_onchip_memory2.hex ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 51200                           ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4ch1                 ; Untyped                                                        ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                               ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                               ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                             ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_09h1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                        ; Untyped        ;
; sld_sample_depth                                ; 128                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                     ; String         ;
; sld_inversion_mask_length                       ; 72                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 25           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 50           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 50           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 25           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 50           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 50           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                                                     ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO           ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                           ;
; Entity Instance            ; projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                                          ;
;     -- LPM_NUMWORDS        ; 8192                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                        ;
; Entity Instance                           ; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 10240                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 51200                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                   ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                                                               ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                                                          ;
; Entity Instance                       ; StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component                            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult1                                                       ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult0                                                       ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 25                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 50                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst" ;
+------------------+--------+----------+----------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------+
; sink_error       ; Input  ; Info     ; Stuck at GND                                                                     ;
; fftpts_in[12..0] ; Input  ; Info     ; Stuck at GND                                                                     ;
; fftpts_in[13]    ; Input  ; Info     ; Stuck at VCC                                                                     ;
; inverse          ; Input  ; Info     ; Stuck at GND                                                                     ;
; source_error     ; Output ; Info     ; Explicitly unconnected                                                           ;
; fftpts_out       ; Output ; Info     ; Explicitly unconnected                                                           ;
+------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0" ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------+
; ci_master_dataa     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; ci_slave_clk        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; ci_slave_clken      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; ci_slave_reset_req  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; ci_slave_reset      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; ci_slave_start      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; ci_slave_done       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|altera_customins_master_translator:cpu_custom_instruction_master_translator" ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                     ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------+
; ci_slave_multi_clk        ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_reset      ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_clken      ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_reset_req  ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_start      ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_done       ; Output ; Info     ; Explicitly unconnected                                                      ;
; ci_slave_multi_dataa      ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_datab      ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_result     ; Output ; Info     ; Explicitly unconnected                                                      ;
; ci_slave_multi_n          ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_readra     ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_readrb     ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_writerc    ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_a          ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_b          ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_multi_c          ; Input  ; Info     ; Stuck at GND                                                                ;
; multi_ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                ;
; multi_ci_master_dataa     ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_result    ; Input  ; Info     ; Stuck at GND                                                                ;
; multi_ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                      ;
; multi_ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                      ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic"                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|getIndex_Custom_Instruction:getindex_ci_0" ;
+--------+--------+----------+--------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                      ;
+--------+--------+----------+--------------------------------------------------------------+
; start  ; Input  ; Info     ; Explicitly unconnected                                       ;
; done   ; Output ; Info     ; Explicitly unconnected                                       ;
; clk_en ; Input  ; Info     ; Explicitly unconnected                                       ;
+--------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu"                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; E_ci_combo_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu" ;
+---------------------+--------+----------+----------------------------+
; Port                ; Type   ; Severity ; Details                    ;
+---------------------+--------+----------+----------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected     ;
+---------------------+--------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; enable    ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; msb_first ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sdi       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                    ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                            ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; on            ; Input ; Info     ; Stuck at VCC                                                                                       ;
; back_light_on ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 208                         ;
; cycloneiii_ff         ; 15060                       ;
;     CLR               ; 659                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 97                          ;
;     ENA               ; 5139                        ;
;     ENA CLR           ; 3231                        ;
;     ENA CLR SCLR      ; 381                         ;
;     ENA CLR SCLR SLD  ; 60                          ;
;     ENA CLR SLD       ; 310                         ;
;     ENA SCLR          ; 4191                        ;
;     ENA SCLR SLD      ; 210                         ;
;     ENA SLD           ; 172                         ;
;     SCLR              ; 147                         ;
;     SLD               ; 18                          ;
;     plain             ; 430                         ;
; cycloneiii_io_obuf    ; 11                          ;
; cycloneiii_lcell_comb ; 18134                       ;
;     arith             ; 4478                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1838                        ;
;         3 data inputs ; 2638                        ;
;     normal            ; 13656                       ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 248                         ;
;         2 data inputs ; 5200                        ;
;         3 data inputs ; 3612                        ;
;         4 data inputs ; 4578                        ;
; cycloneiii_mac_mult   ; 58                          ;
; cycloneiii_mac_out    ; 58                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 1474                        ;
;                       ;                             ;
; Max LUT depth         ; 13.20                       ;
; Average LUT depth     ; 2.33                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 169                                                    ;
; cycloneiii_ff         ; 476                                                    ;
;     CLR               ; 51                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 108                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 9                                                      ;
;     plain             ; 161                                                    ;
; cycloneiii_lcell_comb ; 347                                                    ;
;     arith             ; 66                                                     ;
;         2 data inputs ; 65                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 281                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 20                                                     ;
;         3 data inputs ; 97                                                     ;
;         4 data inputs ; 153                                                    ;
; cycloneiii_ram_block  ; 17                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.93                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 371                                      ;
; cycloneiii_ff         ; 122                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 17                                       ;
;     ENA CLR           ; 60                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 225                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 216                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 66                                       ;
;         4 data inputs ; 116                                      ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.18                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:01:20     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                        ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                 ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; CLOCK_50             ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                      ;
; audioDataOut         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[0]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[0]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[10]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[10]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[11]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[11]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[12]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[12]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[13]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[13]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[14]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[14]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[15]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[15]     ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[1]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[1]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[2]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[2]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[3]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[3]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[4]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[4]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[5]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[5]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[6]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[6]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[7]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[7]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[8]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[8]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[9]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; audioDataOut[9]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 03 09:41:46 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v
    Info (12023): Found entity 1: DE2_115_SOPC File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_SOPC_irq_mapper File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v
    Info (12023): Found entity 1: DE2_115_SOPC_pio_led File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v
    Info (12023): Found entity 1: DE2_115_SOPC_onchip_memory2 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v
    Info (12023): Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE2_115_SOPC_jtag_uart File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/getindex_custom_instruction.v
    Info (12023): Found entity 1: getIndex_Custom_Instruction File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: DE2_115_SOPC_cpu_cpu File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/fftblock.v
    Info (12023): Found entity 1: FFTBlock File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/FFTBlock.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fftblock) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fftblock) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fftblock) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fftblock) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fftblock/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fftblock) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fftblock) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/fftblock_fft_ii_0.sv
    Info (12023): Found entity 1: FFTBlock_fft_ii_0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_wrapper_tb.sv
    Info (12023): Found entity 1: magnitude_wrapper_suite File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_wrapper.v
    Info (12023): Found entity 1: magnitude_wrapper File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_tb.sv
    Info (12023): Found entity 1: magnitude_suite File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_fsm.v
    Info (12023): Found entity 1: magnitude_fsm File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file magnitude.v
    Info (12023): Found entity 1: magnitude File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_wrapper.v
    Info (12023): Found entity 1: fft_wrapper File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_sink_interface_tb.sv
    Info (12023): Found entity 1: fft_sink_interface_suite File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_sink_interface_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fft_sink_interface.v
    Info (12023): Found entity 1: fft_sink_interface File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_sink_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftreqisterfft.v
    Info (12023): Found entity 1: shiftReqisterFFT File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifotofft_tb.sv
    Info (12023): Found entity 1: FIFOToFFT_suite File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FIFOToFFT_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifotofft.v
    Info (12023): Found entity 1: FIFOToFFT File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FIFOToFFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codectofifo.v
    Info (12023): Found entity 1: CODECToFIFO File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/CODECToFIFO.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: DeBounce-behav File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd Line: 13
    Info (12023): Found entity 1: DeBounce File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lab5.bdf
    Info (12023): Found entity 1: Lab5
Info (12021): Found 1 design units, including 1 entities, in source file wb_processor.bdf
    Info (12023): Found entity 1: wb_processor
Info (12021): Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd
    Info (12022): Found design unit 1: wb_cpu_package File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_package.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd
    Info (12022): Found design unit 1: wb_cpu_regfile-regfile_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_regfile.vhd Line: 54
    Info (12023): Found entity 1: wb_cpu_regfile File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_regfile.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd
    Info (12022): Found design unit 1: wb_cpu_alu-alu_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_alu File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd
    Info (12022): Found design unit 1: wb_cpu_control-control_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd Line: 43
    Info (12023): Found entity 1: wb_cpu_control File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd
    Info (12022): Found design unit 1: wb_cpu_io-io_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd Line: 49
    Info (12023): Found entity 1: wb_cpu_io File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd
    Info (12022): Found design unit 1: wb_cpu_mem-mem_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 40
    Info (12023): Found entity 1: wb_cpu_mem File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd
    Info (12022): Found design unit 1: wb_cpu_programcounter-programcounter_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_programcounter.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_programcounter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_programcounter.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file mul_fsm.vhd
    Info (12022): Found design unit 1: mul_fsm-fsm_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_fsm.vhd Line: 52
    Info (12023): Found entity 1: mul_fsm File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_fsm.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd
    Info (12022): Found design unit 1: wb_hexTo7segAll-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd Line: 20
    Info (12023): Found entity 1: wb_hexTo7segAll File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd
    Info (12022): Found design unit 1: wb_hexTo7segOne-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segOne.vhd Line: 17
    Info (12023): Found entity 1: wb_hexTo7segOne File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segOne.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file asyncfifo.v
    Info (12023): Found entity 1: AsyncFIFO File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file projectdesign.bdf
    Info (12023): Found entity 1: projectDesign
Info (12021): Found 1 design units, including 1 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file project.sv
    Info (12023): Found entity 1: project_suite File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.sv Line: 3
Info (12127): Elaborating entity "Lab5" for the top level hierarchy
Warning (12125): Using design file wb_niosprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 32 design units and 16 entities in project
    Info (12022): Found design unit 1: A_reg_pio_s1_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 57
    Info (12022): Found design unit 2: B_reg_pio_s1_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 294
    Info (12022): Found design unit 3: Dbg_pc_s1_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 534
    Info (12022): Found design unit 4: Dbg_reg_s1_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 779
    Info (12022): Found design unit 5: Dbg_reg_set_s1_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1021
    Info (12022): Found design unit 6: character_lcd_avalon_lcd_slave_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1262
    Info (12022): Found design unit 7: wb_NiosProcessor_reset_clk_domain_synch_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1493
    Info (12022): Found design unit 8: cpu_jtag_debug_module_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1588
    Info (12022): Found design unit 9: cpu_data_master_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2041
    Info (12022): Found design unit 10: cpu_instruction_master_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2149
    Info (12022): Found design unit 11: jtag_uart_avalon_jtag_slave_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2347
    Info (12022): Found design unit 12: onchip_mem_s1_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2614
    Info (12022): Found design unit 13: ps2_keyboard_avalon_PS2_slave_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3041
    Info (12022): Found design unit 14: sys_clk_timer_s1_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3317
    Info (12022): Found design unit 15: sysid_control_slave_arbitrator-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3554
    Info (12022): Found design unit 16: wb_NiosProcessor-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3796
    Info (12023): Found entity 1: A_reg_pio_s1_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 31
    Info (12023): Found entity 2: B_reg_pio_s1_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 268
    Info (12023): Found entity 3: Dbg_pc_s1_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 505
    Info (12023): Found entity 4: Dbg_reg_s1_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 750
    Info (12023): Found entity 5: Dbg_reg_set_s1_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 995
    Info (12023): Found entity 6: character_lcd_avalon_lcd_slave_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1232
    Info (12023): Found entity 7: wb_NiosProcessor_reset_clk_domain_synch_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1480
    Info (12023): Found entity 8: cpu_jtag_debug_module_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1545
    Info (12023): Found entity 9: cpu_data_master_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1946
    Info (12023): Found entity 10: cpu_instruction_master_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2119
    Info (12023): Found entity 11: jtag_uart_avalon_jtag_slave_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2310
    Info (12023): Found entity 12: onchip_mem_s1_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2576
    Info (12023): Found entity 13: ps2_keyboard_avalon_PS2_slave_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3006
    Info (12023): Found entity 14: sys_clk_timer_s1_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3287
    Info (12023): Found entity 15: sysid_control_slave_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3532
    Info (12023): Found entity 16: wb_NiosProcessor File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3760
Info (12128): Elaborating entity "wb_NiosProcessor" for hierarchy "wb_NiosProcessor:inst"
Info (12128): Elaborating entity "A_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4711
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(50): used implicit default value for signal "cpu_data_master_read_data_valid_A_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 50
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file a_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: A_reg_pio-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/a_reg_pio.vhd Line: 42
    Info (12023): Found entity 1: A_reg_pio File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/a_reg_pio.vhd Line: 26
Info (12128): Elaborating entity "A_reg_pio" for hierarchy "wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4734
Info (12128): Elaborating entity "B_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4747
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(287): used implicit default value for signal "cpu_data_master_read_data_valid_B_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 287
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file b_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: B_reg_pio-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/b_reg_pio.vhd Line: 42
    Info (12023): Found entity 1: B_reg_pio File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/b_reg_pio.vhd Line: 26
Info (12128): Elaborating entity "B_reg_pio" for hierarchy "wb_NiosProcessor:inst|B_reg_pio:the_B_reg_pio" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4770
Info (12128): Elaborating entity "Dbg_pc_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4783
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(527): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_pc_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 527
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file dbg_pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Dbg_pc-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_pc.vhd Line: 43
    Info (12023): Found entity 1: Dbg_pc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_pc.vhd Line: 26
Info (12128): Elaborating entity "Dbg_pc" for hierarchy "wb_NiosProcessor:inst|Dbg_pc:the_Dbg_pc" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4809
Info (12128): Elaborating entity "Dbg_reg_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4823
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(772): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_reg_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 772
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file dbg_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Dbg_reg-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg.vhd Line: 43
    Info (12023): Found entity 1: Dbg_reg File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg.vhd Line: 26
Info (12128): Elaborating entity "Dbg_reg" for hierarchy "wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4849
Info (12128): Elaborating entity "Dbg_reg_set_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4863
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1014): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_reg_set_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1014
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file dbg_reg_set.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Dbg_reg_set-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg_set.vhd Line: 42
    Info (12023): Found entity 1: Dbg_reg_set File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg_set.vhd Line: 26
Info (12128): Elaborating entity "Dbg_reg_set" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_set:the_Dbg_reg_set" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4886
Info (12128): Elaborating entity "character_lcd_avalon_lcd_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4899
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1255): used implicit default value for signal "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1255
Info (12128): Elaborating entity "wb_NiosProcessor_reset_clk_domain_synch_module" for hierarchy "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4928
Warning (12125): Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: character_lcd File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/character_lcd.v Line: 9
Info (12128): Elaborating entity "character_lcd" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4941
Warning (12125): Using design file altera_up_character_lcd_communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Character_LCD_Communication File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_character_lcd_communication.v Line: 10
Info (12128): Elaborating entity "Altera_UP_Character_LCD_Communication" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/character_lcd.v Line: 384
Warning (12125): Using design file altera_up_character_lcd_initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Character_LCD_Initialization File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_character_lcd_initialization.v Line: 11
Info (12128): Elaborating entity "Altera_UP_Character_LCD_Initialization" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/character_lcd.v Line: 402
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 4962
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1566): used implicit default value for signal "cpu_data_master_read_data_valid_cpu_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 1566
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5002
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5094
Info (12021): Found 52 design units, including 26 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu_ic_data_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 51
    Info (12022): Found design unit 2: cpu_ic_tag_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 151
    Info (12022): Found design unit 3: cpu_register_bank_a_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 253
    Info (12022): Found design unit 4: cpu_register_bank_b_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 355
    Info (12022): Found design unit 5: cpu_nios2_oci_debug-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 461
    Info (12022): Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 575
    Info (12022): Found design unit 7: cpu_nios2_ocimem-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 713
    Info (12022): Found design unit 8: cpu_nios2_avalon_reg-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 874
    Info (12022): Found design unit 9: cpu_nios2_oci_break-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 990
    Info (12022): Found design unit 10: cpu_nios2_oci_xbrk-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1462
    Info (12022): Found design unit 11: cpu_nios2_oci_match_paired-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1659
    Info (12022): Found design unit 12: cpu_nios2_oci_match_single-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1698
    Info (12022): Found design unit 13: cpu_nios2_oci_dbrk-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1764
    Info (12022): Found design unit 14: cpu_nios2_oci_itrace-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2017
    Info (12022): Found design unit 15: cpu_nios2_oci_td_mode-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2227
    Info (12022): Found design unit 16: cpu_nios2_oci_dtrace-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2312
    Info (12022): Found design unit 17: cpu_nios2_oci_compute_tm_count-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2410
    Info (12022): Found design unit 18: cpu_nios2_oci_fifowp_inc-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2488
    Info (12022): Found design unit 19: cpu_nios2_oci_fifocount_inc-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2537
    Info (12022): Found design unit 20: cpu_nios2_oci_fifo-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2594
    Info (12022): Found design unit 21: cpu_nios2_oci_pib-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3039
    Info (12022): Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3127
    Info (12022): Found design unit 23: cpu_nios2_oci_im-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3262
    Info (12022): Found design unit 24: cpu_nios2_performance_monitors-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3405
    Info (12022): Found design unit 25: cpu_nios2_oci-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3479
    Info (12022): Found design unit 26: cpu-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4337
    Info (12023): Found entity 1: cpu_ic_data_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 32
    Info (12023): Found entity 2: cpu_ic_tag_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 132
    Info (12023): Found entity 3: cpu_register_bank_a_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 234
    Info (12023): Found entity 4: cpu_register_bank_b_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 336
    Info (12023): Found entity 5: cpu_nios2_oci_debug File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 432
    Info (12023): Found entity 6: cpu_ociram_lpm_dram_bdp_component_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 550
    Info (12023): Found entity 7: cpu_nios2_ocimem File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 688
    Info (12023): Found entity 8: cpu_nios2_avalon_reg File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 849
    Info (12023): Found entity 9: cpu_nios2_oci_break File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 942
    Info (12023): Found entity 10: cpu_nios2_oci_xbrk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1431
    Info (12023): Found entity 11: cpu_nios2_oci_match_paired File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1643
    Info (12023): Found entity 12: cpu_nios2_oci_match_single File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1683
    Info (12023): Found entity 13: cpu_nios2_oci_dbrk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1722
    Info (12023): Found entity 14: cpu_nios2_oci_itrace File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1974
    Info (12023): Found entity 15: cpu_nios2_oci_td_mode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2216
    Info (12023): Found entity 16: cpu_nios2_oci_dtrace File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2292
    Info (12023): Found entity 17: cpu_nios2_oci_compute_tm_count File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2397
    Info (12023): Found entity 18: cpu_nios2_oci_fifowp_inc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2475
    Info (12023): Found entity 19: cpu_nios2_oci_fifocount_inc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2523
    Info (12023): Found entity 20: cpu_nios2_oci_fifo File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2574
    Info (12023): Found entity 21: cpu_nios2_oci_pib File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3024
    Info (12023): Found entity 22: cpu_traceram_lpm_dram_bdp_component_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3103
    Info (12023): Found entity 23: cpu_nios2_oci_im File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3236
    Info (12023): Found entity 24: cpu_nios2_performance_monitors File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3401
    Info (12023): Found entity 25: cpu_nios2_oci File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3426
    Info (12023): Found entity 26: cpu File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4301
Info (12128): Elaborating entity "cpu" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5121
Warning (12125): Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_test_bench-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_test_bench.vhd Line: 80
    Info (12023): Found entity 1: cpu_test_bench File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_test_bench.vhd Line: 29
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 5697
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 6579
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 83
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 83
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf
    Info (12023): Found entity 1: altsyncram_udd1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_udd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_udd1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 6651
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 184
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 184
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 184
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf
    Info (12023): Found entity 1: altsyncram_i2g1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_i2g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i2g1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 7248
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 286
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 286
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 286
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrf1.tdf
    Info (12023): Found entity 1: altsyncram_lrf1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_lrf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lrf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 7264
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 388
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 388
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 388
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrf1.tdf
    Info (12023): Found entity 1: altsyncram_mrf1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_mrf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mrf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 7642
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3937
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3963
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 800
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 624
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 624
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 624
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info (12023): Found entity 1: altsyncram_f572 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_f572.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f572" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3985
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4007
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4052
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4080
Info (12128): Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1830
Info (12128): Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 1843
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4119
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4159
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2342
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4176
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2722
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2733
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 2743
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4193
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4205
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3339
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3174
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3174
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 3174
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_wrapper-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 71
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd Line: 4231
Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 306
Warning (12125): Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_tck-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_tck.vhd Line: 66
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_tck.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 196
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_sysclk-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_sysclk.vhd Line: 54
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_sysclk.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 233
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 300
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 300
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd Line: 300
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5154
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(2329): used implicit default value for signal "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 2329
Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_log_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 40
    Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 237
    Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 310
    Info (12022): Found design unit 4: jtag_uart_drom_module-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 449
    Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 835
    Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 952
    Info (12022): Found design unit 7: jtag_uart-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 1098
    Info (12023): Found entity 1: jtag_uart_log_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 29
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 221
    Info (12023): Found entity 3: jtag_uart_scfifo_w File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 292
    Info (12023): Found entity 4: jtag_uart_drom_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 430
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 819
    Info (12023): Found entity 6: jtag_uart_scfifo_r File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 933
    Info (12023): Found entity 7: jtag_uart File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 1075
Info (12128): Elaborating entity "jtag_uart" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5188
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 1200
Info (12128): Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 385
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 385
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 385
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 1215
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 1353
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 1353
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd Line: 1353
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5206
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: onchip_mem-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd Line: 49
    Info (12023): Found entity 1: onchip_mem File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd Line: 32
Info (12128): Elaborating entity "onchip_mem" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5241
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd Line: 140
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd Line: 140
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqb1.tdf
    Info (12023): Found entity 1: altsyncram_aqb1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_aqb1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_aqb1" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|decode_jsa:decode3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_aqb1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|mux_gob:mux2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_aqb1.tdf Line: 44
Info (12128): Elaborating entity "ps2_keyboard_avalon_PS2_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5255
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ps2_keyboard-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/ps2_keyboard.vhd Line: 48
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/ps2_keyboard.vhd Line: 26
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5287
Warning (12125): Using design file altera_up_avalon_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Avalon_PS2 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v Line: 19
Info (12128): Elaborating entity "Altera_UP_Avalon_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/ps2_keyboard.vhd Line: 77
Warning (12125): Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2.v Line: 9
Info (12128): Elaborating entity "Altera_UP_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v Line: 179
Warning (12125): Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2_data_in.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2.v Line: 222
Warning (12125): Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2_command_out.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2.v Line: 242
Info (12128): Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v Line: 205
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v Line: 205
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v Line: 205
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf
    Info (12023): Found entity 1: scfifo_f041 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_f041.tdf Line: 24
Info (12128): Elaborating entity "scfifo_f041" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf
    Info (12023): Found entity 1: a_dpfifo_2o31 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_2o31" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_f041.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf
    Info (12023): Found entity 1: altsyncram_7bh1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_7bh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7bh1" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ls8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:almost_full_comparer" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:three_comparison" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf
    Info (12023): Found entity 1: cntr_da7 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_da7.tdf Line: 25
Info (12128): Elaborating entity "cntr_da7" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_1ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf Line: 58
Info (12128): Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5306
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3303): used implicit default value for signal "cpu_data_master_read_data_valid_sys_clk_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3303
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sys_clk_timer-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sys_clk_timer.vhd Line: 43
    Info (12023): Found entity 1: sys_clk_timer File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sys_clk_timer.vhd Line: 26
Info (12128): Elaborating entity "sys_clk_timer" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5333
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5347
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3545): used implicit default value for signal "cpu_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 3545
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sysid.vhd Line: 37
    Info (12023): Found entity 1: sysid File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sysid.vhd Line: 26
Info (12128): Elaborating entity "sysid" for hierarchy "wb_NiosProcessor:inst|sysid:the_sysid" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd Line: 5366
Warning (12125): Using design file wb_clkgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_clkGenerator
Info (12128): Elaborating entity "wb_clkGenerator" for hierarchy "wb_clkGenerator:inst4"
Warning (12125): Using design file wb_clkgeneratorpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_clkgeneratorpll-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd Line: 53
    Info (12023): Found entity 1: wb_clkGeneratorPLL File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd Line: 42
Info (12128): Elaborating entity "wb_clkGeneratorPLL" for hierarchy "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd Line: 140
Info (12133): Instantiated megafunction "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd Line: 140
    Info (12134): Parameter "clk0_divide_by" = "500000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "112829"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_counter" = "50000"
    Info (12134): Parameter "gate_lock_signal" = "YES"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=wb_clkGeneratorPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (12125): Using design file wb_block_oneshotdowncounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_oneShotDownCounter-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_oneshotdowncounter.vhd Line: 65
    Info (12023): Found entity 1: wb_block_oneShotDownCounter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_oneshotdowncounter.vhd Line: 48
Info (12128): Elaborating entity "wb_block_oneShotDownCounter" for hierarchy "wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2"
Info (12128): Elaborating entity "wb_processor" for hierarchy "wb_processor:inst7"
Info (12128): Elaborating entity "wb_cpu_io" for hierarchy "wb_processor:inst7|wb_cpu_io:inst5"
Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(127): signal "key1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd Line: 127
Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(132): signal "key2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd Line: 132
Info (12128): Elaborating entity "wb_cpu_control" for hierarchy "wb_processor:inst7|wb_cpu_control:inst3"
Warning (10492): VHDL Process Statement warning at wb_cpu_control.vhd(111): signal "status_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd Line: 111
Info (12128): Elaborating entity "wb_cpu_mem" for hierarchy "wb_processor:inst7|wb_cpu_mem:inst1"
Warning (10631): VHDL Process Statement warning at wb_cpu_mem.vhd(53): inferring latch(es) for signal or variable "mem_storage", which holds its previous value in one or more paths through the process File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][0]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][1]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][2]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][3]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][4]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][5]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][6]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][7]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][8]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][9]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][10]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][11]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][12]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][13]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][14]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][15]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][16]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][17]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][18]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][19]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][20]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][21]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][22]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][23]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][24]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][25]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][26]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][27]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][28]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][29]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][30]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][31]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][0]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][1]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][2]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][3]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][4]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][5]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][6]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][7]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][8]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][9]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][10]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][11]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][12]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][13]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][14]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][15]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][16]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][17]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][18]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][19]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][20]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][21]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][22]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][23]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][24]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][25]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][26]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][27]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][28]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][29]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][30]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][31]" at wb_cpu_mem.vhd(53) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 53
Info (12128): Elaborating entity "wb_cpu_programcounter" for hierarchy "wb_processor:inst7|wb_cpu_programcounter:inst"
Info (12128): Elaborating entity "wb_cpu_alu" for hierarchy "wb_processor:inst7|wb_cpu_alu:inst7"
Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(94): signal "alu_in_a_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 94
Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(95): signal "alu_in_b_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 95
Warning (10631): VHDL Process Statement warning at wb_cpu_alu.vhd(59): inferring latch(es) for signal or variable "alu_out_i", which holds its previous value in one or more paths through the process File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 59
Info (10041): Inferred latch for "alu_out_i[8]" at wb_cpu_alu.vhd(59) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 59
Info (12128): Elaborating entity "wb_cpu_regfile" for hierarchy "wb_processor:inst7|wb_cpu_regfile:inst2"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_processor:inst7|BUSMUX:inst8"
Info (12130): Elaborated megafunction instantiation "wb_processor:inst7|BUSMUX:inst8"
Info (12133): Instantiated megafunction "wb_processor:inst7|BUSMUX:inst8" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000", which is child of megafunction instantiation "wb_processor:inst7|BUSMUX:inst8" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_erc.tdf
    Info (12023): Found entity 1: mux_erc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_erc.tdf Line: 22
Info (12128): Elaborating entity "mux_erc" for hierarchy "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000|mux_erc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "DeBounce" for hierarchy "DeBounce:inst3"
Info (12128): Elaborating entity "21mux" for hierarchy "21mux:inst6"
Info (12130): Elaborated megafunction instantiation "21mux:inst6"
Warning (12125): Using design file wb_audio_advinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audio_AdvInterface
Info (12128): Elaborating entity "wb_audio_AdvInterface" for hierarchy "wb_audio_AdvInterface:inst5"
Warning (12125): Using design file wb_audio_basicinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audio_BasicInterface
Info (12128): Elaborating entity "wb_audio_BasicInterface" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7"
Warning (12125): Using design file wb_audiostream_interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioStream_Interface
Info (12128): Elaborating entity "wb_audioStream_Interface" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2"
Warning (12125): Using design file wb_block_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_serDes-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_serdes.vhd Line: 65
    Info (12023): Found entity 1: wb_block_serDes File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_serdes.vhd Line: 45
Info (12128): Elaborating entity "wb_block_serDes" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9"
Info (12128): Elaborating entity "wb_block_oneShotDownCounter" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10"
Warning (12125): Using design file wb_block_constanttobusbinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_constantToBusBinary-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_constanttobusbinary.vhd Line: 52
    Info (12023): Found entity 1: wb_block_constantToBusBinary File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_constanttobusbinary.vhd Line: 40
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst"
Warning (12125): Using design file wb_audiostream_stereotomono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioStream_stereoToMono
Info (12128): Elaborating entity "wb_audioStream_stereoToMono" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4"
Warning (12125): Using design file wb_audiostream_channeladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audiostream_channeladder-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd Line: 52
    Info (12023): Found entity 1: wb_audioStream_channelAdder File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd Line: 42
Info (12128): Elaborating entity "wb_audioStream_channelAdder" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd Line: 76
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd Line: 76
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd Line: 76
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/wb_audiostream_channeladder_add_sub.v
    Info (12023): Found entity 1: wb_audioStream_channelAdder_add_sub File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/wb_audiostream_channeladder_add_sub.v Line: 29
Info (12128): Elaborating entity "wb_audioStream_channelAdder_add_sub" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component|wb_audioStream_channelAdder_add_sub:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Warning (12125): Using design file wb_audiocfg_cfgctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioCFG_CFGctrl
Info (12128): Elaborating entity "wb_audioCFG_CFGctrl" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1"
Warning (12125): Using design file wb_audiocfg_cfgctrlupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlupdatesm.vhd Line: 55
    Info (12023): Found entity 1: wb_audioCFG_CFGctrlUpdateSM File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlupdatesm.vhd Line: 32
Info (12128): Elaborating entity "wb_audioCFG_CFGctrlUpdateSM" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25"
Warning (12125): Using design file wb_audiocfg_twowiremaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_twoWireMaster-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_twowiremaster.vhd Line: 134
    Info (12023): Found entity 1: wb_audioCFG_twoWireMaster File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_twowiremaster.vhd Line: 101
Info (12128): Elaborating entity "wb_audioCFG_twoWireMaster" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8"
Info (12128): Elaborating entity "wb_block_serDes" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_twowiremaster.vhd Line: 658
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Warning (12125): Using design file wb_audiocfg_cfgctrlregisterbank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd Line: 64
    Info (12023): Found entity 1: wb_audioCFG_CFGctrlRegisterBank File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd Line: 37
Info (12128): Elaborating entity "wb_audioCFG_CFGctrlRegisterBank" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26"
Warning (10296): VHDL warning at wb_audiocfg_cfgctrlregisterbank.vhd(45): ignored assignment of value to null range File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd Line: 45
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24"
Warning (12125): Using design file wb_audiocfg_autoconfigonreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd Line: 50
    Info (12023): Found entity 1: wb_audioCFG_autoConfigOnReset File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd Line: 35
Info (12128): Elaborating entity "wb_audioCFG_autoConfigOnReset" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst"
Warning (12125): Using design file wb_audiocfg_autoupdate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioCFG_autoUpdate
Info (12128): Elaborating entity "wb_audioCFG_autoUpdate" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8"
Warning (12125): Using design file wb_audiocfg_autoupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_autoUpdateSM-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdatesm.vhd Line: 56
    Info (12023): Found entity 1: wb_audioCFG_autoUpdateSM File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdatesm.vhd Line: 35
Info (12128): Elaborating entity "wb_audioCFG_autoUpdateSM" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27"
Warning (12125): Using design file wb_block_busequal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busEqual
Info (12128): Elaborating entity "wb_block_busEqual" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25"
Warning (12125): Using design file wb_block_2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_2-1mux
Info (12128): Elaborating entity "wb_block_2-1mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_2-1mux:inst14"
Warning (12125): Using design file wb_block_busmux_8-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busMux_8-1
Info (12128): Elaborating entity "wb_block_busMux_8-1" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_arc.tdf
    Info (12023): Found entity 1: mux_arc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_arc.tdf Line: 22
Info (12128): Elaborating entity "mux_arc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6"
Info (12128): Elaborating entity "wb_block_busMux_8-1" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6" with the following parameter:
    Info (12134): Parameter "WIDTH" = "9"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_frc.tdf
    Info (12023): Found entity 1: mux_frc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_frc.tdf Line: 22
Info (12128): Elaborating entity "mux_frc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000|mux_frc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19" with the following parameter:
    Info (12134): Parameter "WIDTH" = "5"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_brc.tdf
    Info (12023): Found entity 1: mux_brc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_brc.tdf Line: 22
Info (12128): Elaborating entity "mux_brc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000|mux_brc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11"
Warning (12125): Using design file wb_audio_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audio_bypassMux
Info (12128): Elaborating entity "wb_audio_bypassMux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10" with the following parameter:
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf
    Info (12023): Found entity 1: mux_7rc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_7rc.tdf Line: 22
Info (12128): Elaborating entity "mux_7rc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000|mux_7rc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_tsc.tdf Line: 22
Info (12128): Elaborating entity "mux_tsc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000|mux_tsc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Warning (12125): Using design file studentdesign.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: StudentDesign
Info (12128): Elaborating entity "StudentDesign" for hierarchy "StudentDesign:inst1"
Warning (12125): Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mul
Info (12128): Elaborating entity "mul" for hierarchy "StudentDesign:inst1|mul:inst1"
Warning (12125): Using design file mul_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mul_control
Info (12128): Elaborating entity "mul_control" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5"
Warning (12125): Using design file wb_mul_dvctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_dvCtrl
Info (12128): Elaborating entity "wb_mul_dvCtrl" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dvCtrl:inst3"
Warning (12125): Using design file wb_mul_zero_det.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_zero_det
Info (12128): Elaborating entity "wb_mul_zero_det" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2"
Warning (12125): Using design file wb_mul_dcnt4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_dcnt4
Info (12128): Elaborating entity "wb_mul_dcnt4" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1"
Warning (12125): Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_counter0-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd Line: 53
    Info (12023): Found entity 1: lpm_counter0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd Line: 42
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd Line: 77
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd Line: 77
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_13j.tdf
    Info (12023): Found entity 1: cntr_13j File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_13j.tdf Line: 25
Info (12128): Elaborating entity "cntr_13j" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_13j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "mul_fsm" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|mul_fsm:inst5"
Warning (12125): Using design file wb_mul_shiftreg16right.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_shiftreg16right
Info (12128): Elaborating entity "wb_mul_shiftreg16right" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst"
Warning (12125): Using design file lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_shiftreg0-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd Line: 56
    Info (12023): Found entity 1: lpm_shiftreg0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd Line: 42
Info (12128): Elaborating entity "lpm_shiftreg0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd Line: 82
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "16"
Warning (12125): Using design file mul_data_path.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mul_data_path
Info (12128): Elaborating entity "mul_data_path" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst"
Warning (12125): Using design file wb_mul_outputselector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_outputselector
Info (12128): Elaborating entity "wb_mul_outputselector" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7"
Warning (12125): Using design file wb_acomp_twocomplbitclipping.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_twoComplBitClipping
Info (12128): Elaborating entity "wb_aComp_twoComplBitClipping" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24"
Warning (12125): Using design file wb_block_busand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busAND
Info (12128): Elaborating entity "wb_block_busAND" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9"
Warning (275006): Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string
Warning (12125): Using design file wb_block_busor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busOR
Info (12128): Elaborating entity "wb_block_busOR" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst"
Warning (275006): Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string
Info (12128): Elaborating entity "BUSMUX" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8"
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8"
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8" with the following parameter:
    Info (12134): Parameter "WIDTH" = "23"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000", which is child of megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_rsc.tdf Line: 22
Info (12128): Elaborating entity "mux_rsc" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000|mux_rsc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Warning (12125): Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_dff0-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd Line: 54
    Info (12023): Found entity 1: lpm_dff0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd Line: 42
Info (12128): Elaborating entity "lpm_dff0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd Line: 78
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd Line: 78
    Info (12134): Parameter "lpm_fftype" = "DFF"
    Info (12134): Parameter "lpm_type" = "LPM_FF"
    Info (12134): Parameter "lpm_width" = "32"
Warning (12125): Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_add_sub0-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd Line: 53
    Info (12023): Found entity 1: lpm_add_sub0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd Line: 42
Info (12128): Elaborating entity "lpm_add_sub0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd Line: 78
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd Line: 78
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_55i.tdf
    Info (12023): Found entity 1: add_sub_55i File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_55i.tdf Line: 22
Info (12128): Elaborating entity "add_sub_55i" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_55i:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Warning (12125): Using design file wb_mul_shiftreg32left.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_shiftreg32left
Info (12128): Elaborating entity "wb_mul_shiftreg32left" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst"
Warning (12125): Using design file lpm_shiftreg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_shiftreg1-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd Line: 56
    Info (12023): Found entity 1: lpm_shiftreg1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd Line: 42
Info (12128): Elaborating entity "lpm_shiftreg1" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd Line: 82
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "LEFT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "16"
Warning (12125): Using design file wb_mul_extend16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_extend16
Info (12128): Elaborating entity "wb_mul_extend16" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|wb_mul_extend16:inst5"
Warning (12125): Using design file fact.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fact
Info (12128): Elaborating entity "fact" for hierarchy "StudentDesign:inst1|fact:inst5"
Warning (12125): Using design file wb_filt_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_filt_bypassMux
Info (12128): Elaborating entity "wb_filt_bypassMux" for hierarchy "StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4"
Warning (12125): Using design file factstm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: factSTM
Info (12128): Elaborating entity "factSTM" for hierarchy "StudentDesign:inst1|fact:inst5|factSTM:inst1"
Warning (12125): Using design file wb_acomp_factorfinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_factorFinder
Info (12128): Elaborating entity "wb_aComp_factorFinder" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6"
Warning (12125): Using design file wb_acomp_factcount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_factcount-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd Line: 54
    Info (12023): Found entity 1: wb_aComp_factCount File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_factCount" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd Line: 79
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd Line: 79
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd Line: 79
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lhj.tdf
    Info (12023): Found entity 1: cntr_lhj File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_lhj.tdf Line: 25
Info (12128): Elaborating entity "cntr_lhj" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_lhj:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Warning (12125): Using design file wb_acomp_binsearchreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_binSearchReg
Info (12128): Elaborating entity "wb_aComp_binSearchReg" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2"
Warning (12125): Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_decoder-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_decoder.vhd Line: 52
    Info (12023): Found entity 1: wb_block_decoder File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_decoder.vhd Line: 37
Info (12128): Elaborating entity "wb_block_decoder" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2"
Warning (12125): Using design file wb_acomp_factcompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_factcompare-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd Line: 51
    Info (12023): Found entity 1: wb_aComp_factCompare File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_factCompare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd Line: 78
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd Line: 78
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgj.tdf
    Info (12023): Found entity 1: cmpr_vgj File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_vgj.tdf Line: 22
Info (12128): Elaborating entity "cmpr_vgj" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_vgj:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Warning (12125): Using design file wb_acomp_factormult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_factormult-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd Line: 52
    Info (12023): Found entity 1: wb_aComp_factorMult File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_factorMult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd Line: 77
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd Line: 77
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ofn.tdf
    Info (12023): Found entity 1: mult_ofn File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_ofn.tdf Line: 28
Info (12128): Elaborating entity "mult_ofn" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_ofn:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Warning (12125): Using design file wb_acomp_envshape.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_envShape
Info (12128): Elaborating entity "wb_aComp_envShape" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8"
Warning (12125): Using design file 2-1-mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 2-1-mux
Info (12128): Elaborating entity "2-1-mux" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9"
Warning (12125): Using design file wb_acomp_envcomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_envcomp-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd Line: 52
    Info (12023): Found entity 1: wb_aComp_envComp File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_envComp" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd Line: 74
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd Line: 74
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ing.tdf
    Info (12023): Found entity 1: cmpr_ing File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ing.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ing" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_ing:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Warning (12125): Using design file wb_acomp_valuereducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_valueReducer
Info (12128): Elaborating entity "wb_aComp_valueReducer" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1"
Warning (275002): No superset bus at connection
Warning (12125): Using design file wb_acomp_envshapesub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_envshapesub-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd Line: 53
    Info (12023): Found entity 1: wb_aComp_envShapeSub File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_envShapeSub" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd Line: 80
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd Line: 80
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ai.tdf
    Info (12023): Found entity 1: add_sub_6ai File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_6ai.tdf Line: 22
Info (12128): Elaborating entity "add_sub_6ai" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_6ai:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Warning (12125): Using design file wb_acomp_envshapemult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_envshapemult-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd Line: 52
    Info (12023): Found entity 1: wb_aComp_envShapeMult File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_envShapeMult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd Line: 77
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd Line: 77
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mfn.tdf
    Info (12023): Found entity 1: mult_mfn File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_mfn.tdf Line: 30
Info (12128): Elaborating entity "mult_mfn" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_mfn:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Warning (12125): Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_decode0-SYN File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd Line: 66
    Info (12023): Found entity 1: lpm_decode0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd Line: 42
Info (12128): Elaborating entity "lpm_decode0" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd Line: 134
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd Line: 134
    Info (12134): Parameter "lpm_decodes" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf
    Info (12023): Found entity 1: decode_ucf File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_ucf.tdf Line: 22
Info (12128): Elaborating entity "decode_ucf" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_ucf:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Warning (12125): Using design file edgedetector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: edgeDetector
Info (12128): Elaborating entity "edgeDetector" for hierarchy "StudentDesign:inst1|fact:inst5|edgeDetector:inst"
Warning (12125): Using design file abslt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ABSLT
Info (12128): Elaborating entity "ABSLT" for hierarchy "StudentDesign:inst1|ABSLT:inst"
Warning (12125): Using design file krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Krets_12
Info (12128): Elaborating entity "Krets_12" for hierarchy "StudentDesign:inst1|ABSLT:inst|Krets_12:inst"
Info (12128): Elaborating entity "wb_hexTo7segAll" for hierarchy "wb_hexTo7segAll:inst2"
Info (12129): Elaborating entity "wb_hexTo7segOne" using architecture "A:behavior" for hierarchy "wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd Line: 24
Info (12128): Elaborating entity "DE2_115_SOPC" for hierarchy "DE2_115_SOPC:inst13"
Info (12128): Elaborating entity "DE2_115_SOPC_cpu" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 136
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 91
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_test_bench" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 6013
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ic_data_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7021
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ic_tag_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7087
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf
    Info (12023): Found entity 1: altsyncram_dad1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_dad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dad1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_bht_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7285
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_register_bank_a_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8242
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_register_bank_b_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8260
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_mult_cell" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8846
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v Line: 116
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v Line: 116
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_tag_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9268
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf
    Info (12023): Found entity 1: altsyncram_lic1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_lic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lic1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_data_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9334
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_victim_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9446
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 10210
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_debug" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_break" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_pib" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_im" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_ocimem" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_tck" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "getIndex_Custom_Instruction" for hierarchy "DE2_115_SOPC:inst13|getIndex_Custom_Instruction:getindex_ci_0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 146
Critical Warning (10237): Verilog HDL warning at getIndex_Custom_Instruction.v(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v Line: 27
Critical Warning (10237): Verilog HDL warning at getIndex_Custom_Instruction.v(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v Line: 28
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 159
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart_scfifo_w" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart_scfifo_r" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "DE2_115_SOPC_onchip_memory2" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE2_115_SOPC_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "51200"
    Info (12134): Parameter "numwords_a" = "51200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ch1.tdf
    Info (12023): Found entity 1: altsyncram_4ch1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4ch1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_4ch1" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf
    Info (12023): Found entity 1: decode_qsa File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_qsa.tdf Line: 22
Info (12128): Elaborating entity "decode_qsa" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|decode_qsa:decode3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4ch1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nob.tdf
    Info (12023): Found entity 1: mux_nob File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_nob.tdf Line: 22
Info (12128): Elaborating entity "mux_nob" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|mux_nob:mux2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4ch1.tdf Line: 44
Info (12128): Elaborating entity "DE2_115_SOPC_pio_led" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_pio_led:pio_led" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 184
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "DE2_115_SOPC:inst13|altera_customins_master_translator:cpu_custom_instruction_master_translator" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 245
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 272
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 315
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 361
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 446
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 506
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 570
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 634
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 698
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 762
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 924
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1008
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1049
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1440
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_default_decode" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_001" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1456
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_001_default_decode" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_002" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1472
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_002_default_decode" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_003" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1488
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_003_default_decode" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1570
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1655
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1695
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1718
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1775
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1798
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1873
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1896
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1925
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE2_115_SOPC_irq_mapper" for hierarchy "DE2_115_SOPC:inst13|DE2_115_SOPC_irq_mapper:irq_mapper" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 368
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE2_115_SOPC:inst13|altera_reset_controller:rst_controller" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 431
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_SOPC:inst13|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "projectDesign" for hierarchy "projectDesign:inst15"
Info (12128): Elaborating entity "magnitude_wrapper" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2"
Info (12128): Elaborating entity "fft_wrapper" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 23
Info (12128): Elaborating entity "fft_sink_interface" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|fft_sink_interface:fft_sink_interface_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v Line: 41
Info (12128): Elaborating entity "FFTBlock" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v Line: 66
Info (12128): Elaborating entity "FFTBlock_fft_ii_0" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/FFTBlock.v Line: 48
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv Line: 73
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 299
Info (12128): Elaborating entity "scfifo" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "4"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "58"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jf71.tdf
    Info (12023): Found entity 1: scfifo_jf71 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jf71.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jf71" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0pv.tdf
    Info (12023): Found entity 1: a_dpfifo_0pv File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_0pv" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jf71.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7h1.tdf
    Info (12023): Found entity 1: altsyncram_t7h1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_t7h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t7h1" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|altsyncram_t7h1:FIFOram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_gs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cmpr_gs8:almost_full_comparer" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 52
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cmpr_gs8:two_comparison" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf
    Info (12023): Found entity 1: cntr_r9b File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_r9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_r9b" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_r9b:rd_ptr_msb" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf
    Info (12023): Found entity 1: cntr_8a7 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_8a7.tdf Line: 25
Info (12128): Elaborating entity "cntr_8a7" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_8a7:usedw_counter" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf
    Info (12023): Found entity 1: cntr_s9b File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_s9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_s9b" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_s9b:wr_ptr" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 56
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 416
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 330
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hej.tdf
    Info (12023): Found entity 1: add_sub_hej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_hej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_hej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 115
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4094"
    Info (12134): Parameter "numwords_b" = "4094"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "34"
    Info (12134): Parameter "width_b" = "34"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_caq3.tdf
    Info (12023): Found entity 1: altsyncram_caq3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_caq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_caq3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_iej.tdf
    Info (12023): Found entity 1: add_sub_iej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_iej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_iej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2046"
    Info (12134): Parameter "numwords_b" = "2046"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4aq3.tdf
    Info (12023): Found entity 1: altsyncram_4aq3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4aq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4aq3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4aq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 490
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1386
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "37"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_cm6g.tdf
    Info (12023): Found entity 1: mult_add_cm6g File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_cm6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_cm6g" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_pa91.tdf
    Info (12023): Found entity 1: ded_mult_pa91 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ded_mult_pa91.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_pa91" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_cm6g.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf
    Info (12023): Found entity 1: dffpipe_d3c File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_d3c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_d3c" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1|dffpipe_d3c:pre_result" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ded_mult_pa91.tdf Line: 52
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1408
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "37"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_bl6g.tdf
    Info (12023): Found entity 1: mult_add_bl6g File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_bl6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_bl6g" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1439
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "20"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bej.tdf
    Info (12023): Found entity 1: add_sub_bej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_bej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1022"
    Info (12134): Parameter "numwords_b" = "1022"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9q3.tdf
    Info (12023): Found entity 1: altsyncram_a9q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a9q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a9q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "21"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cej.tdf
    Info (12023): Found entity 1: add_sub_cej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_cej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "510"
    Info (12134): Parameter "numwords_b" = "510"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "42"
    Info (12134): Parameter "width_b" = "42"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04q3.tdf
    Info (12023): Found entity 1: altsyncram_04q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_04q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_04q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2049"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2u3.tdf
    Info (12023): Found entity 1: altsyncram_g2u3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g2u3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g2u3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g2u3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1848
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "22"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dej.tdf
    Info (12023): Found entity 1: add_sub_dej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_dej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_dej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "254"
    Info (12134): Parameter "numwords_b" = "254"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "44"
    Info (12134): Parameter "width_b" = "44"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4q3.tdf
    Info (12023): Found entity 1: altsyncram_c4q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_c4q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c4q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_c4q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "23"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eej.tdf
    Info (12023): Found entity 1: add_sub_eej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_eej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_eej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "126"
    Info (12134): Parameter "numwords_b" = "126"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "46"
    Info (12134): Parameter "width_b" = "46"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4q3.tdf
    Info (12023): Found entity 1: altsyncram_a4q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a4q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a4q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr2.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "513"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p0u3.tdf
    Info (12023): Found entity 1: altsyncram_p0u3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p0u3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p0u3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p0u3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1848
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "24"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fej.tdf
    Info (12023): Found entity 1: add_sub_fej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_fej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "62"
    Info (12134): Parameter "numwords_b" = "62"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_b" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1q3.tdf
    Info (12023): Found entity 1: altsyncram_a1q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a1q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a1q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gej.tdf
    Info (12023): Found entity 1: add_sub_gej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_gej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_gej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "30"
    Info (12134): Parameter "numwords_b" = "30"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "50"
    Info (12134): Parameter "width_b" = "50"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0q3.tdf
    Info (12023): Found entity 1: altsyncram_g0q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g0q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g0q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g0q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr3.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "129"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvt3.tdf
    Info (12023): Found entity 1: altsyncram_kvt3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_kvt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kvt3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kvt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1848
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "26"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jej.tdf
    Info (12023): Found entity 1: add_sub_jej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_jej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_jej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "14"
    Info (12134): Parameter "numwords_b" = "14"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "52"
    Info (12134): Parameter "width_b" = "52"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m0q3.tdf
    Info (12023): Found entity 1: altsyncram_m0q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_m0q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m0q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_m0q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "27"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kej.tdf
    Info (12023): Found entity 1: add_sub_kej File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_kej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kej" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr4.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "33"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ttt3.tdf
    Info (12023): Found entity 1: altsyncram_ttt3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_ttt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ttt3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ttt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr5.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fst3.tdf
    Info (12023): Found entity 1: altsyncram_fst3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_fst3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fst3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fst3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr6.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8st3.tdf
    Info (12023): Found entity 1: altsyncram_8st3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_8st3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8st3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_8st3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_bit_reverse_core" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 462
Info (12128): Elaborating entity "auk_dspip_bit_reverse_addr_control" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 180
Info (12128): Elaborating entity "auk_dspip_bit_reverse_reverse_carry_adder" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 110
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 273
Info (12128): Elaborating entity "altsyncram" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "50"
    Info (12134): Parameter "width_b" = "50"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6q3.tdf
    Info (12023): Found entity 1: altsyncram_p6q3 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p6q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p6q3" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 495
Info (12128): Elaborating entity "scfifo" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "9"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0h71.tdf
    Info (12023): Found entity 1: scfifo_0h71 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_0h71.tdf Line: 24
Info (12128): Elaborating entity "scfifo_0h71" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8qv.tdf
    Info (12023): Found entity 1: a_dpfifo_8qv File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_8qv" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_0h71.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bah1.tdf
    Info (12023): Found entity 1: altsyncram_bah1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_bah1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bah1" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|altsyncram_bah1:FIFOram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_is8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cmpr_is8:almost_full_comparer" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 52
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cmpr_is8:two_comparison" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf
    Info (12023): Found entity 1: cntr_t9b File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_t9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_t9b" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_t9b:rd_ptr_msb" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf
    Info (12023): Found entity 1: cntr_aa7 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_aa7.tdf Line: 25
Info (12128): Elaborating entity "cntr_aa7" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf
    Info (12023): Found entity 1: cntr_u9b File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_u9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_u9b" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 56
Info (12128): Elaborating entity "magnitude_fsm" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|magnitude_fsm:magnitude_fsm_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 33
Info (12128): Elaborating entity "magnitude" for hierarchy "projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 42
Info (12128): Elaborating entity "shiftReqisterFFT" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst"
Info (12128): Elaborating entity "AsyncFIFO" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 31
Info (12128): Elaborating entity "dcfifo" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 87
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 87
Info (12133): Instantiated megafunction "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_09h1.tdf
    Info (12023): Found entity 1: dcfifo_09h1 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_09h1" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf
    Info (12023): Found entity 1: a_graycounter_7p6 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_7p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_7p6" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf
    Info (12023): Found entity 1: a_graycounter_37c File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_37c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_37c" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qe41.tdf
    Info (12023): Found entity 1: altsyncram_qe41 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_qe41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qe41" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_ual.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_ual.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf
    Info (12023): Found entity 1: cmpr_r76 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_r76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_r76" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|cmpr_r76:rdempty_eq_comp" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 61
Info (12128): Elaborating entity "FIFOToFFT" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|FIFOToFFT:FIFOToFFT_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 39
Info (12128): Elaborating entity "CODECToFIFO" for hierarchy "projectDesign:inst15|shiftReqisterFFT:inst|CODECToFIFO:CODECToFIFO_inst" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 47
Warning (12020): Port "jdo" on the entity instantiation of "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3216
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v Line: 205
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6524.tdf
    Info (12023): Found entity 1: altsyncram_6524 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_6524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.03.09:44:55 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 262
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 43
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 77
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 111
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 145
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 179
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 213
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 247
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 281
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 315
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 349
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 383
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 417
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 451
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 485
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 519
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 553
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 587
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 621
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 655
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 689
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 723
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 757
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 791
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 825
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 859
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 893
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 927
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 961
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 995
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 1029
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 1063
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 1097
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 1131
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 1165
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 1199
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf Line: 1233
Info (13014): Ignored 134 buffer(s)
    Info (13019): Ignored 134 SOFT buffer(s)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer 21mux:inst6|5~0
    Warning (19017): Found clock multiplexer wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_7rc.tdf Line: 29
Info (278001): Inferred 45 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|Mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|Mult0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult4" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1726
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult5" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1727
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1703
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1705
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1706
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1704
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult4" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1726
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult5" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1727
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1703
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1705
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1706
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1704
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult4" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1726
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult5" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1727
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1703
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1705
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1706
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1704
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult4" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1726
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult5" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1727
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1703
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1705
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1706
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1704
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult4" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1726
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult5" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1727
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult0" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1703
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult2" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1705
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult3" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1706
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|Mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1704
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v Line: 34
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|magnitude:magnitude_inst|lpm_mult:Mult1" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v Line: 34
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_36t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_j011.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_26t.tdf
    Info (12023): Found entity 1: mult_26t File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_26t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_06t.tdf
    Info (12023): Found entity 1: mult_06t File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_06t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult6" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1728
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_76t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
Info (12133): Instantiated megafunction "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|lpm_mult:Mult7" with the following parameter: File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1729
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 356 buffer(s)
    Info (13019): Ignored 356 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd Line: 9
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 402 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "projectDesign:inst15|magnitude_wrapper:inst2|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|Add3~0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1244
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Ver2.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 23959 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 11 bidirectional pins
    Info (21061): Implemented 22218 logic cells
    Info (21064): Implemented 1491 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 114 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 236 warnings
    Info: Peak virtual memory: 5285 megabytes
    Info: Processing ended: Wed May 03 09:47:07 2023
    Info: Elapsed time: 00:05:21
    Info: Total CPU time (on all processors): 00:05:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Ver2.map.smsg.


