HERC_net, HERC_description, HERC_name, SKIQ-X4_net, SKIQ-X4_description, SKIQ-X4_name, 
DP1_M2C_P,high speed diff pair mezzanine to host,DP1_M2C_P,NetC264_1,high speed diff pair mezzanine to host,DP1_M2C_P,
DP1_M2C_N,high speed diff pair mezzanine to host,DP1_M2C_N,NetC262_1,high speed diff pair mezzanine to host,DP1_M2C_N,
DP2_M2C_P,high speed diff pair mezzanine to host,DP2_M2C_P,NetC260_1,high speed diff pair mezzanine to host,DP2_M2C_P,
DP2_M2C_N,high speed diff pair mezzanine to host,DP2_M2C_N,NetC221_1,high speed diff pair mezzanine to host,DP2_M2C_N,
DP3_M2C_P,high speed diff pair mezzanine to host,DP3_M2C_P,NetC218_1,high speed diff pair mezzanine to host,DP3_M2C_P,
DP2_M2C_N,high speed diff pair mezzanine to host,DP3_M2C_N,NetC202_1,high speed diff pair mezzanine to host,DP3_M2C_N,
DP4_M2C_P,high speed diff pair mezzanine to host,DP4_M2C_P,NetC159_1,high speed diff pair mezzanine to host,DP4_M2C_P,
DP4_M2C_N,high speed diff pair mezzanine to host,DP4_M2C_N,NetC106_1,high speed diff pair mezzanine to host,DP4_M2C_N,
DP5_M2C_P,high speed diff pair mezzanine to host,DP5_M2C_P,NetC101_1,high speed diff pair mezzanine to host,DP5_M2C_P,
DP5_M2C_N,high speed diff pair mezzanine to host,DP5_M2C_N,NetC99_1,high speed diff pair mezzanine to host,DP5_M2C_N,
DP1_C2M_P,high speed diff pair host to mezzanine,DP1_C2M_P,NetC263_2,high speed diff pair host to mezzanine,DP1_C2M_P,
DP1_C2M_N,high speed diff pair host to mezzanine,DP1_C2M_N,NetC261_2,high speed diff pair host to mezzanine,DP1_C2M_N,
DP2_C2M_P,high speed diff pair host to mezzanine,DP2_C2M_P,NetC222_2,high speed diff pair host to mezzanine,DP2_C2M_P,
DP2_C2M_N,high speed diff pair host to mezzanine,DP2_C2M_N,NetC220_2,high speed diff pair host to mezzanine,DP2_C2M_N,
DP3_C2M_P,high speed diff pair host to mezzanine,DP3_C2M_P,NetC203_2,high speed diff pair host to mezzanine,DP3_C2M_P,
DP3_C2M_N,high speed diff pair host to mezzanine,DP3_C2M_N,NetC201_2,high speed diff pair host to mezzanine,DP3_C2M_N,
DP4_C2M_P,high speed diff pair host to mezzanine,DP4_C2M_P,NetC158_2,high speed diff pair host to mezzanine,DP4_C2M_P,
DP4_C2M_N,high speed diff pair host to mezzanine,DP4_C2M_N,NetC105_2,high speed diff pair host to mezzanine,DP4_C2M_N,
DP5_C2M_P,high speed diff pair host to mezzanine,DP5_C2M_P,NetC100_2,high speed diff pair host to mezzanine,DP5_C2M_P,
DP5_C2M_N,high speed diff pair host to mezzanine,DP5_C2M_N,NetC98_2,high speed diff pair host to mezzanine,DP5_C2M_N,
CLK_DIR,RESERVED,RES1,NC,RESERVED,RES1,
DP9_M2C_P,high speed diff pair mezzanine to host,DP9_M2C_P,NC,high speed diff pair mezzanine to host,DP9_M2C_P,
DP9_M2C_N,high speed diff pair mezzanine to host,DP9_M2C_N,NC,high speed diff pair mezzanine to host,DP9_M2C_N,
DP8_M2C_P,high speed diff pair mezzanine to host,DP8_M2C_P,NC,high speed diff pair mezzanine to host,DP8_M2C_P,
DP8_M2C_N,high speed diff pair mezzanine to host,DP8_M2C_N,NC,high speed diff pair mezzanine to host,DP8_M2C_N,
DP7_M2C_P,high speed diff pair mezzanine to host,DP7_M2C_P,NetC93_1,high speed diff pair mezzanine to host,DP7_M2C_P,
DP7_M2C_N,high speed diff pair mezzanine to host,DP7_M2C_N,NetC91_1,high speed diff pair mezzanine to host,DP7_M2C_N,
DP6_M2C_P,high speed diff pair mezzanine to host,DP6_M2C_P,NetC97_1,high speed diff pair mezzanine to host,DP6_M2C_P,
DP6_M2C_N,high speed diff pair mezzanine to host,DP6_M2C_N,NetC95_1,high speed diff pair mezzanine to host,DP6_M2C_N,
GBTCLK1_M2C_P,gigabit transceiver clock,GBT_CLK1_M2C_P,NetC62_1,gigabit transceiver clock,GBT_CLK1_M2C_P,
GBTCLK1_M2C_N,gigabit transceiver clock,GBT_CLK1_M2C_N,NetC56_1,gigabit transceiver clock,GBT_CLK1_M2C_N,
DP9_C2M_P,high speed diff pair host to mezzanine,DP9_C2M_P,NC,high speed diff pair host to mezzanine,DP9_C2M_P,
DP9_C2M_N,high speed diff pair host to mezzanine,DP9_C2M_N,NC,high speed diff pair host to mezzanine,DP9_C2M_N,
DP8_C2M_P,high speed diff pair host to mezzanine,DP8_C2M_P,NC,high speed diff pair host to mezzanine,DP8_C2M_P,
DP8_C2M_N,high speed diff pair host to mezzanine,DP8_C2M_N,NC,high speed diff pair host to mezzanine,DP8_C2M_N,
DP7_C2M_P,high speed diff pair host to mezzanine,DP7_C2M_P,NetC92_2,high speed diff pair host to mezzanine,DP7_C2M_P,
DP7_C2M_N,high speed diff pair host to mezzanine,DP7_C2M_N,NetC90_2,high speed diff pair host to mezzanine,DP7_C2M_N,
DP6_C2M_P,high speed diff pair host to mezzanine,DP6_C2M_P,NetC96_2,high speed diff pair host to mezzanine,DP6_C2M_P,
DP6_C2M_N,high speed diff pair host to mezzanine,DP6_C2M_N,NetC94_2,high speed diff pair host to mezzanine,DP6_C2M_N,
RES0,RESERVED,RES0,NC,RESERVED,RES0,
DP0_C2M_P,high speed diff pair host to mezzanine,DP0_C2M_P,NetC267_2,high speed diff pair host to mezzanine,DP0_C2M_P,
DP0_C2M_N,high speed diff pair host to mezzanine,DP0_C2M_N,NetC265_2,high speed diff pair host to mezzanine,DP0_C2M_N,
DP0_M2C_P,high speed diff pair mezzanine to host,DP0_M2C_P,NetC268_1,high speed diff pair mezzanine to host,DP0_M2C_P,
DP0_M2C_N,high speed diff pair mezzanine to host,DP0_M2C_N,NetC266_1,high speed diff pair mezzanine to host,DP0_M2C_N,
LA06_P,user defined signal on bank A,LA06_P,GPIO15B,user defined signal on bank A,LA06_P,
LA06_N,user defined signal on bank A,LA06_N,GPIO16B,user defined signal on bank A,LA06_N,
LA10_P,user defined signal on bank A,LA10_P,TX1_ENABLEB,user defined signal on bank A,LA10_P,
LA10_N,user defined signal on bank A,LA10_N,RX1_ENABLEB,user defined signal on bank A,LA10_N,
LA14_P,user defined signal on bank A,LA14_P,TX2_ENABLEA,user defined signal on bank A,LA14_P,
LA14_N,user defined signal on bank A,LA14_N,RX2_ENABLEA,user defined signal on bank A,LA14_N,
LA18_CC_P,user defined signal on bank A (clock capable),LA18_P_CC,GPIO6A,user defined signal on bank A (clock capable),LA18_P_CC,
LA18_CC_N,user defined signal on bank A (clock capable),LA18_N_CC,GPIO7A,user defined signal on bank A (clock capable),LA18_N_CC,
LA27_P,user defined signal on bank A,LA27_P,TX2_ENABLEB,user defined signal on bank A,LA27_P,
LA27_N,user defined signal on bank A,LA27_N,RX2_ENABLEB,user defined signal on bank A,LA27_N,
FMC_SCL,FMC EEPROM I2C clock,SCL,SCL_EEPROM,FMC EEPROM I2C clock,SCL,
FMC_SDA,FMC EEPROM I2C data,SDA,SDA_EEPROM,FMC EEPROM I2C data,SDA,
GA0,geographical address 1 for EEPROM (intentionally opposite),GA0,GA0,geographical address 1 for EEPROM (intentionally opposite),GA0,
10P0V,main 12V supply input,12P0V,VSENSE_12V+,main 12V supply input,12P0V,
10P0V,main 12V supply input,12P0V,VSENSE_12V+,main 12V supply input,12P0V,
3P3V,main 3.3V supply input,3P3V,VSENSE_3V3+,main 3.3V supply input,3P3V,
PG_C2M,power good host to mezzanine,PG_C2M,NetP1_D1,power good host to mezzanine,PG_C2M,
GBTCLK0_M2C_P,gigabit transceiver clock,GBT_CLK0_M2C_P,NetC64_1,gigabit transceiver clock,GBT_CLK0_M2C_P,
GBTCLK0_M2C_N,gigabit transceiver clock,GBT_CLK0_M2C_N,NetC63_1,gigabit transceiver clock,GBT_CLK0_M2C_N,
LA01_CC_P,user defined signal on bank A (clock capable),LA01_P_CC,GP_INTERRUPTB,user defined signal on bank A (clock capable),LA01_P_CC,
LA01_CC_N,user defined signal on bank A (clock capable),LA01_N_CC,NetP1_D9,user defined signal on bank A (clock capable),LA01_N_CC,
LA05_P,user defined signal on bank A,LA05_P,GPIO18B,user defined signal on bank A,LA05_P,
LA05_N,user defined signal on bank A,LA05_N,GPIO18A,user defined signal on bank A,LA05_N,
LA09_P,user defined signal on bank A,LA09_P,FMC_SPI_CS_A,user defined signal on bank A,LA09_P,
LA09_N,user defined signal on bank A,LA09_N,FMC_SPI_CS_9528,user defined signal on bank A,LA09_N,
LA13_P,user defined signal on bank A,LA13_P,TX1_ENABLEA,user defined signal on bank A,LA13_P,
LA13_N,user defined signal on bank A,LA13_N,RX1_ENABLEA,user defined signal on bank A,LA13_N,
LA17_CC_P,user defined signal on bank A (clock capable),LA17_P_CC,GPIO12B,user defined signal on bank A (clock capable),LA17_P_CC,
LA17_CC_N,user defined signal on bank A (clock capable),LA17_N_CC,GPIO13B,user defined signal on bank A (clock capable),LA17_N_CC,
LA23_P,user defined signal on bank A,LA23_P,FMC_SPI_CS_B,user defined signal on bank A,LA23_P,
LA23_N,user defined signal on bank A,LA23_N,GPIO14B,user defined signal on bank A,LA23_N,
LA26_P,user defined signal on bank A,LA26_P,NetP1_D26,user defined signal on bank A,LA26_P,
LA26_N,user defined signal on bank A,LA26_N,GPIO17B,user defined signal on bank A,LA26_N,
TCK,JTAG clock,TCK,NC,JTAG clock,TCK,
TDI,JTAG data in,TDI,TDI_2_TDO,JTAG data in,TDI,
TDO,JTAG data out,TDO,TDI_2_TDO,JTAG data out,TDO,
NC,auxilliary 3.3V power supply,3P3VAUX,3P3V_AUX,auxilliary 3.3V power supply,3P3VAUX,
TMS,JTAG mode select,TMS,NC,JTAG mode select,TMS,
TRST_L,JTAG reset,TRST_L,NC,JTAG reset,TRST_L,
GA1,geographical address 0 for EEPROM (intentionally opposite),GA1,GA1,geographical address 0 for EEPROM (intentionally opposite),GA1,
3P3V,main 3.3V supply input,3P3V,VSENSE_3V3+,main 3.3V supply input,3P3V,
3P3V,main 3.3V supply input,3P3V,VSENSE_3V3+,main 3.3V supply input,3P3V,
3P3V,main 3.3V supply input,3P3V,VSENSE_3V3+,main 3.3V supply input,3P3V,
HA01_CC_P,user defined signal on bank A (clock capable),HA01_P_CC,NetC102_2,user defined signal on bank A (clock capable),HA01_P_CC,
HA01_CC_N,user defined signal on bank A (clock capable),HA01_N_CC,NetC104_2,user defined signal on bank A (clock capable),HA01_N_CC,
HA05_P,user defined signal on bank A,HA05_P,NetP1_E6,user defined signal on bank A,HA05_P,
HA05_N,user defined signal on bank A,HA05_N,NetP1_E7,user defined signal on bank A,HA05_N,
HA09_P,user defined signal on bank A,HA09_P,FMC_PPS,user defined signal on bank A,HA09_P,
HA09_N,user defined signal on bank A,HA09_N,NC,user defined signal on bank A,HA09_N,
HA13_P,user defined signal on bank A,HA13_P,NC,user defined signal on bank A,HA13_P,
HA13_N,user defined signal on bank A,HA13_N,NC,user defined signal on bank A,HA13_N,
HA16_P,user defined signal on bank A,HA16_P,NC,user defined signal on bank A,HA16_P,
HA16_N,user defined signal on bank A,HA16_N,NC,user defined signal on bank A,HA16_N,
HA20_P,user defined signal on bank A,HA20_P,NC,user defined signal on bank A,HA20_P,
HA20_N,user defined signal on bank A,HA20_N,NC,user defined signal on bank A,HA20_N,
HB03_P,user defined signal on bank B,HB03_P,NC,user defined signal on bank B,HB03_P,
HB03_N,user defined signal on bank B,HB03_N,NC,user defined signal on bank B,HB03_N,
HB05_P,user defined signal on bank B,HB05_P,NC,user defined signal on bank B,HB05_P,
HB05_N,user defined signal on bank B,HB05_N,NC,user defined signal on bank B,HB05_N,
HB09_P,user defined signal on bank B,HB09_P,NC,user defined signal on bank B,HB09_P,
HB09_N,user defined signal on bank B,HB09_N,NC,user defined signal on bank B,HB09_N,
HB13_P,user defined signal on bank B,HB13_P,NC,user defined signal on bank B,HB13_P,
HB13_N,user defined signal on bank B,HB13_N,NC,user defined signal on bank B,HB13_N,
HB19_P,user defined signal on bank B,HB19_P,NC,user defined signal on bank B,HB19_P,
HB19_N,user defined signal on bank B,HB19_N,NC,user defined signal on bank B,HB19_N,
HB21_P,user defined signal on bank B,HB21_P,NC,user defined signal on bank B,HB21_P,
HB21_N,user defined signal on bank B,HB21_N,NC,user defined signal on bank B,HB21_N,
1V8,adjustable power supply from host to mezzanine,VADJ,NetC45_2,adjustable power supply from host to mezzanine,VADJ,
FMC_PG_M2C,power good mezzanine to host,PG_M2C,PWR_GOOD,power good mezzanine to host,PG_M2C,
HA00_CC_P,user defined signal on bank A (clock capable),HA00_P_CC,CLK_SYSREF_P,user defined signal on bank A (clock capable),HA00_P_CC,
HA00_CC_N,user defined signal on bank A (clock capable),HA00_N_CC,CLK_SYSREF_N,user defined signal on bank A (clock capable),HA00_N_CC,
HA04_P,user defined signal on bank A,HA04_P,LED_GRN,user defined signal on bank A,HA04_P,
HA04_N,user defined signal on bank A,HA04_N,LED_BLU,user defined signal on bank A,HA04_N,
HA08_P,user defined signal on bank A,HA08_P,FMC_VCXO_SEL,user defined signal on bank A,HA08_P,
HA08_N,user defined signal on bank A,HA08_N,LED_RED,user defined signal on bank A,HA08_N,
HA12_P,user defined signal on bank A,HA12_P,NC,user defined signal on bank A,HA12_P,
HA12_N,user defined signal on bank A,HA12_N,NC,user defined signal on bank A,HA12_N,
HA15_P,user defined signal on bank A,HA15_P,NC,user defined signal on bank A,HA15_P,
HA15_N,user defined signal on bank A,HA15_N,NC,user defined signal on bank A,HA15_N,
HA19_P,user defined signal on bank A,HA19_P,NC,user defined signal on bank A,HA19_P,
HA19_N,user defined signal on bank A,HA19_N,NC,user defined signal on bank A,HA19_N,
HB02_P,user defined signal on bank B,HB02_P,NC,user defined signal on bank B,HB02_P,
HB02_N,user defined signal on bank B,HB02_N,NC,user defined signal on bank B,HB02_N,
HB04_P,user defined signal on bank B,HB04_P,NC,user defined signal on bank B,HB04_P,
HB04_N,user defined signal on bank B,HB04_N,NC,user defined signal on bank B,HB04_N,
HB08_P,user defined signal on bank B,HB08_P,NC,user defined signal on bank B,HB08_P,
HB08_N,user defined signal on bank B,HB08_N,NC,user defined signal on bank B,HB08_N,
HB12_P,user defined signal on bank B,HB12_P,NC,user defined signal on bank B,HB12_P,
HB12_N,user defined signal on bank B,HB12_N,NC,user defined signal on bank B,HB12_N,
HB16_P,user defined signal on bank B,HB16_P,NC,user defined signal on bank B,HB16_P,
HB16_N,user defined signal on bank B,HB16_N,NC,user defined signal on bank B,HB16_N,
HB20_P,user defined signal on bank B,HB20_P,NC,user defined signal on bank B,HB20_P,
HB20_N,user defined signal on bank B,HB20_N,NC,user defined signal on bank B,HB20_N,
1V8,adjustable power supply from host to mezzanine,VADJ,NetC45_2,adjustable power supply from host to mezzanine,VADJ,
CLK1_M2C_P,diff pair clock from host to mezzanine,CLK0_C2M_P,NetP1_G2,diff pair clock from host to mezzanine,CLK0_C2M_P,
CLK1_M2C_N,diff pair clock from host to mezzanine,CLK0_C2M_N,NetP1_G3,diff pair clock from host to mezzanine,CLK0_C2M_N,
LA00_CC_P,user defined signal on bank A (clock capable),LA00_P_CC,OUT3_P,user defined signal on bank A (clock capable),LA00_P_CC,
LA00_CC_N,user defined signal on bank A (clock capable),LA00_N_CC,OUT3_N,user defined signal on bank A (clock capable),LA00_N_CC,
LA03_P,user defined signal on bank A,LA03_P,SYNCINB0A_P,user defined signal on bank A,LA03_P,
LA03_N,user defined signal on bank A,LA03_N,SYNCINB0A_N,user defined signal on bank A,LA03_N,
LA08_P,user defined signal on bank A,LA08_P,FMC_SPI_MISO,user defined signal on bank A,LA08_P,
LA08_N,user defined signal on bank A,LA08_N,GPIO0B,user defined signal on bank A,LA08_N,
LA12_P,user defined signal on bank A,LA12_P,GPIO1B,user defined signal on bank A,LA12_P,
LA12_N,user defined signal on bank A,LA12_N,GPIO2B,user defined signal on bank A,LA12_N,
LA16_P,user defined signal on bank A,LA16_P,GPIO2A,user defined signal on bank A,LA16_P,
LA16_N,user defined signal on bank A,LA16_N,GPIO3A,user defined signal on bank A,LA16_N,
LA20_P,user defined signal on bank A,LA20_P,GPIO11A,user defined signal on bank A,LA20_P,
LA20_N,user defined signal on bank A,LA20_N,GPIO12A,user defined signal on bank A,LA20_N,
LA22_P,user defined signal on bank A,LA22_P,GPIO15A,user defined signal on bank A,LA22_P,
LA22_N,user defined signal on bank A,LA22_N,GPIO8A,user defined signal on bank A,LA22_N,
LA25_P,user defined signal on bank A,LA25_P,SYNCINB1A_P,user defined signal on bank A,LA25_P,
LA25_N,user defined signal on bank A,LA25_N,SYNCINB1A_N,user defined signal on bank A,LA25_N,
LA29_P,user defined signal on bank A,LA29_P,GPIO14A,user defined signal on bank A,LA29_P,
LA29_N,user defined signal on bank A,LA29_N,GPIO13A,user defined signal on bank A,LA29_N,
LA31_P,user defined signal on bank A,LA31_P,GPIO3B,user defined signal on bank A,LA31_P,
LA31_N,user defined signal on bank A,LA31_N,GPIO4B,user defined signal on bank A,LA31_N,
LA33_P,user defined signal on bank A,LA33_P,GPIO5B,user defined signal on bank A,LA33_P,
LA33_N,user defined signal on bank A,LA33_N,GPIO6B,user defined signal on bank A,LA33_N,
1V8,adjustable power supply from host to mezzanine,VADJ,NetC45_2,adjustable power supply from host to mezzanine,VADJ,
VREF_A_M2C,reference voltage for signal standard on Band A (LAxx and HAxx),VREF_A_M2C,NC,reference voltage for signal standard on Band A (LAxx and HAxx),VREF_A_M2C,
PRSNT_M2C_L,module present signal (active low),PRSNT_M2C_L,GND,module present signal (active low),PRSNT_M2C_L,
CLK0_M2C_P,diff pair clock from mezzanine to host,CLK0_M2C_P,NetP1_H4,diff pair clock from mezzanine to host,CLK0_M2C_P,
CLK0_M2C_N,diff pair clock from mezzanine to host,CLK0_M2C_N,NetP1_H5,diff pair clock from mezzanine to host,CLK0_M2C_N,
LA02_P,user defined signal on bank A,LA02_P,SYNCOUTB0A_P,user defined signal on bank A,LA02_P,
LA02_N,user defined signal on bank A,LA02_N,SYNCOUTB0A_N,user defined signal on bank A,LA02_N,
LA04_P,user defined signal on bank A,LA04_P,RESETBA,user defined signal on bank A,LA04_P,
LA04_N,user defined signal on bank A,LA04_N,GP_INTERRUPTA,user defined signal on bank A,LA04_N,
LA07_P,user defined signal on bank A,LA07_P,FMC_SPI_CLK,user defined signal on bank A,LA07_P,
LA07_N,user defined signal on bank A,LA07_N,FMC_SPI_MOSI,user defined signal on bank A,LA07_N,
LA11_P,user defined signal on bank A,LA11_P,SYNCOUTB0B_P,user defined signal on bank A,LA11_P,
LA11_N,user defined signal on bank A,LA11_N,SYNCOUTB0B_N,user defined signal on bank A,LA11_N,
LA15_P,user defined signal on bank A,LA15_P,GPIO0A,user defined signal on bank A,LA15_P,
LA15_N,user defined signal on bank A,LA15_N,GPIO1A,user defined signal on bank A,LA15_N,
LA19_P,user defined signal on bank A,LA19_P,GPIO9A,user defined signal on bank A,LA19_P,
LA19_N,user defined signal on bank A,LA19_N,GPIO10A,user defined signal on bank A,LA19_N,
LA21_P,user defined signal on bank A,LA21_P,GPIO4A,user defined signal on bank A,LA21_P,
LA21_N,user defined signal on bank A,LA21_N,GPIO5A,user defined signal on bank A,LA21_N,
LA24_P,user defined signal on bank A,LA24_P,SYNCINB1B_P,user defined signal on bank A,LA24_P,
LA24_N,user defined signal on bank A,LA24_N,SYNCINB1B_N,user defined signal on bank A,LA24_N,
LA28_P,user defined signal on bank A,LA28_P,SYNCINB0B_P,user defined signal on bank A,LA28_P,
LA28_N,user defined signal on bank A,LA28_N,SYNCINB0B_N,user defined signal on bank A,LA28_N,
LA30_P,user defined signal on bank A,LA30_P,GPIO7B,user defined signal on bank A,LA30_P,
LA30_N,user defined signal on bank A,LA30_N,GPIO8B,user defined signal on bank A,LA30_N,
LA32_P,user defined signal on bank A,LA32_P,RESETBB,user defined signal on bank A,LA32_P,
LA32_N,user defined signal on bank A,LA32_N,GPIO9B,user defined signal on bank A,LA32_N,
1V8,adjustable power supply from host to mezzanine,VADJ,NetC45_2,adjustable power supply from host to mezzanine,VADJ,
CLK3_BIDIR_P,diff pair clock from host to mezzanine,CLK1_C2M_P,FMC_REF_IN_P,diff pair clock from host to mezzanine,CLK1_C2M_P,
CLK3_BIDIR_N,diff pair clock from host to mezzanine,CLK1_C2M_N,FMC_REF_IN_N,diff pair clock from host to mezzanine,CLK1_C2M_N,
HA03_P,user defined signal on bank A,HA03_P,NC,user defined signal on bank A,HA03_P,
HA03_N,user defined signal on bank A,HA03_N,NC,user defined signal on bank A,HA03_N,
HA07_P,user defined signal on bank A,HA07_P,NC,user defined signal on bank A,HA07_P,
HA07_N,user defined signal on bank A,HA07_N,NC,user defined signal on bank A,HA07_N,
HA11_P,user defined signal on bank A,HA11_P,NC,user defined signal on bank A,HA11_P,
HA11_N,user defined signal on bank A,HA11_N,NC,user defined signal on bank A,HA11_N,
HA14_P,user defined signal on bank A,HA14_P,NC,user defined signal on bank A,HA14_P,
HA14_N,user defined signal on bank A,HA14_N,NC,user defined signal on bank A,HA14_N,
HA18_P,user defined signal on bank A,HA18_P,NC,user defined signal on bank A,HA18_P,
HA18_N,user defined signal on bank A,HA18_N,NC,user defined signal on bank A,HA18_N,
HA22_P,user defined signal on bank A,HA22_P,NC,user defined signal on bank A,HA22_P,
HA22_N,user defined signal on bank A,HA22_N,NC,user defined signal on bank A,HA22_N,
HB01_P,user defined signal on bank B,HB01_P,NC,user defined signal on bank B,HB01_P,
HB01_N,user defined signal on bank B,HB01_N,NC,user defined signal on bank B,HB01_N,
HB07_P,user defined signal on bank B,HB07_P,NC,user defined signal on bank B,HB07_P,
HB07_N,user defined signal on bank B,HB07_N,NC,user defined signal on bank B,HB07_N,
HB11_P,user defined signal on bank B,HB11_P,NC,user defined signal on bank B,HB11_P,
HB11_N,user defined signal on bank B,HB11_N,NC,user defined signal on bank B,HB11_N,
HB15_P,user defined signal on bank B,HB15_P,NC,user defined signal on bank B,HB15_P,
HB15_N,user defined signal on bank B,HB15_N,NC,user defined signal on bank B,HB15_N,
HB18_P,user defined signal on bank B,HB18_P,NC,user defined signal on bank B,HB18_P,
HB18_N,user defined signal on bank B,HB18_N,NC,user defined signal on bank B,HB18_N,
VIO_B_M2C,voltage generated from mezzanine to power IO band B on FPGA,VIO_B_M2C,VDD_INTERFACE,voltage generated from mezzanine to power IO band B on FPGA,VIO_B_M2C,
VREF_B_M2C,reference voltage for signal standard on Band B (LBxx and HBxx),VREF_B_M2C,NC,reference voltage for signal standard on Band B (LBxx and HBxx),VREF_B_M2C,
FMC_40M_CLK_P,diff pair clock from mezzanine to host,CLK1_M2C_P,NC,diff pair clock from mezzanine to host,CLK1_M2C_P,
FMC_40M_CLK_N,diff pair clock from mezzanine to host,CLK1_M2C_N,NC,diff pair clock from mezzanine to host,CLK1_M2C_N,
HA02_P,user defined signal on bank A,HA02_P,FMC_SDA,user defined signal on bank A,HA02_P,
HA02_N,user defined signal on bank A,HA02_N,FMC_SCL,user defined signal on bank A,HA02_N,
HA06_P,user defined signal on bank A,HA06_P,FMC_SYSREF_REQ,user defined signal on bank A,HA06_P,
HA06_N,user defined signal on bank A,HA06_N,FMC_10M_EN,user defined signal on bank A,HA06_N,
HA10_P,user defined signal on bank A,HA10_P,NC,user defined signal on bank A,HA10_P,
HA10_N,user defined signal on bank A,HA10_N,NC,user defined signal on bank A,HA10_N,
HA17_CC_P,user defined signal on bank A (clock capable),HA17_P_CC,NC,user defined signal on bank A (clock capable),HA17_P_CC,
HA17_CC_N,user defined signal on bank A (clock capable),HA17_N_CC,NC,user defined signal on bank A (clock capable),HA17_N_CC,
HA21_P,user defined signal on bank A,HA21_P,NC,user defined signal on bank A,HA21_P,
HA21_N,user defined signal on bank A,HA21_N,NC,user defined signal on bank A,HA21_N,
HA23_P,user defined signal on bank A,HA23_P,NC,user defined signal on bank A,HA23_P,
HA23_N,user defined signal on bank A,HA23_N,NC,user defined signal on bank A,HA23_N,
HB00_CC_P,user defined signal on bank B (clock capable),HB00_P_CC,NC,user defined signal on bank B (clock capable),HB00_P_CC,
HB00_CC_N,user defined signal on bank B (clock capable),HB00_N_CC,NC,user defined signal on bank B (clock capable),HB00_N_CC,
HB06_CC_P,user defined signal on bank B (clock capable),HB06_P_CC,NC,user defined signal on bank B (clock capable),HB06_P_CC,
HB06_CC_N,user defined signal on bank B (clock capable),HB06_N_CC,NC,user defined signal on bank B (clock capable),HB06_N_CC,
HB10_P,user defined signal on bank B,HB10_P,NC,user defined signal on bank B,HB10_P,
HB10_N,user defined signal on bank B,HB10_N,NC,user defined signal on bank B,HB10_N,
HB14_P,user defined signal on bank B,HB14_P,NC,user defined signal on bank B,HB14_P,
HB14_N,user defined signal on bank B,HB14_N,NC,user defined signal on bank B,HB14_N,
HB17_CC_P,user defined signal on bank B,HB17_P,NC,user defined signal on bank B,HB17_P,
HB17_CC_N,user defined signal on bank B,HB17_N,NC,user defined signal on bank B,HB17_N,
VIO_B_M2C,voltage generated from mezzanine to power IO band B on FPGA,VIO_B_M2C,VDD_INTERFACE,voltage generated from mezzanine to power IO band B on FPGA,VIO_B_M2C,
RES1,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GBTCLK4_M2C_P,NC,NC,NC,NC,
GBTCLK4_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GBTCLK3_M2C_P,NC,NC,NC,NC,
GBTCLK3_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GBTCLK2_M2C_P,NC,NC,NC,NC,
GBTCLK2_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
SYNC_C2M_P,NC,NC,NC,NC,
SYNC_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
REFCLK_C2M_P,NC,NC,NC,NC,
REFCLK_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
REFCLK_M2C_P,NC,NC,NC,NC,
REFCLK_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
SYNC_M2C_P,NC,NC,NC,NC,
SYNC_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
RES2,NC,NC,NC,NC,
RES3,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
10P0V,NC,NC,NC,NC,
10P0V,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
10P0V,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP23_M2C_P,NC,NC,NC,NC,
DP23_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP22_M2C_P,NC,NC,NC,NC,
DP22_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP21_M2C_P,NC,NC,NC,NC,
DP21_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP20_M2C_P,NC,NC,NC,NC,
DP20_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP14_C2M_P,NC,NC,NC,NC,
DP14_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP15_C2M_P,NC,NC,NC,NC,
DP15_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP16_C2M_P,NC,NC,NC,NC,
DP16_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP17_C2M_P,NC,NC,NC,NC,
DP17_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP18_C2M_P,NC,NC,NC,NC,
DP18_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP19_C2M_P,NC,NC,NC,NC,
DP19_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP23_C2M_P,NC,NC,NC,NC,
DP23_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP21_C2M_P,NC,NC,NC,NC,
DP21_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP10_M2C_P,NC,NC,NC,NC,
DP10_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP12_M2C_P,NC,NC,NC,NC,
DP12_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP14_M2C_P,NC,NC,NC,NC,
DP14_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP15_M2C_P,NC,NC,NC,NC,
DP15_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP11_C2M_P,NC,NC,NC,NC,
DP11_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP13_C2M_P,NC,NC,NC,NC,
DP13_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP17_M2C_P,NC,NC,NC,NC,
DP17_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP19_M2C_P,NC,NC,NC,NC,
DP19_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
HSPC_PRSNT_M2C_L,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP22_C2M_P,NC,NC,NC,NC,
DP22_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP20_C2M_P,NC,NC,NC,NC,
DP20_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP11_M2C_P,NC,NC,NC,NC,
DP11_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP13_M2C_P,NC,NC,NC,NC,
DP13_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GBTCLK5_M2C_P,NC,NC,NC,NC,
GBTCLK5_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP10_C2M_P,NC,NC,NC,NC,
DP10_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP12_C2M_P,NC,NC,NC,NC,
DP12_C2M_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP16_M2C_P,NC,NC,NC,NC,
DP16_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
DP18_M2C_P,NC,NC,NC,NC,
DP18_M2C_N,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
GND,NC,NC,NC,NC,
3P3V,NC,NC,NC,NC,
