|analyzer
clk => clk.IN2
rst_n => rst_n.IN2
busy_i => busy_i.IN1
ad_clk_o <= ad_control_top:ad_control_top.ad_clk_o
ad_conv_o <= ad_control_top:ad_control_top.ad_conv_o
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
data_i[15] => data_i[15].IN1
ad_reset_o <= <GND>
ad_rd_o <= ad_control_top:ad_control_top.ad_rd_o
ad_os_o[0] <= ad_control_top:ad_control_top.ad_os_o
ad_os_o[1] <= ad_control_top:ad_control_top.ad_os_o
ad_os_o[2] <= ad_control_top:ad_control_top.ad_os_o
result[0] <= ad_control_top:ad_control_top.result
result[1] <= ad_control_top:ad_control_top.result
result[2] <= ad_control_top:ad_control_top.result
result[3] <= ad_control_top:ad_control_top.result
result[4] <= ad_control_top:ad_control_top.result
result[5] <= ad_control_top:ad_control_top.result
result[6] <= ad_control_top:ad_control_top.result
result[7] <= ad_control_top:ad_control_top.result
result[8] <= ad_control_top:ad_control_top.result
result[9] <= ad_control_top:ad_control_top.result
result[10] <= ad_control_top:ad_control_top.result
result[11] <= ad_control_top:ad_control_top.result
result[12] <= ad_control_top:ad_control_top.result
result[13] <= ad_control_top:ad_control_top.result
result[14] <= ad_control_top:ad_control_top.result
result[15] <= ad_control_top:ad_control_top.result
result[16] <= ad_control_top:ad_control_top.result
result[17] <= ad_control_top:ad_control_top.result
result[18] <= ad_control_top:ad_control_top.result
result[19] <= ad_control_top:ad_control_top.result
result[20] <= ad_control_top:ad_control_top.result
result[21] <= ad_control_top:ad_control_top.result
result[22] <= ad_control_top:ad_control_top.result
result[23] <= ad_control_top:ad_control_top.result
result[24] <= ad_control_top:ad_control_top.result
result[25] <= ad_control_top:ad_control_top.result
result[26] <= ad_control_top:ad_control_top.result
result[27] <= ad_control_top:ad_control_top.result
result[28] <= ad_control_top:ad_control_top.result
result[29] <= ad_control_top:ad_control_top.result
result[30] <= ad_control_top:ad_control_top.result
result[31] <= ad_control_top:ad_control_top.result
iic_clk <= eeprom_ctrl:eeprom_ctrl.iic_clk
iic_sda <> eeprom_ctrl:eeprom_ctrl.iic_sda


|analyzer|ad_control_top:ad_control_top
clk => clk.IN3
rst_n => rst_n.IN2
busy_i => ~NO_FANOUT~
ad_clk_o <= ad7606:ad7606.ad_clk_o
ad_conv_o <= ad7606:ad7606.ad_conv_o
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
data_i[15] => data_i[15].IN1
ad_reset_o <= ad_reset_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_rd_o <= ad7606:ad7606.ad_clk_o
ad_os_o[0] <= <GND>
ad_os_o[1] <= <GND>
ad_os_o[2] <= <GND>
cail_sub_i[0] => cail_sub_i[0].IN1
cail_sub_i[1] => cail_sub_i[1].IN1
cail_sub_i[2] => cail_sub_i[2].IN1
cail_sub_i[3] => cail_sub_i[3].IN1
cail_sub_i[4] => cail_sub_i[4].IN1
cail_sub_i[5] => cail_sub_i[5].IN1
cail_sub_i[6] => cail_sub_i[6].IN1
cail_sub_i[7] => cail_sub_i[7].IN1
cail_sub_i[8] => cail_sub_i[8].IN1
cail_sub_i[9] => cail_sub_i[9].IN1
cail_sub_i[10] => cail_sub_i[10].IN1
cail_sub_i[11] => cail_sub_i[11].IN1
cail_sub_i[12] => cail_sub_i[12].IN1
cail_sub_i[13] => cail_sub_i[13].IN1
cail_sub_i[14] => cail_sub_i[14].IN1
cail_sub_i[15] => cail_sub_i[15].IN1
cail_sub_i[16] => cail_sub_i[16].IN1
cail_sub_i[17] => cail_sub_i[17].IN1
cail_sub_i[18] => cail_sub_i[18].IN1
cail_sub_i[19] => cail_sub_i[19].IN1
cail_sub_i[20] => cail_sub_i[20].IN1
cail_sub_i[21] => cail_sub_i[21].IN1
cail_sub_i[22] => cail_sub_i[22].IN1
cail_sub_i[23] => cail_sub_i[23].IN1
cail_sub_i[24] => cail_sub_i[24].IN1
cail_sub_i[25] => cail_sub_i[25].IN1
cail_sub_i[26] => cail_sub_i[26].IN1
cail_sub_i[27] => cail_sub_i[27].IN1
cail_sub_i[28] => cail_sub_i[28].IN1
cail_sub_i[29] => cail_sub_i[29].IN1
cail_sub_i[30] => cail_sub_i[30].IN1
cail_sub_i[31] => cail_sub_i[31].IN1
cail_mult_i[0] => cail_mult_i[0].IN1
cail_mult_i[1] => cail_mult_i[1].IN1
cail_mult_i[2] => cail_mult_i[2].IN1
cail_mult_i[3] => cail_mult_i[3].IN1
cail_mult_i[4] => cail_mult_i[4].IN1
cail_mult_i[5] => cail_mult_i[5].IN1
cail_mult_i[6] => cail_mult_i[6].IN1
cail_mult_i[7] => cail_mult_i[7].IN1
cail_mult_i[8] => cail_mult_i[8].IN1
cail_mult_i[9] => cail_mult_i[9].IN1
cail_mult_i[10] => cail_mult_i[10].IN1
cail_mult_i[11] => cail_mult_i[11].IN1
cail_mult_i[12] => cail_mult_i[12].IN1
cail_mult_i[13] => cail_mult_i[13].IN1
cail_mult_i[14] => cail_mult_i[14].IN1
cail_mult_i[15] => cail_mult_i[15].IN1
cail_mult_i[16] => cail_mult_i[16].IN1
cail_mult_i[17] => cail_mult_i[17].IN1
cail_mult_i[18] => cail_mult_i[18].IN1
cail_mult_i[19] => cail_mult_i[19].IN1
cail_mult_i[20] => cail_mult_i[20].IN1
cail_mult_i[21] => cail_mult_i[21].IN1
cail_mult_i[22] => cail_mult_i[22].IN1
cail_mult_i[23] => cail_mult_i[23].IN1
cail_mult_i[24] => cail_mult_i[24].IN1
cail_mult_i[25] => cail_mult_i[25].IN1
cail_mult_i[26] => cail_mult_i[26].IN1
cail_mult_i[27] => cail_mult_i[27].IN1
cail_mult_i[28] => cail_mult_i[28].IN1
cail_mult_i[29] => cail_mult_i[29].IN1
cail_mult_i[30] => cail_mult_i[30].IN1
cail_mult_i[31] => cail_mult_i[31].IN1
result[0] <= data_fifo:data_fifo.q
result[1] <= data_fifo:data_fifo.q
result[2] <= data_fifo:data_fifo.q
result[3] <= data_fifo:data_fifo.q
result[4] <= data_fifo:data_fifo.q
result[5] <= data_fifo:data_fifo.q
result[6] <= data_fifo:data_fifo.q
result[7] <= data_fifo:data_fifo.q
result[8] <= data_fifo:data_fifo.q
result[9] <= data_fifo:data_fifo.q
result[10] <= data_fifo:data_fifo.q
result[11] <= data_fifo:data_fifo.q
result[12] <= data_fifo:data_fifo.q
result[13] <= data_fifo:data_fifo.q
result[14] <= data_fifo:data_fifo.q
result[15] <= data_fifo:data_fifo.q
result[16] <= data_fifo:data_fifo.q
result[17] <= data_fifo:data_fifo.q
result[18] <= data_fifo:data_fifo.q
result[19] <= data_fifo:data_fifo.q
result[20] <= data_fifo:data_fifo.q
result[21] <= data_fifo:data_fifo.q
result[22] <= data_fifo:data_fifo.q
result[23] <= data_fifo:data_fifo.q
result[24] <= data_fifo:data_fifo.q
result[25] <= data_fifo:data_fifo.q
result[26] <= data_fifo:data_fifo.q
result[27] <= data_fifo:data_fifo.q
result[28] <= data_fifo:data_fifo.q
result[29] <= data_fifo:data_fifo.q
result[30] <= data_fifo:data_fifo.q
result[31] <= data_fifo:data_fifo.q
cail_en <= cail_en.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606
clk => clk.IN1
rst_n => reset.IN1
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => clk_25m.PRESET
rst_n => read_siganl.ACLR
rst_n => read_cnt[0].ACLR
rst_n => read_cnt[1].ACLR
rst_n => read_cnt[2].ACLR
rst_n => read_cnt[3].ACLR
rst_n => read_cnt[4].ACLR
rst_n => read_cnt[5].ACLR
rst_n => ad_fifo_wr.ACLR
rst_n => mode[0].ACLR
rst_n => mode[1].ACLR
rst_n => mode[2].ACLR
ad_clk_o <= ad_clk_o.DB_MAX_OUTPUT_PORT_TYPE
ad_conv_o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
data_i[15] => data_i[15].IN1
ad_rd => ad_rd.IN1
ad_data[0] <= ad_fifo:ad_fifo.q
ad_data[1] <= ad_fifo:ad_fifo.q
ad_data[2] <= ad_fifo:ad_fifo.q
ad_data[3] <= ad_fifo:ad_fifo.q
ad_data[4] <= ad_fifo:ad_fifo.q
ad_data[5] <= ad_fifo:ad_fifo.q
ad_data[6] <= ad_fifo:ad_fifo.q
ad_data[7] <= ad_fifo:ad_fifo.q
ad_data[8] <= ad_fifo:ad_fifo.q
ad_data[9] <= ad_fifo:ad_fifo.q
ad_data[10] <= ad_fifo:ad_fifo.q
ad_data[11] <= ad_fifo:ad_fifo.q
ad_data[12] <= ad_fifo:ad_fifo.q
ad_data[13] <= ad_fifo:ad_fifo.q
ad_data[14] <= ad_fifo:ad_fifo.q
ad_data[15] <= ad_fifo:ad_fifo.q
data_cnt[0] <= ad_fifo:ad_fifo.rdusedw
data_cnt[1] <= ad_fifo:ad_fifo.rdusedw
data_cnt[2] <= ad_fifo:ad_fifo.rdusedw
data_cnt[3] <= ad_fifo:ad_fifo.rdusedw
data_cnt[4] <= ad_fifo:ad_fifo.rdusedw


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_scj1:auto_generated.data[0]
data[1] => dcfifo_scj1:auto_generated.data[1]
data[2] => dcfifo_scj1:auto_generated.data[2]
data[3] => dcfifo_scj1:auto_generated.data[3]
data[4] => dcfifo_scj1:auto_generated.data[4]
data[5] => dcfifo_scj1:auto_generated.data[5]
data[6] => dcfifo_scj1:auto_generated.data[6]
data[7] => dcfifo_scj1:auto_generated.data[7]
data[8] => dcfifo_scj1:auto_generated.data[8]
data[9] => dcfifo_scj1:auto_generated.data[9]
data[10] => dcfifo_scj1:auto_generated.data[10]
data[11] => dcfifo_scj1:auto_generated.data[11]
data[12] => dcfifo_scj1:auto_generated.data[12]
data[13] => dcfifo_scj1:auto_generated.data[13]
data[14] => dcfifo_scj1:auto_generated.data[14]
data[15] => dcfifo_scj1:auto_generated.data[15]
q[0] <= dcfifo_scj1:auto_generated.q[0]
q[1] <= dcfifo_scj1:auto_generated.q[1]
q[2] <= dcfifo_scj1:auto_generated.q[2]
q[3] <= dcfifo_scj1:auto_generated.q[3]
q[4] <= dcfifo_scj1:auto_generated.q[4]
q[5] <= dcfifo_scj1:auto_generated.q[5]
q[6] <= dcfifo_scj1:auto_generated.q[6]
q[7] <= dcfifo_scj1:auto_generated.q[7]
q[8] <= dcfifo_scj1:auto_generated.q[8]
q[9] <= dcfifo_scj1:auto_generated.q[9]
q[10] <= dcfifo_scj1:auto_generated.q[10]
q[11] <= dcfifo_scj1:auto_generated.q[11]
q[12] <= dcfifo_scj1:auto_generated.q[12]
q[13] <= dcfifo_scj1:auto_generated.q[13]
q[14] <= dcfifo_scj1:auto_generated.q[14]
q[15] <= dcfifo_scj1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_scj1:auto_generated.rdclk
rdreq => dcfifo_scj1:auto_generated.rdreq
wrclk => dcfifo_scj1:auto_generated.wrclk
wrreq => dcfifo_scj1:auto_generated.wrreq
aclr => dcfifo_scj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_scj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_scj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_scj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_scj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_scj1:auto_generated.rdusedw[4]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => altsyncram_7o41:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdptr_g[5].IN0
aclr => wrptr_g[5].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_7o41:fifo_ram.data_a[0]
data[1] => altsyncram_7o41:fifo_ram.data_a[1]
data[2] => altsyncram_7o41:fifo_ram.data_a[2]
data[3] => altsyncram_7o41:fifo_ram.data_a[3]
data[4] => altsyncram_7o41:fifo_ram.data_a[4]
data[5] => altsyncram_7o41:fifo_ram.data_a[5]
data[6] => altsyncram_7o41:fifo_ram.data_a[6]
data[7] => altsyncram_7o41:fifo_ram.data_a[7]
data[8] => altsyncram_7o41:fifo_ram.data_a[8]
data[9] => altsyncram_7o41:fifo_ram.data_a[9]
data[10] => altsyncram_7o41:fifo_ram.data_a[10]
data[11] => altsyncram_7o41:fifo_ram.data_a[11]
data[12] => altsyncram_7o41:fifo_ram.data_a[12]
data[13] => altsyncram_7o41:fifo_ram.data_a[13]
data[14] => altsyncram_7o41:fifo_ram.data_a[14]
data[15] => altsyncram_7o41:fifo_ram.data_a[15]
q[0] <= altsyncram_7o41:fifo_ram.q_b[0]
q[1] <= altsyncram_7o41:fifo_ram.q_b[1]
q[2] <= altsyncram_7o41:fifo_ram.q_b[2]
q[3] <= altsyncram_7o41:fifo_ram.q_b[3]
q[4] <= altsyncram_7o41:fifo_ram.q_b[4]
q[5] <= altsyncram_7o41:fifo_ram.q_b[5]
q[6] <= altsyncram_7o41:fifo_ram.q_b[6]
q[7] <= altsyncram_7o41:fifo_ram.q_b[7]
q[8] <= altsyncram_7o41:fifo_ram.q_b[8]
q[9] <= altsyncram_7o41:fifo_ram.q_b[9]
q[10] <= altsyncram_7o41:fifo_ram.q_b[10]
q[11] <= altsyncram_7o41:fifo_ram.q_b[11]
q[12] <= altsyncram_7o41:fifo_ram.q_b[12]
q[13] <= altsyncram_7o41:fifo_ram.q_b[13]
q[14] <= altsyncram_7o41:fifo_ram.q_b[14]
q[15] <= altsyncram_7o41:fifo_ram.q_b[15]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_7o41:fifo_ram.clock1
rdclk => dffpipe_dd9:rs_brp.clock
rdclk => dffpipe_dd9:rs_bwp.clock
rdclk => alt_synch_pipe_tnl:rs_dgwp.clock
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => altsyncram_7o41:fifo_ram.clock0
wrclk => alt_synch_pipe_0ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|a_gray2bin_rgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|altsyncram_7o41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|dffpipe_dd9:rs_brp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|dffpipe_dd9:rs_bwp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|cmpr_c66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|analyzer|ad_control_top:ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_scj1:auto_generated|cmpr_c66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail
clk => clk.IN3
rst_n => cnt_cail[0].ACLR
rst_n => cnt_cail[1].ACLR
rst_n => cnt_cail[2].ACLR
rst_n => cnt_cail[3].ACLR
rst_n => cnt_cail[4].ACLR
rst_n => cnt_cail[5].ACLR
rst_n => cnt_cail[6].ACLR
rst_n => cnt_cail[7].ACLR
rst_n => cnt_cail[8].ACLR
rst_n => cnt_cail[9].ACLR
rst_n => cnt_cail[10].ACLR
rst_n => cnt_cail[11].ACLR
rst_n => cnt_cail[12].ACLR
rst_n => cnt_cail[13].ACLR
rst_n => cnt_cail[14].ACLR
rst_n => cnt_cail[15].ACLR
rst_n => valid~reg0.ACLR
rst_n => cail_state.ACLR
cail_en => cail_state.OUTPUTSELECT
short_data[0] => short_data[0].IN1
short_data[1] => short_data[1].IN1
short_data[2] => short_data[2].IN1
short_data[3] => short_data[3].IN1
short_data[4] => short_data[4].IN1
short_data[5] => short_data[5].IN1
short_data[6] => short_data[6].IN1
short_data[7] => short_data[7].IN1
short_data[8] => short_data[8].IN1
short_data[9] => short_data[9].IN1
short_data[10] => short_data[10].IN1
short_data[11] => short_data[11].IN1
short_data[12] => short_data[12].IN1
short_data[13] => short_data[13].IN1
short_data[14] => short_data[14].IN1
short_data[15] => short_data[15].IN1
data_len[0] => Equal0.IN31
data_len[0] => LessThan1.IN32
data_len[1] => Equal0.IN30
data_len[1] => LessThan1.IN31
data_len[2] => Equal0.IN29
data_len[2] => LessThan1.IN30
data_len[3] => Equal0.IN28
data_len[3] => LessThan1.IN29
data_len[4] => Add0.IN0
data_len[5] => Add0.IN12
data_len[6] => Add0.IN11
data_len[7] => Add0.IN10
data_len[8] => Add0.IN9
data_len[9] => Add0.IN8
data_len[10] => Add0.IN7
data_len[11] => Add0.IN6
data_len[12] => Add0.IN5
data_len[13] => Add0.IN4
data_len[14] => Add0.IN3
data_len[15] => Add0.IN2
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cail_sub_i[0] => cail_sub_i[0].IN1
cail_sub_i[1] => cail_sub_i[1].IN1
cail_sub_i[2] => cail_sub_i[2].IN1
cail_sub_i[3] => cail_sub_i[3].IN1
cail_sub_i[4] => cail_sub_i[4].IN1
cail_sub_i[5] => cail_sub_i[5].IN1
cail_sub_i[6] => cail_sub_i[6].IN1
cail_sub_i[7] => cail_sub_i[7].IN1
cail_sub_i[8] => cail_sub_i[8].IN1
cail_sub_i[9] => cail_sub_i[9].IN1
cail_sub_i[10] => cail_sub_i[10].IN1
cail_sub_i[11] => cail_sub_i[11].IN1
cail_sub_i[12] => cail_sub_i[12].IN1
cail_sub_i[13] => cail_sub_i[13].IN1
cail_sub_i[14] => cail_sub_i[14].IN1
cail_sub_i[15] => cail_sub_i[15].IN1
cail_sub_i[16] => cail_sub_i[16].IN1
cail_sub_i[17] => cail_sub_i[17].IN1
cail_sub_i[18] => cail_sub_i[18].IN1
cail_sub_i[19] => cail_sub_i[19].IN1
cail_sub_i[20] => cail_sub_i[20].IN1
cail_sub_i[21] => cail_sub_i[21].IN1
cail_sub_i[22] => cail_sub_i[22].IN1
cail_sub_i[23] => cail_sub_i[23].IN1
cail_sub_i[24] => cail_sub_i[24].IN1
cail_sub_i[25] => cail_sub_i[25].IN1
cail_sub_i[26] => cail_sub_i[26].IN1
cail_sub_i[27] => cail_sub_i[27].IN1
cail_sub_i[28] => cail_sub_i[28].IN1
cail_sub_i[29] => cail_sub_i[29].IN1
cail_sub_i[30] => cail_sub_i[30].IN1
cail_sub_i[31] => cail_sub_i[31].IN1
cail_mult_i[0] => cail_mult_i[0].IN1
cail_mult_i[1] => cail_mult_i[1].IN1
cail_mult_i[2] => cail_mult_i[2].IN1
cail_mult_i[3] => cail_mult_i[3].IN1
cail_mult_i[4] => cail_mult_i[4].IN1
cail_mult_i[5] => cail_mult_i[5].IN1
cail_mult_i[6] => cail_mult_i[6].IN1
cail_mult_i[7] => cail_mult_i[7].IN1
cail_mult_i[8] => cail_mult_i[8].IN1
cail_mult_i[9] => cail_mult_i[9].IN1
cail_mult_i[10] => cail_mult_i[10].IN1
cail_mult_i[11] => cail_mult_i[11].IN1
cail_mult_i[12] => cail_mult_i[12].IN1
cail_mult_i[13] => cail_mult_i[13].IN1
cail_mult_i[14] => cail_mult_i[14].IN1
cail_mult_i[15] => cail_mult_i[15].IN1
cail_mult_i[16] => cail_mult_i[16].IN1
cail_mult_i[17] => cail_mult_i[17].IN1
cail_mult_i[18] => cail_mult_i[18].IN1
cail_mult_i[19] => cail_mult_i[19].IN1
cail_mult_i[20] => cail_mult_i[20].IN1
cail_mult_i[21] => cail_mult_i[21].IN1
cail_mult_i[22] => cail_mult_i[22].IN1
cail_mult_i[23] => cail_mult_i[23].IN1
cail_mult_i[24] => cail_mult_i[24].IN1
cail_mult_i[25] => cail_mult_i[25].IN1
cail_mult_i[26] => cail_mult_i[26].IN1
cail_mult_i[27] => cail_mult_i[27].IN1
cail_mult_i[28] => cail_mult_i[28].IN1
cail_mult_i[29] => cail_mult_i[29].IN1
cail_mult_i[30] => cail_mult_i[30].IN1
cail_mult_i[31] => cail_mult_i[31].IN1
cail_val_o[0] <= mult:mult.result
cail_val_o[1] <= mult:mult.result
cail_val_o[2] <= mult:mult.result
cail_val_o[3] <= mult:mult.result
cail_val_o[4] <= mult:mult.result
cail_val_o[5] <= mult:mult.result
cail_val_o[6] <= mult:mult.result
cail_val_o[7] <= mult:mult.result
cail_val_o[8] <= mult:mult.result
cail_val_o[9] <= mult:mult.result
cail_val_o[10] <= mult:mult.result
cail_val_o[11] <= mult:mult.result
cail_val_o[12] <= mult:mult.result
cail_val_o[13] <= mult:mult.result
cail_val_o[14] <= mult:mult.result
cail_val_o[15] <= mult:mult.result
cail_val_o[16] <= mult:mult.result
cail_val_o[17] <= mult:mult.result
cail_val_o[18] <= mult:mult.result
cail_val_o[19] <= mult:mult.result
cail_val_o[20] <= mult:mult.result
cail_val_o[21] <= mult:mult.result
cail_val_o[22] <= mult:mult.result
cail_val_o[23] <= mult:mult.result
cail_val_o[24] <= mult:mult.result
cail_val_o[25] <= mult:mult.result
cail_val_o[26] <= mult:mult.result
cail_val_o[27] <= mult:mult.result
cail_val_o[28] <= mult:mult.result
cail_val_o[29] <= mult:mult.result
cail_val_o[30] <= mult:mult.result
cail_val_o[31] <= mult:mult.result


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[1] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[2] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[3] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[4] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[5] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[6] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[7] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[8] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[9] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[10] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[11] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[12] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[13] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[14] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[15] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[16] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[17] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[18] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[19] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[20] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[21] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[22] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[23] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[24] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[25] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[26] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[27] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[28] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[29] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[30] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[31] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component
clock => clock.IN1
dataa[0] => mag_int_a.IN0
dataa[0] => invert_int_a[0].IN1
dataa[1] => mag_int_a.IN0
dataa[1] => invert_int_a[1].IN1
dataa[2] => mag_int_a.IN0
dataa[2] => invert_int_a[2].IN1
dataa[3] => mag_int_a.IN0
dataa[3] => invert_int_a[3].IN1
dataa[4] => mag_int_a.IN0
dataa[4] => invert_int_a[4].IN1
dataa[5] => mag_int_a.IN0
dataa[5] => invert_int_a[5].IN1
dataa[6] => mag_int_a.IN0
dataa[6] => invert_int_a[6].IN1
dataa[7] => mag_int_a.IN0
dataa[7] => invert_int_a[7].IN1
dataa[8] => mag_int_a.IN0
dataa[8] => invert_int_a[8].IN1
dataa[9] => mag_int_a.IN0
dataa[9] => invert_int_a[9].IN1
dataa[10] => mag_int_a.IN0
dataa[10] => invert_int_a[10].IN1
dataa[11] => mag_int_a.IN0
dataa[11] => invert_int_a[11].IN1
dataa[12] => mag_int_a.IN0
dataa[12] => invert_int_a[12].IN1
dataa[13] => mag_int_a.IN0
dataa[13] => invert_int_a[13].IN1
dataa[14] => mag_int_a.IN0
dataa[14] => invert_int_a[14].IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => sign_int_a_reg1.DATAIN
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5
aclr => sel_pipec3r1d.ACLR
aclr => sel_pipec2r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => dir_pipe[0].ACLR
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec2r1d.ENA
clock => sel_pipec3r1d.CLK
clock => sel_pipec2r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => dir_pipe[0].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => sel_pipec2r1d.DATAIN
distance[3] => sel_pipec3r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= short_to_float_altpriority_encoder_be8:altpriority_encoder7.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= short_to_float_altpriority_encoder_6e8:altpriority_encoder9.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder11.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3v7:altpriority_encoder10
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3e8:altpriority_encoder11
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9|short_to_float_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9|short_to_float_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= short_to_float_altpriority_encoder_6e8:altpriority_encoder15.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder14|short_to_float_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder14|short_to_float_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15|short_to_float_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15|short_to_float_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_71f:auto_generated.dataa[0]
dataa[1] => add_sub_71f:auto_generated.dataa[1]
dataa[2] => add_sub_71f:auto_generated.dataa[2]
dataa[3] => add_sub_71f:auto_generated.dataa[3]
dataa[4] => add_sub_71f:auto_generated.dataa[4]
dataa[5] => add_sub_71f:auto_generated.dataa[5]
dataa[6] => add_sub_71f:auto_generated.dataa[6]
dataa[7] => add_sub_71f:auto_generated.dataa[7]
dataa[8] => add_sub_71f:auto_generated.dataa[8]
dataa[9] => add_sub_71f:auto_generated.dataa[9]
dataa[10] => add_sub_71f:auto_generated.dataa[10]
dataa[11] => add_sub_71f:auto_generated.dataa[11]
dataa[12] => add_sub_71f:auto_generated.dataa[12]
dataa[13] => add_sub_71f:auto_generated.dataa[13]
dataa[14] => add_sub_71f:auto_generated.dataa[14]
datab[0] => add_sub_71f:auto_generated.datab[0]
datab[1] => add_sub_71f:auto_generated.datab[1]
datab[2] => add_sub_71f:auto_generated.datab[2]
datab[3] => add_sub_71f:auto_generated.datab[3]
datab[4] => add_sub_71f:auto_generated.datab[4]
datab[5] => add_sub_71f:auto_generated.datab[5]
datab[6] => add_sub_71f:auto_generated.datab[6]
datab[7] => add_sub_71f:auto_generated.datab[7]
datab[8] => add_sub_71f:auto_generated.datab[8]
datab[9] => add_sub_71f:auto_generated.datab[9]
datab[10] => add_sub_71f:auto_generated.datab[10]
datab[11] => add_sub_71f:auto_generated.datab[11]
datab[12] => add_sub_71f:auto_generated.datab[12]
datab[13] => add_sub_71f:auto_generated.datab[13]
datab[14] => add_sub_71f:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_71f:auto_generated.result[0]
result[1] <= add_sub_71f:auto_generated.result[1]
result[2] <= add_sub_71f:auto_generated.result[2]
result[3] <= add_sub_71f:auto_generated.result[3]
result[4] <= add_sub_71f:auto_generated.result[4]
result[5] <= add_sub_71f:auto_generated.result[5]
result[6] <= add_sub_71f:auto_generated.result[6]
result[7] <= add_sub_71f:auto_generated.result[7]
result[8] <= add_sub_71f:auto_generated.result[8]
result[9] <= add_sub_71f:auto_generated.result[9]
result[10] <= add_sub_71f:auto_generated.result[10]
result[11] <= add_sub_71f:auto_generated.result[11]
result[12] <= add_sub_71f:auto_generated.result[12]
result[13] <= add_sub_71f:auto_generated.result[13]
result[14] <= add_sub_71f:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1|add_sub_71f:auto_generated
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_q0f:auto_generated.dataa[0]
dataa[1] => add_sub_q0f:auto_generated.dataa[1]
dataa[2] => add_sub_q0f:auto_generated.dataa[2]
dataa[3] => add_sub_q0f:auto_generated.dataa[3]
dataa[4] => add_sub_q0f:auto_generated.dataa[4]
dataa[5] => add_sub_q0f:auto_generated.dataa[5]
dataa[6] => add_sub_q0f:auto_generated.dataa[6]
dataa[7] => add_sub_q0f:auto_generated.dataa[7]
datab[0] => add_sub_q0f:auto_generated.datab[0]
datab[1] => add_sub_q0f:auto_generated.datab[1]
datab[2] => add_sub_q0f:auto_generated.datab[2]
datab[3] => add_sub_q0f:auto_generated.datab[3]
datab[4] => add_sub_q0f:auto_generated.datab[4]
datab[5] => add_sub_q0f:auto_generated.datab[5]
datab[6] => add_sub_q0f:auto_generated.datab[6]
datab[7] => add_sub_q0f:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_q0f:auto_generated.result[0]
result[1] <= add_sub_q0f:auto_generated.result[1]
result[2] <= add_sub_q0f:auto_generated.result[2]
result[3] <= add_sub_q0f:auto_generated.result[3]
result[4] <= add_sub_q0f:auto_generated.result[4]
result[5] <= add_sub_q0f:auto_generated.result[5]
result[6] <= add_sub_q0f:auto_generated.result[6]
result[7] <= add_sub_q0f:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4
dataa[0] => cmpr_6mg:auto_generated.dataa[0]
dataa[1] => cmpr_6mg:auto_generated.dataa[1]
dataa[2] => cmpr_6mg:auto_generated.dataa[2]
dataa[3] => cmpr_6mg:auto_generated.dataa[3]
dataa[4] => cmpr_6mg:auto_generated.dataa[4]
dataa[5] => cmpr_6mg:auto_generated.dataa[5]
dataa[6] => cmpr_6mg:auto_generated.dataa[6]
dataa[7] => cmpr_6mg:auto_generated.dataa[7]
datab[0] => cmpr_6mg:auto_generated.datab[0]
datab[1] => cmpr_6mg:auto_generated.datab[1]
datab[2] => cmpr_6mg:auto_generated.datab[2]
datab[3] => cmpr_6mg:auto_generated.datab[3]
datab[4] => cmpr_6mg:auto_generated.datab[4]
datab[5] => cmpr_6mg:auto_generated.datab[5]
datab[6] => cmpr_6mg:auto_generated.datab[6]
datab[7] => cmpr_6mg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_6mg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[1] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[2] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[3] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[4] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[5] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[6] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[7] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[8] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[9] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[10] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[11] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[12] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[13] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[14] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[15] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[16] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[17] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[18] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[19] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[20] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[21] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[22] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[23] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[24] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[25] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[26] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[27] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[28] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[29] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[30] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result
result[31] <= float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component.result


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component
clock => clock.IN8
dataa[0] => man_a_not_zero_w[1].IN0
dataa[0] => aligned_dataa_man_dffe15_wo[0].IN1
dataa[1] => aligned_dataa_man_dffe15_wo[1].IN1
dataa[1] => man_a_not_zero_w[1].IN1
dataa[2] => aligned_dataa_man_dffe15_wo[2].IN1
dataa[2] => man_a_not_zero_w[2].IN1
dataa[3] => aligned_dataa_man_dffe15_wo[3].IN1
dataa[3] => man_a_not_zero_w[3].IN1
dataa[4] => aligned_dataa_man_dffe15_wo[4].IN1
dataa[4] => man_a_not_zero_w[4].IN1
dataa[5] => aligned_dataa_man_dffe15_wo[5].IN1
dataa[5] => man_a_not_zero_w[5].IN1
dataa[6] => aligned_dataa_man_dffe15_wo[6].IN1
dataa[6] => man_a_not_zero_w[6].IN1
dataa[7] => aligned_dataa_man_dffe15_wo[7].IN1
dataa[7] => man_a_not_zero_w[7].IN1
dataa[8] => aligned_dataa_man_dffe15_wo[8].IN1
dataa[8] => man_a_not_zero_w[8].IN1
dataa[9] => aligned_dataa_man_dffe15_wo[9].IN1
dataa[9] => man_a_not_zero_w[9].IN1
dataa[10] => aligned_dataa_man_dffe15_wo[10].IN1
dataa[10] => man_a_not_zero_w[10].IN1
dataa[11] => aligned_dataa_man_dffe15_wo[11].IN1
dataa[11] => man_a_not_zero_w[11].IN1
dataa[12] => aligned_dataa_man_dffe15_wo[12].IN1
dataa[12] => man_a_not_zero_w[12].IN1
dataa[13] => aligned_dataa_man_dffe15_wo[13].IN1
dataa[13] => man_a_not_zero_w[13].IN1
dataa[14] => aligned_dataa_man_dffe15_wo[14].IN1
dataa[14] => man_a_not_zero_w[14].IN1
dataa[15] => aligned_dataa_man_dffe15_wo[15].IN1
dataa[15] => man_a_not_zero_w[15].IN1
dataa[16] => aligned_dataa_man_dffe15_wo[16].IN1
dataa[16] => man_a_not_zero_w[16].IN1
dataa[17] => aligned_dataa_man_dffe15_wo[17].IN1
dataa[17] => man_a_not_zero_w[17].IN1
dataa[18] => aligned_dataa_man_dffe15_wo[18].IN1
dataa[18] => man_a_not_zero_w[18].IN1
dataa[19] => aligned_dataa_man_dffe15_wo[19].IN1
dataa[19] => man_a_not_zero_w[19].IN1
dataa[20] => aligned_dataa_man_dffe15_wo[20].IN1
dataa[20] => man_a_not_zero_w[20].IN1
dataa[21] => aligned_dataa_man_dffe15_wo[21].IN1
dataa[21] => man_a_not_zero_w[21].IN1
dataa[22] => aligned_dataa_man_dffe15_wo[22].IN1
dataa[22] => man_a_not_zero_w[22].IN1
dataa[23] => aligned_dataa_exp_w.IN1
dataa[23] => exp_a_all_one_w[1].IN0
dataa[23] => exp_a_not_zero_w[1].IN0
dataa[24] => exp_a_all_one_w[1].IN1
dataa[24] => exp_a_not_zero_w[1].IN1
dataa[24] => aligned_dataa_exp_w.IN1
dataa[25] => exp_a_all_one_w[2].IN1
dataa[25] => exp_a_not_zero_w[2].IN1
dataa[25] => aligned_dataa_exp_w.IN1
dataa[26] => exp_a_all_one_w[3].IN1
dataa[26] => exp_a_not_zero_w[3].IN1
dataa[26] => aligned_dataa_exp_w.IN1
dataa[27] => exp_a_all_one_w[4].IN1
dataa[27] => exp_a_not_zero_w[4].IN1
dataa[27] => aligned_dataa_exp_w.IN1
dataa[28] => exp_a_all_one_w[5].IN1
dataa[28] => exp_a_not_zero_w[5].IN1
dataa[28] => aligned_dataa_exp_w.IN1
dataa[29] => exp_a_all_one_w[6].IN1
dataa[29] => exp_a_not_zero_w[6].IN1
dataa[29] => aligned_dataa_exp_w.IN1
dataa[30] => exp_a_all_one_w[7].IN1
dataa[30] => exp_a_not_zero_w[7].IN1
dataa[30] => aligned_dataa_exp_w.IN1
dataa[31] => infinite_output_sign_dffe1_wi.IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => man_b_not_zero_w[1].IN0
datab[0] => aligned_datab_man_dffe15_wo[0].IN1
datab[1] => aligned_datab_man_dffe15_wo[1].IN1
datab[1] => man_b_not_zero_w[1].IN1
datab[2] => aligned_datab_man_dffe15_wo[2].IN1
datab[2] => man_b_not_zero_w[2].IN1
datab[3] => aligned_datab_man_dffe15_wo[3].IN1
datab[3] => man_b_not_zero_w[3].IN1
datab[4] => aligned_datab_man_dffe15_wo[4].IN1
datab[4] => man_b_not_zero_w[4].IN1
datab[5] => aligned_datab_man_dffe15_wo[5].IN1
datab[5] => man_b_not_zero_w[5].IN1
datab[6] => aligned_datab_man_dffe15_wo[6].IN1
datab[6] => man_b_not_zero_w[6].IN1
datab[7] => aligned_datab_man_dffe15_wo[7].IN1
datab[7] => man_b_not_zero_w[7].IN1
datab[8] => aligned_datab_man_dffe15_wo[8].IN1
datab[8] => man_b_not_zero_w[8].IN1
datab[9] => aligned_datab_man_dffe15_wo[9].IN1
datab[9] => man_b_not_zero_w[9].IN1
datab[10] => aligned_datab_man_dffe15_wo[10].IN1
datab[10] => man_b_not_zero_w[10].IN1
datab[11] => aligned_datab_man_dffe15_wo[11].IN1
datab[11] => man_b_not_zero_w[11].IN1
datab[12] => aligned_datab_man_dffe15_wo[12].IN1
datab[12] => man_b_not_zero_w[12].IN1
datab[13] => aligned_datab_man_dffe15_wo[13].IN1
datab[13] => man_b_not_zero_w[13].IN1
datab[14] => aligned_datab_man_dffe15_wo[14].IN1
datab[14] => man_b_not_zero_w[14].IN1
datab[15] => aligned_datab_man_dffe15_wo[15].IN1
datab[15] => man_b_not_zero_w[15].IN1
datab[16] => aligned_datab_man_dffe15_wo[16].IN1
datab[16] => man_b_not_zero_w[16].IN1
datab[17] => aligned_datab_man_dffe15_wo[17].IN1
datab[17] => man_b_not_zero_w[17].IN1
datab[18] => aligned_datab_man_dffe15_wo[18].IN1
datab[18] => man_b_not_zero_w[18].IN1
datab[19] => aligned_datab_man_dffe15_wo[19].IN1
datab[19] => man_b_not_zero_w[19].IN1
datab[20] => aligned_datab_man_dffe15_wo[20].IN1
datab[20] => man_b_not_zero_w[20].IN1
datab[21] => aligned_datab_man_dffe15_wo[21].IN1
datab[21] => man_b_not_zero_w[21].IN1
datab[22] => aligned_datab_man_dffe15_wo[22].IN1
datab[22] => man_b_not_zero_w[22].IN1
datab[23] => aligned_datab_exp_w.IN1
datab[23] => exp_b_all_one_w[1].IN0
datab[23] => exp_b_not_zero_w[1].IN0
datab[24] => exp_b_all_one_w[1].IN1
datab[24] => exp_b_not_zero_w[1].IN1
datab[24] => aligned_datab_exp_w.IN1
datab[25] => exp_b_all_one_w[2].IN1
datab[25] => exp_b_not_zero_w[2].IN1
datab[25] => aligned_datab_exp_w.IN1
datab[26] => exp_b_all_one_w[3].IN1
datab[26] => exp_b_not_zero_w[3].IN1
datab[26] => aligned_datab_exp_w.IN1
datab[27] => exp_b_all_one_w[4].IN1
datab[27] => exp_b_not_zero_w[4].IN1
datab[27] => aligned_datab_exp_w.IN1
datab[28] => exp_b_all_one_w[5].IN1
datab[28] => exp_b_not_zero_w[5].IN1
datab[28] => aligned_datab_exp_w.IN1
datab[29] => exp_b_all_one_w[6].IN1
datab[29] => exp_b_not_zero_w[6].IN1
datab[29] => aligned_datab_exp_w.IN1
datab[30] => exp_b_all_one_w[7].IN1
datab[30] => exp_b_not_zero_w[7].IN1
datab[30] => aligned_datab_exp_w.IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
result[0] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= float_sub_altpriority_encoder_rf8:altpriority_encoder8.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= float_sub_altpriority_encoder_be8:altpriority_encoder10.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_be8:altpriority_encoder10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_be8:altpriority_encoder10|float_sub_altpriority_encoder_6e8:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_be8:altpriority_encoder10|float_sub_altpriority_encoder_6e8:altpriority_encoder11|float_sub_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_be8:altpriority_encoder10|float_sub_altpriority_encoder_6e8:altpriority_encoder11|float_sub_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_be8:altpriority_encoder10|float_sub_altpriority_encoder_6e8:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_be8:altpriority_encoder10|float_sub_altpriority_encoder_6e8:altpriority_encoder12|float_sub_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_be8:altpriority_encoder10|float_sub_altpriority_encoder_6e8:altpriority_encoder12|float_sub_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_bv7:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_6e8:altpriority_encoder16.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_bv7:altpriority_encoder9|float_sub_altpriority_encoder_6v7:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder18.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_bv7:altpriority_encoder9|float_sub_altpriority_encoder_6v7:altpriority_encoder15|float_sub_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_bv7:altpriority_encoder9|float_sub_altpriority_encoder_6v7:altpriority_encoder15|float_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_bv7:altpriority_encoder9|float_sub_altpriority_encoder_6e8:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_bv7:altpriority_encoder9|float_sub_altpriority_encoder_6e8:altpriority_encoder16|float_sub_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_r08:altpriority_encoder7|float_sub_altpriority_encoder_bv7:altpriority_encoder9|float_sub_altpriority_encoder_6e8:altpriority_encoder16|float_sub_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= float_sub_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder19
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder19|float_sub_altpriority_encoder_6e8:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder19|float_sub_altpriority_encoder_6e8:altpriority_encoder11|float_sub_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder19|float_sub_altpriority_encoder_6e8:altpriority_encoder11|float_sub_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder19|float_sub_altpriority_encoder_6e8:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder19|float_sub_altpriority_encoder_6e8:altpriority_encoder12|float_sub_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder19|float_sub_altpriority_encoder_6e8:altpriority_encoder12|float_sub_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder20|float_sub_altpriority_encoder_6e8:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder20|float_sub_altpriority_encoder_6e8:altpriority_encoder11|float_sub_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder20|float_sub_altpriority_encoder_6e8:altpriority_encoder11|float_sub_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder20|float_sub_altpriority_encoder_6e8:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder20|float_sub_altpriority_encoder_6e8:altpriority_encoder12|float_sub_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|float_sub_altpriority_encoder_rf8:altpriority_encoder8|float_sub_altpriority_encoder_be8:altpriority_encoder20|float_sub_altpriority_encoder_6e8:altpriority_encoder12|float_sub_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= float_sub_altpriority_encoder_fj8:altpriority_encoder21.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= float_sub_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23|float_sub_altpriority_encoder_qh8:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23|float_sub_altpriority_encoder_qh8:altpriority_encoder25|float_sub_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23|float_sub_altpriority_encoder_qh8:altpriority_encoder25|float_sub_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23|float_sub_altpriority_encoder_qh8:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23|float_sub_altpriority_encoder_qh8:altpriority_encoder26|float_sub_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23|float_sub_altpriority_encoder_qh8:altpriority_encoder26|float_sub_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24|float_sub_altpriority_encoder_qh8:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24|float_sub_altpriority_encoder_qh8:altpriority_encoder25|float_sub_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24|float_sub_altpriority_encoder_qh8:altpriority_encoder25|float_sub_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24|float_sub_altpriority_encoder_qh8:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24|float_sub_altpriority_encoder_qh8:altpriority_encoder26|float_sub_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24|float_sub_altpriority_encoder_qh8:altpriority_encoder26|float_sub_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= float_sub_altpriority_encoder_vh8:altpriority_encoder29.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder25|float_sub_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder25|float_sub_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder26|float_sub_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder26|float_sub_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_v28:altpriority_encoder30
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= float_sub_altpriority_encoder_qh8:altpriority_encoder31.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_v28:altpriority_encoder30|float_sub_altpriority_encoder_qh8:altpriority_encoder31
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_v28:altpriority_encoder30|float_sub_altpriority_encoder_qh8:altpriority_encoder31|float_sub_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_v28:altpriority_encoder30|float_sub_altpriority_encoder_qh8:altpriority_encoder31|float_sub_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_v28:altpriority_encoder30|float_sub_altpriority_encoder_q28:altpriority_encoder32
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= float_sub_altpriority_encoder_nh8:altpriority_encoder33.zero


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_v28:altpriority_encoder30|float_sub_altpriority_encoder_q28:altpriority_encoder32|float_sub_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_v28:altpriority_encoder30|float_sub_altpriority_encoder_q28:altpriority_encoder32|float_sub_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_a0f:auto_generated.dataa[0]
dataa[1] => add_sub_a0f:auto_generated.dataa[1]
dataa[2] => add_sub_a0f:auto_generated.dataa[2]
dataa[3] => add_sub_a0f:auto_generated.dataa[3]
dataa[4] => add_sub_a0f:auto_generated.dataa[4]
dataa[5] => add_sub_a0f:auto_generated.dataa[5]
dataa[6] => add_sub_a0f:auto_generated.dataa[6]
dataa[7] => add_sub_a0f:auto_generated.dataa[7]
dataa[8] => add_sub_a0f:auto_generated.dataa[8]
datab[0] => add_sub_a0f:auto_generated.datab[0]
datab[1] => add_sub_a0f:auto_generated.datab[1]
datab[2] => add_sub_a0f:auto_generated.datab[2]
datab[3] => add_sub_a0f:auto_generated.datab[3]
datab[4] => add_sub_a0f:auto_generated.datab[4]
datab[5] => add_sub_a0f:auto_generated.datab[5]
datab[6] => add_sub_a0f:auto_generated.datab[6]
datab[7] => add_sub_a0f:auto_generated.datab[7]
datab[8] => add_sub_a0f:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_a0f:auto_generated.result[0]
result[1] <= add_sub_a0f:auto_generated.result[1]
result[2] <= add_sub_a0f:auto_generated.result[2]
result[3] <= add_sub_a0f:auto_generated.result[3]
result[4] <= add_sub_a0f:auto_generated.result[4]
result[5] <= add_sub_a0f:auto_generated.result[5]
result[6] <= add_sub_a0f:auto_generated.result[6]
result[7] <= add_sub_a0f:auto_generated.result[7]
result[8] <= add_sub_a0f:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_a0f:auto_generated.dataa[0]
dataa[1] => add_sub_a0f:auto_generated.dataa[1]
dataa[2] => add_sub_a0f:auto_generated.dataa[2]
dataa[3] => add_sub_a0f:auto_generated.dataa[3]
dataa[4] => add_sub_a0f:auto_generated.dataa[4]
dataa[5] => add_sub_a0f:auto_generated.dataa[5]
dataa[6] => add_sub_a0f:auto_generated.dataa[6]
dataa[7] => add_sub_a0f:auto_generated.dataa[7]
dataa[8] => add_sub_a0f:auto_generated.dataa[8]
datab[0] => add_sub_a0f:auto_generated.datab[0]
datab[1] => add_sub_a0f:auto_generated.datab[1]
datab[2] => add_sub_a0f:auto_generated.datab[2]
datab[3] => add_sub_a0f:auto_generated.datab[3]
datab[4] => add_sub_a0f:auto_generated.datab[4]
datab[5] => add_sub_a0f:auto_generated.datab[5]
datab[6] => add_sub_a0f:auto_generated.datab[6]
datab[7] => add_sub_a0f:auto_generated.datab[7]
datab[8] => add_sub_a0f:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_a0f:auto_generated.result[0]
result[1] <= add_sub_a0f:auto_generated.result[1]
result[2] <= add_sub_a0f:auto_generated.result[2]
result[3] <= add_sub_a0f:auto_generated.result[3]
result[4] <= add_sub_a0f:auto_generated.result[4]
result[5] <= add_sub_a0f:auto_generated.result[5]
result[6] <= add_sub_a0f:auto_generated.result[6]
result[7] <= add_sub_a0f:auto_generated.result[7]
result[8] <= add_sub_a0f:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_70f:auto_generated.dataa[0]
dataa[1] => add_sub_70f:auto_generated.dataa[1]
dataa[2] => add_sub_70f:auto_generated.dataa[2]
dataa[3] => add_sub_70f:auto_generated.dataa[3]
dataa[4] => add_sub_70f:auto_generated.dataa[4]
dataa[5] => add_sub_70f:auto_generated.dataa[5]
datab[0] => add_sub_70f:auto_generated.datab[0]
datab[1] => add_sub_70f:auto_generated.datab[1]
datab[2] => add_sub_70f:auto_generated.datab[2]
datab[3] => add_sub_70f:auto_generated.datab[3]
datab[4] => add_sub_70f:auto_generated.datab[4]
datab[5] => add_sub_70f:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_70f:auto_generated.result[0]
result[1] <= add_sub_70f:auto_generated.result[1]
result[2] <= add_sub_70f:auto_generated.result[2]
result[3] <= add_sub_70f:auto_generated.result[3]
result[4] <= add_sub_70f:auto_generated.result[4]
result[5] <= add_sub_70f:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_70f:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_9ve:auto_generated.dataa[0]
dataa[1] => add_sub_9ve:auto_generated.dataa[1]
dataa[2] => add_sub_9ve:auto_generated.dataa[2]
dataa[3] => add_sub_9ve:auto_generated.dataa[3]
dataa[4] => add_sub_9ve:auto_generated.dataa[4]
dataa[5] => add_sub_9ve:auto_generated.dataa[5]
dataa[6] => add_sub_9ve:auto_generated.dataa[6]
dataa[7] => add_sub_9ve:auto_generated.dataa[7]
dataa[8] => add_sub_9ve:auto_generated.dataa[8]
datab[0] => add_sub_9ve:auto_generated.datab[0]
datab[1] => add_sub_9ve:auto_generated.datab[1]
datab[2] => add_sub_9ve:auto_generated.datab[2]
datab[3] => add_sub_9ve:auto_generated.datab[3]
datab[4] => add_sub_9ve:auto_generated.datab[4]
datab[5] => add_sub_9ve:auto_generated.datab[5]
datab[6] => add_sub_9ve:auto_generated.datab[6]
datab[7] => add_sub_9ve:auto_generated.datab[7]
datab[8] => add_sub_9ve:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ve:auto_generated.result[0]
result[1] <= add_sub_9ve:auto_generated.result[1]
result[2] <= add_sub_9ve:auto_generated.result[2]
result[3] <= add_sub_9ve:auto_generated.result[3]
result[4] <= add_sub_9ve:auto_generated.result[4]
result[5] <= add_sub_9ve:auto_generated.result[5]
result[6] <= add_sub_9ve:auto_generated.result[6]
result[7] <= add_sub_9ve:auto_generated.result[7]
result[8] <= add_sub_9ve:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_9ve:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_9ve:auto_generated.dataa[0]
dataa[1] => add_sub_9ve:auto_generated.dataa[1]
dataa[2] => add_sub_9ve:auto_generated.dataa[2]
dataa[3] => add_sub_9ve:auto_generated.dataa[3]
dataa[4] => add_sub_9ve:auto_generated.dataa[4]
dataa[5] => add_sub_9ve:auto_generated.dataa[5]
dataa[6] => add_sub_9ve:auto_generated.dataa[6]
dataa[7] => add_sub_9ve:auto_generated.dataa[7]
dataa[8] => add_sub_9ve:auto_generated.dataa[8]
datab[0] => add_sub_9ve:auto_generated.datab[0]
datab[1] => add_sub_9ve:auto_generated.datab[1]
datab[2] => add_sub_9ve:auto_generated.datab[2]
datab[3] => add_sub_9ve:auto_generated.datab[3]
datab[4] => add_sub_9ve:auto_generated.datab[4]
datab[5] => add_sub_9ve:auto_generated.datab[5]
datab[6] => add_sub_9ve:auto_generated.datab[6]
datab[7] => add_sub_9ve:auto_generated.datab[7]
datab[8] => add_sub_9ve:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ve:auto_generated.result[0]
result[1] <= add_sub_9ve:auto_generated.result[1]
result[2] <= add_sub_9ve:auto_generated.result[2]
result[3] <= add_sub_9ve:auto_generated.result[3]
result[4] <= add_sub_9ve:auto_generated.result[4]
result[5] <= add_sub_9ve:auto_generated.result[5]
result[6] <= add_sub_9ve:auto_generated.result[6]
result[7] <= add_sub_9ve:auto_generated.result[7]
result[8] <= add_sub_9ve:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_9ve:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_kij:auto_generated.dataa[0]
dataa[1] => add_sub_kij:auto_generated.dataa[1]
dataa[2] => add_sub_kij:auto_generated.dataa[2]
dataa[3] => add_sub_kij:auto_generated.dataa[3]
dataa[4] => add_sub_kij:auto_generated.dataa[4]
dataa[5] => add_sub_kij:auto_generated.dataa[5]
dataa[6] => add_sub_kij:auto_generated.dataa[6]
dataa[7] => add_sub_kij:auto_generated.dataa[7]
dataa[8] => add_sub_kij:auto_generated.dataa[8]
dataa[9] => add_sub_kij:auto_generated.dataa[9]
dataa[10] => add_sub_kij:auto_generated.dataa[10]
dataa[11] => add_sub_kij:auto_generated.dataa[11]
dataa[12] => add_sub_kij:auto_generated.dataa[12]
dataa[13] => add_sub_kij:auto_generated.dataa[13]
datab[0] => add_sub_kij:auto_generated.datab[0]
datab[1] => add_sub_kij:auto_generated.datab[1]
datab[2] => add_sub_kij:auto_generated.datab[2]
datab[3] => add_sub_kij:auto_generated.datab[3]
datab[4] => add_sub_kij:auto_generated.datab[4]
datab[5] => add_sub_kij:auto_generated.datab[5]
datab[6] => add_sub_kij:auto_generated.datab[6]
datab[7] => add_sub_kij:auto_generated.datab[7]
datab[8] => add_sub_kij:auto_generated.datab[8]
datab[9] => add_sub_kij:auto_generated.datab[9]
datab[10] => add_sub_kij:auto_generated.datab[10]
datab[11] => add_sub_kij:auto_generated.datab[11]
datab[12] => add_sub_kij:auto_generated.datab[12]
datab[13] => add_sub_kij:auto_generated.datab[13]
cin => add_sub_kij:auto_generated.cin
add_sub => add_sub_kij:auto_generated.add_sub
clock => add_sub_kij:auto_generated.clock
aclr => add_sub_kij:auto_generated.aclr
clken => add_sub_kij:auto_generated.clken
result[0] <= add_sub_kij:auto_generated.result[0]
result[1] <= add_sub_kij:auto_generated.result[1]
result[2] <= add_sub_kij:auto_generated.result[2]
result[3] <= add_sub_kij:auto_generated.result[3]
result[4] <= add_sub_kij:auto_generated.result[4]
result[5] <= add_sub_kij:auto_generated.result[5]
result[6] <= add_sub_kij:auto_generated.result[6]
result[7] <= add_sub_kij:auto_generated.result[7]
result[8] <= add_sub_kij:auto_generated.result[8]
result[9] <= add_sub_kij:auto_generated.result[9]
result[10] <= add_sub_kij:auto_generated.result[10]
result[11] <= add_sub_kij:auto_generated.result[11]
result[12] <= add_sub_kij:auto_generated.result[12]
result[13] <= add_sub_kij:auto_generated.result[13]
cout <= add_sub_kij:auto_generated.cout
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_kij:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_p3j:auto_generated.dataa[0]
dataa[1] => add_sub_p3j:auto_generated.dataa[1]
dataa[2] => add_sub_p3j:auto_generated.dataa[2]
dataa[3] => add_sub_p3j:auto_generated.dataa[3]
dataa[4] => add_sub_p3j:auto_generated.dataa[4]
dataa[5] => add_sub_p3j:auto_generated.dataa[5]
dataa[6] => add_sub_p3j:auto_generated.dataa[6]
dataa[7] => add_sub_p3j:auto_generated.dataa[7]
dataa[8] => add_sub_p3j:auto_generated.dataa[8]
dataa[9] => add_sub_p3j:auto_generated.dataa[9]
dataa[10] => add_sub_p3j:auto_generated.dataa[10]
dataa[11] => add_sub_p3j:auto_generated.dataa[11]
dataa[12] => add_sub_p3j:auto_generated.dataa[12]
dataa[13] => add_sub_p3j:auto_generated.dataa[13]
datab[0] => add_sub_p3j:auto_generated.datab[0]
datab[1] => add_sub_p3j:auto_generated.datab[1]
datab[2] => add_sub_p3j:auto_generated.datab[2]
datab[3] => add_sub_p3j:auto_generated.datab[3]
datab[4] => add_sub_p3j:auto_generated.datab[4]
datab[5] => add_sub_p3j:auto_generated.datab[5]
datab[6] => add_sub_p3j:auto_generated.datab[6]
datab[7] => add_sub_p3j:auto_generated.datab[7]
datab[8] => add_sub_p3j:auto_generated.datab[8]
datab[9] => add_sub_p3j:auto_generated.datab[9]
datab[10] => add_sub_p3j:auto_generated.datab[10]
datab[11] => add_sub_p3j:auto_generated.datab[11]
datab[12] => add_sub_p3j:auto_generated.datab[12]
datab[13] => add_sub_p3j:auto_generated.datab[13]
cin => add_sub_p3j:auto_generated.cin
add_sub => add_sub_p3j:auto_generated.add_sub
clock => add_sub_p3j:auto_generated.clock
aclr => add_sub_p3j:auto_generated.aclr
clken => add_sub_p3j:auto_generated.clken
result[0] <= add_sub_p3j:auto_generated.result[0]
result[1] <= add_sub_p3j:auto_generated.result[1]
result[2] <= add_sub_p3j:auto_generated.result[2]
result[3] <= add_sub_p3j:auto_generated.result[3]
result[4] <= add_sub_p3j:auto_generated.result[4]
result[5] <= add_sub_p3j:auto_generated.result[5]
result[6] <= add_sub_p3j:auto_generated.result[6]
result[7] <= add_sub_p3j:auto_generated.result[7]
result[8] <= add_sub_p3j:auto_generated.result[8]
result[9] <= add_sub_p3j:auto_generated.result[9]
result[10] <= add_sub_p3j:auto_generated.result[10]
result[11] <= add_sub_p3j:auto_generated.result[11]
result[12] <= add_sub_p3j:auto_generated.result[12]
result[13] <= add_sub_p3j:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_p3j:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_p3j:auto_generated.dataa[0]
dataa[1] => add_sub_p3j:auto_generated.dataa[1]
dataa[2] => add_sub_p3j:auto_generated.dataa[2]
dataa[3] => add_sub_p3j:auto_generated.dataa[3]
dataa[4] => add_sub_p3j:auto_generated.dataa[4]
dataa[5] => add_sub_p3j:auto_generated.dataa[5]
dataa[6] => add_sub_p3j:auto_generated.dataa[6]
dataa[7] => add_sub_p3j:auto_generated.dataa[7]
dataa[8] => add_sub_p3j:auto_generated.dataa[8]
dataa[9] => add_sub_p3j:auto_generated.dataa[9]
dataa[10] => add_sub_p3j:auto_generated.dataa[10]
dataa[11] => add_sub_p3j:auto_generated.dataa[11]
dataa[12] => add_sub_p3j:auto_generated.dataa[12]
dataa[13] => add_sub_p3j:auto_generated.dataa[13]
datab[0] => add_sub_p3j:auto_generated.datab[0]
datab[1] => add_sub_p3j:auto_generated.datab[1]
datab[2] => add_sub_p3j:auto_generated.datab[2]
datab[3] => add_sub_p3j:auto_generated.datab[3]
datab[4] => add_sub_p3j:auto_generated.datab[4]
datab[5] => add_sub_p3j:auto_generated.datab[5]
datab[6] => add_sub_p3j:auto_generated.datab[6]
datab[7] => add_sub_p3j:auto_generated.datab[7]
datab[8] => add_sub_p3j:auto_generated.datab[8]
datab[9] => add_sub_p3j:auto_generated.datab[9]
datab[10] => add_sub_p3j:auto_generated.datab[10]
datab[11] => add_sub_p3j:auto_generated.datab[11]
datab[12] => add_sub_p3j:auto_generated.datab[12]
datab[13] => add_sub_p3j:auto_generated.datab[13]
cin => add_sub_p3j:auto_generated.cin
add_sub => add_sub_p3j:auto_generated.add_sub
clock => add_sub_p3j:auto_generated.clock
aclr => add_sub_p3j:auto_generated.aclr
clken => add_sub_p3j:auto_generated.clken
result[0] <= add_sub_p3j:auto_generated.result[0]
result[1] <= add_sub_p3j:auto_generated.result[1]
result[2] <= add_sub_p3j:auto_generated.result[2]
result[3] <= add_sub_p3j:auto_generated.result[3]
result[4] <= add_sub_p3j:auto_generated.result[4]
result[5] <= add_sub_p3j:auto_generated.result[5]
result[6] <= add_sub_p3j:auto_generated.result[6]
result[7] <= add_sub_p3j:auto_generated.result[7]
result[8] <= add_sub_p3j:auto_generated.result[8]
result[9] <= add_sub_p3j:auto_generated.result[9]
result[10] <= add_sub_p3j:auto_generated.result[10]
result[11] <= add_sub_p3j:auto_generated.result[11]
result[12] <= add_sub_p3j:auto_generated.result[12]
result[13] <= add_sub_p3j:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_p3j:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_kij:auto_generated.dataa[0]
dataa[1] => add_sub_kij:auto_generated.dataa[1]
dataa[2] => add_sub_kij:auto_generated.dataa[2]
dataa[3] => add_sub_kij:auto_generated.dataa[3]
dataa[4] => add_sub_kij:auto_generated.dataa[4]
dataa[5] => add_sub_kij:auto_generated.dataa[5]
dataa[6] => add_sub_kij:auto_generated.dataa[6]
dataa[7] => add_sub_kij:auto_generated.dataa[7]
dataa[8] => add_sub_kij:auto_generated.dataa[8]
dataa[9] => add_sub_kij:auto_generated.dataa[9]
dataa[10] => add_sub_kij:auto_generated.dataa[10]
dataa[11] => add_sub_kij:auto_generated.dataa[11]
dataa[12] => add_sub_kij:auto_generated.dataa[12]
dataa[13] => add_sub_kij:auto_generated.dataa[13]
datab[0] => add_sub_kij:auto_generated.datab[0]
datab[1] => add_sub_kij:auto_generated.datab[1]
datab[2] => add_sub_kij:auto_generated.datab[2]
datab[3] => add_sub_kij:auto_generated.datab[3]
datab[4] => add_sub_kij:auto_generated.datab[4]
datab[5] => add_sub_kij:auto_generated.datab[5]
datab[6] => add_sub_kij:auto_generated.datab[6]
datab[7] => add_sub_kij:auto_generated.datab[7]
datab[8] => add_sub_kij:auto_generated.datab[8]
datab[9] => add_sub_kij:auto_generated.datab[9]
datab[10] => add_sub_kij:auto_generated.datab[10]
datab[11] => add_sub_kij:auto_generated.datab[11]
datab[12] => add_sub_kij:auto_generated.datab[12]
datab[13] => add_sub_kij:auto_generated.datab[13]
cin => add_sub_kij:auto_generated.cin
add_sub => add_sub_kij:auto_generated.add_sub
clock => add_sub_kij:auto_generated.clock
aclr => add_sub_kij:auto_generated.aclr
clken => add_sub_kij:auto_generated.clken
result[0] <= add_sub_kij:auto_generated.result[0]
result[1] <= add_sub_kij:auto_generated.result[1]
result[2] <= add_sub_kij:auto_generated.result[2]
result[3] <= add_sub_kij:auto_generated.result[3]
result[4] <= add_sub_kij:auto_generated.result[4]
result[5] <= add_sub_kij:auto_generated.result[5]
result[6] <= add_sub_kij:auto_generated.result[6]
result[7] <= add_sub_kij:auto_generated.result[7]
result[8] <= add_sub_kij:auto_generated.result[8]
result[9] <= add_sub_kij:auto_generated.result[9]
result[10] <= add_sub_kij:auto_generated.result[10]
result[11] <= add_sub_kij:auto_generated.result[11]
result[12] <= add_sub_kij:auto_generated.result[12]
result[13] <= add_sub_kij:auto_generated.result[13]
cout <= add_sub_kij:auto_generated.cout
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_kij:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_p3j:auto_generated.dataa[0]
dataa[1] => add_sub_p3j:auto_generated.dataa[1]
dataa[2] => add_sub_p3j:auto_generated.dataa[2]
dataa[3] => add_sub_p3j:auto_generated.dataa[3]
dataa[4] => add_sub_p3j:auto_generated.dataa[4]
dataa[5] => add_sub_p3j:auto_generated.dataa[5]
dataa[6] => add_sub_p3j:auto_generated.dataa[6]
dataa[7] => add_sub_p3j:auto_generated.dataa[7]
dataa[8] => add_sub_p3j:auto_generated.dataa[8]
dataa[9] => add_sub_p3j:auto_generated.dataa[9]
dataa[10] => add_sub_p3j:auto_generated.dataa[10]
dataa[11] => add_sub_p3j:auto_generated.dataa[11]
dataa[12] => add_sub_p3j:auto_generated.dataa[12]
dataa[13] => add_sub_p3j:auto_generated.dataa[13]
datab[0] => add_sub_p3j:auto_generated.datab[0]
datab[1] => add_sub_p3j:auto_generated.datab[1]
datab[2] => add_sub_p3j:auto_generated.datab[2]
datab[3] => add_sub_p3j:auto_generated.datab[3]
datab[4] => add_sub_p3j:auto_generated.datab[4]
datab[5] => add_sub_p3j:auto_generated.datab[5]
datab[6] => add_sub_p3j:auto_generated.datab[6]
datab[7] => add_sub_p3j:auto_generated.datab[7]
datab[8] => add_sub_p3j:auto_generated.datab[8]
datab[9] => add_sub_p3j:auto_generated.datab[9]
datab[10] => add_sub_p3j:auto_generated.datab[10]
datab[11] => add_sub_p3j:auto_generated.datab[11]
datab[12] => add_sub_p3j:auto_generated.datab[12]
datab[13] => add_sub_p3j:auto_generated.datab[13]
cin => add_sub_p3j:auto_generated.cin
add_sub => add_sub_p3j:auto_generated.add_sub
clock => add_sub_p3j:auto_generated.clock
aclr => add_sub_p3j:auto_generated.aclr
clken => add_sub_p3j:auto_generated.clken
result[0] <= add_sub_p3j:auto_generated.result[0]
result[1] <= add_sub_p3j:auto_generated.result[1]
result[2] <= add_sub_p3j:auto_generated.result[2]
result[3] <= add_sub_p3j:auto_generated.result[3]
result[4] <= add_sub_p3j:auto_generated.result[4]
result[5] <= add_sub_p3j:auto_generated.result[5]
result[6] <= add_sub_p3j:auto_generated.result[6]
result[7] <= add_sub_p3j:auto_generated.result[7]
result[8] <= add_sub_p3j:auto_generated.result[8]
result[9] <= add_sub_p3j:auto_generated.result[9]
result[10] <= add_sub_p3j:auto_generated.result[10]
result[11] <= add_sub_p3j:auto_generated.result[11]
result[12] <= add_sub_p3j:auto_generated.result[12]
result[13] <= add_sub_p3j:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_p3j:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_p3j:auto_generated.dataa[0]
dataa[1] => add_sub_p3j:auto_generated.dataa[1]
dataa[2] => add_sub_p3j:auto_generated.dataa[2]
dataa[3] => add_sub_p3j:auto_generated.dataa[3]
dataa[4] => add_sub_p3j:auto_generated.dataa[4]
dataa[5] => add_sub_p3j:auto_generated.dataa[5]
dataa[6] => add_sub_p3j:auto_generated.dataa[6]
dataa[7] => add_sub_p3j:auto_generated.dataa[7]
dataa[8] => add_sub_p3j:auto_generated.dataa[8]
dataa[9] => add_sub_p3j:auto_generated.dataa[9]
dataa[10] => add_sub_p3j:auto_generated.dataa[10]
dataa[11] => add_sub_p3j:auto_generated.dataa[11]
dataa[12] => add_sub_p3j:auto_generated.dataa[12]
dataa[13] => add_sub_p3j:auto_generated.dataa[13]
datab[0] => add_sub_p3j:auto_generated.datab[0]
datab[1] => add_sub_p3j:auto_generated.datab[1]
datab[2] => add_sub_p3j:auto_generated.datab[2]
datab[3] => add_sub_p3j:auto_generated.datab[3]
datab[4] => add_sub_p3j:auto_generated.datab[4]
datab[5] => add_sub_p3j:auto_generated.datab[5]
datab[6] => add_sub_p3j:auto_generated.datab[6]
datab[7] => add_sub_p3j:auto_generated.datab[7]
datab[8] => add_sub_p3j:auto_generated.datab[8]
datab[9] => add_sub_p3j:auto_generated.datab[9]
datab[10] => add_sub_p3j:auto_generated.datab[10]
datab[11] => add_sub_p3j:auto_generated.datab[11]
datab[12] => add_sub_p3j:auto_generated.datab[12]
datab[13] => add_sub_p3j:auto_generated.datab[13]
cin => add_sub_p3j:auto_generated.cin
add_sub => add_sub_p3j:auto_generated.add_sub
clock => add_sub_p3j:auto_generated.clock
aclr => add_sub_p3j:auto_generated.aclr
clken => add_sub_p3j:auto_generated.clken
result[0] <= add_sub_p3j:auto_generated.result[0]
result[1] <= add_sub_p3j:auto_generated.result[1]
result[2] <= add_sub_p3j:auto_generated.result[2]
result[3] <= add_sub_p3j:auto_generated.result[3]
result[4] <= add_sub_p3j:auto_generated.result[4]
result[5] <= add_sub_p3j:auto_generated.result[5]
result[6] <= add_sub_p3j:auto_generated.result[6]
result[7] <= add_sub_p3j:auto_generated.result[7]
result[8] <= add_sub_p3j:auto_generated.result[8]
result[9] <= add_sub_p3j:auto_generated.result[9]
result[10] <= add_sub_p3j:auto_generated.result[10]
result[11] <= add_sub_p3j:auto_generated.result[11]
result[12] <= add_sub_p3j:auto_generated.result[12]
result[13] <= add_sub_p3j:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_p3j:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_fff:auto_generated.dataa[0]
dataa[1] => add_sub_fff:auto_generated.dataa[1]
dataa[2] => add_sub_fff:auto_generated.dataa[2]
dataa[3] => add_sub_fff:auto_generated.dataa[3]
dataa[4] => add_sub_fff:auto_generated.dataa[4]
dataa[5] => add_sub_fff:auto_generated.dataa[5]
dataa[6] => add_sub_fff:auto_generated.dataa[6]
dataa[7] => add_sub_fff:auto_generated.dataa[7]
dataa[8] => add_sub_fff:auto_generated.dataa[8]
dataa[9] => add_sub_fff:auto_generated.dataa[9]
dataa[10] => add_sub_fff:auto_generated.dataa[10]
dataa[11] => add_sub_fff:auto_generated.dataa[11]
dataa[12] => add_sub_fff:auto_generated.dataa[12]
datab[0] => add_sub_fff:auto_generated.datab[0]
datab[1] => add_sub_fff:auto_generated.datab[1]
datab[2] => add_sub_fff:auto_generated.datab[2]
datab[3] => add_sub_fff:auto_generated.datab[3]
datab[4] => add_sub_fff:auto_generated.datab[4]
datab[5] => add_sub_fff:auto_generated.datab[5]
datab[6] => add_sub_fff:auto_generated.datab[6]
datab[7] => add_sub_fff:auto_generated.datab[7]
datab[8] => add_sub_fff:auto_generated.datab[8]
datab[9] => add_sub_fff:auto_generated.datab[9]
datab[10] => add_sub_fff:auto_generated.datab[10]
datab[11] => add_sub_fff:auto_generated.datab[11]
datab[12] => add_sub_fff:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fff:auto_generated.result[0]
result[1] <= add_sub_fff:auto_generated.result[1]
result[2] <= add_sub_fff:auto_generated.result[2]
result[3] <= add_sub_fff:auto_generated.result[3]
result[4] <= add_sub_fff:auto_generated.result[4]
result[5] <= add_sub_fff:auto_generated.result[5]
result[6] <= add_sub_fff:auto_generated.result[6]
result[7] <= add_sub_fff:auto_generated.result[7]
result[8] <= add_sub_fff:auto_generated.result[8]
result[9] <= add_sub_fff:auto_generated.result[9]
result[10] <= add_sub_fff:auto_generated.result[10]
result[11] <= add_sub_fff:auto_generated.result[11]
result[12] <= add_sub_fff:auto_generated.result[12]
cout <= add_sub_fff:auto_generated.cout
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_fff:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_onf:auto_generated.dataa[0]
dataa[1] => add_sub_onf:auto_generated.dataa[1]
dataa[2] => add_sub_onf:auto_generated.dataa[2]
dataa[3] => add_sub_onf:auto_generated.dataa[3]
dataa[4] => add_sub_onf:auto_generated.dataa[4]
dataa[5] => add_sub_onf:auto_generated.dataa[5]
dataa[6] => add_sub_onf:auto_generated.dataa[6]
dataa[7] => add_sub_onf:auto_generated.dataa[7]
dataa[8] => add_sub_onf:auto_generated.dataa[8]
dataa[9] => add_sub_onf:auto_generated.dataa[9]
dataa[10] => add_sub_onf:auto_generated.dataa[10]
dataa[11] => add_sub_onf:auto_generated.dataa[11]
dataa[12] => add_sub_onf:auto_generated.dataa[12]
datab[0] => add_sub_onf:auto_generated.datab[0]
datab[1] => add_sub_onf:auto_generated.datab[1]
datab[2] => add_sub_onf:auto_generated.datab[2]
datab[3] => add_sub_onf:auto_generated.datab[3]
datab[4] => add_sub_onf:auto_generated.datab[4]
datab[5] => add_sub_onf:auto_generated.datab[5]
datab[6] => add_sub_onf:auto_generated.datab[6]
datab[7] => add_sub_onf:auto_generated.datab[7]
datab[8] => add_sub_onf:auto_generated.datab[8]
datab[9] => add_sub_onf:auto_generated.datab[9]
datab[10] => add_sub_onf:auto_generated.datab[10]
datab[11] => add_sub_onf:auto_generated.datab[11]
datab[12] => add_sub_onf:auto_generated.datab[12]
cin => add_sub_onf:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_onf:auto_generated.result[0]
result[1] <= add_sub_onf:auto_generated.result[1]
result[2] <= add_sub_onf:auto_generated.result[2]
result[3] <= add_sub_onf:auto_generated.result[3]
result[4] <= add_sub_onf:auto_generated.result[4]
result[5] <= add_sub_onf:auto_generated.result[5]
result[6] <= add_sub_onf:auto_generated.result[6]
result[7] <= add_sub_onf:auto_generated.result[7]
result[8] <= add_sub_onf:auto_generated.result[8]
result[9] <= add_sub_onf:auto_generated.result[9]
result[10] <= add_sub_onf:auto_generated.result[10]
result[11] <= add_sub_onf:auto_generated.result[11]
result[12] <= add_sub_onf:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_onf:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_seg:auto_generated.dataa[0]
dataa[1] => cmpr_seg:auto_generated.dataa[1]
dataa[2] => cmpr_seg:auto_generated.dataa[2]
dataa[3] => cmpr_seg:auto_generated.dataa[3]
dataa[4] => cmpr_seg:auto_generated.dataa[4]
dataa[5] => cmpr_seg:auto_generated.dataa[5]
datab[0] => cmpr_seg:auto_generated.datab[0]
datab[1] => cmpr_seg:auto_generated.datab[1]
datab[2] => cmpr_seg:auto_generated.datab[2]
datab[3] => cmpr_seg:auto_generated.datab[3]
datab[4] => cmpr_seg:auto_generated.datab[4]
datab[5] => cmpr_seg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_seg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_seg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[1] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[2] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[3] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[4] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[5] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[6] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[7] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[8] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[9] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[10] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[11] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[12] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[13] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[14] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[15] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[16] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[17] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[18] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[19] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[20] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[21] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[22] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[23] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[24] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[25] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[26] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[27] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[28] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[29] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[30] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[31] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4[0].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_oge:auto_generated.dataa[0]
dataa[1] => add_sub_oge:auto_generated.dataa[1]
dataa[2] => add_sub_oge:auto_generated.dataa[2]
dataa[3] => add_sub_oge:auto_generated.dataa[3]
dataa[4] => add_sub_oge:auto_generated.dataa[4]
dataa[5] => add_sub_oge:auto_generated.dataa[5]
dataa[6] => add_sub_oge:auto_generated.dataa[6]
dataa[7] => add_sub_oge:auto_generated.dataa[7]
dataa[8] => add_sub_oge:auto_generated.dataa[8]
datab[0] => add_sub_oge:auto_generated.datab[0]
datab[1] => add_sub_oge:auto_generated.datab[1]
datab[2] => add_sub_oge:auto_generated.datab[2]
datab[3] => add_sub_oge:auto_generated.datab[3]
datab[4] => add_sub_oge:auto_generated.datab[4]
datab[5] => add_sub_oge:auto_generated.datab[5]
datab[6] => add_sub_oge:auto_generated.datab[6]
datab[7] => add_sub_oge:auto_generated.datab[7]
datab[8] => add_sub_oge:auto_generated.datab[8]
cin => add_sub_oge:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_oge:auto_generated.clock
aclr => add_sub_oge:auto_generated.aclr
clken => add_sub_oge:auto_generated.clken
result[0] <= add_sub_oge:auto_generated.result[0]
result[1] <= add_sub_oge:auto_generated.result[1]
result[2] <= add_sub_oge:auto_generated.result[2]
result[3] <= add_sub_oge:auto_generated.result[3]
result[4] <= add_sub_oge:auto_generated.result[4]
result[5] <= add_sub_oge:auto_generated.result[5]
result[6] <= add_sub_oge:auto_generated.result[6]
result[7] <= add_sub_oge:auto_generated.result[7]
result[8] <= add_sub_oge:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_2sa:auto_generated.dataa[0]
dataa[1] => add_sub_2sa:auto_generated.dataa[1]
dataa[2] => add_sub_2sa:auto_generated.dataa[2]
dataa[3] => add_sub_2sa:auto_generated.dataa[3]
dataa[4] => add_sub_2sa:auto_generated.dataa[4]
dataa[5] => add_sub_2sa:auto_generated.dataa[5]
dataa[6] => add_sub_2sa:auto_generated.dataa[6]
dataa[7] => add_sub_2sa:auto_generated.dataa[7]
dataa[8] => add_sub_2sa:auto_generated.dataa[8]
dataa[9] => add_sub_2sa:auto_generated.dataa[9]
datab[0] => add_sub_2sa:auto_generated.datab[0]
datab[1] => add_sub_2sa:auto_generated.datab[1]
datab[2] => add_sub_2sa:auto_generated.datab[2]
datab[3] => add_sub_2sa:auto_generated.datab[3]
datab[4] => add_sub_2sa:auto_generated.datab[4]
datab[5] => add_sub_2sa:auto_generated.datab[5]
datab[6] => add_sub_2sa:auto_generated.datab[6]
datab[7] => add_sub_2sa:auto_generated.datab[7]
datab[8] => add_sub_2sa:auto_generated.datab[8]
datab[9] => add_sub_2sa:auto_generated.datab[9]
cin => add_sub_2sa:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2sa:auto_generated.result[0]
result[1] <= add_sub_2sa:auto_generated.result[1]
result[2] <= add_sub_2sa:auto_generated.result[2]
result[3] <= add_sub_2sa:auto_generated.result[3]
result[4] <= add_sub_2sa:auto_generated.result[4]
result[5] <= add_sub_2sa:auto_generated.result[5]
result[6] <= add_sub_2sa:auto_generated.result[6]
result[7] <= add_sub_2sa:auto_generated.result[7]
result[8] <= add_sub_2sa:auto_generated.result[8]
result[9] <= add_sub_2sa:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_2sa:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_ptb:auto_generated.dataa[0]
dataa[1] => add_sub_ptb:auto_generated.dataa[1]
dataa[2] => add_sub_ptb:auto_generated.dataa[2]
dataa[3] => add_sub_ptb:auto_generated.dataa[3]
dataa[4] => add_sub_ptb:auto_generated.dataa[4]
dataa[5] => add_sub_ptb:auto_generated.dataa[5]
dataa[6] => add_sub_ptb:auto_generated.dataa[6]
dataa[7] => add_sub_ptb:auto_generated.dataa[7]
dataa[8] => add_sub_ptb:auto_generated.dataa[8]
dataa[9] => add_sub_ptb:auto_generated.dataa[9]
dataa[10] => add_sub_ptb:auto_generated.dataa[10]
dataa[11] => add_sub_ptb:auto_generated.dataa[11]
dataa[12] => add_sub_ptb:auto_generated.dataa[12]
dataa[13] => add_sub_ptb:auto_generated.dataa[13]
dataa[14] => add_sub_ptb:auto_generated.dataa[14]
dataa[15] => add_sub_ptb:auto_generated.dataa[15]
dataa[16] => add_sub_ptb:auto_generated.dataa[16]
dataa[17] => add_sub_ptb:auto_generated.dataa[17]
dataa[18] => add_sub_ptb:auto_generated.dataa[18]
dataa[19] => add_sub_ptb:auto_generated.dataa[19]
dataa[20] => add_sub_ptb:auto_generated.dataa[20]
dataa[21] => add_sub_ptb:auto_generated.dataa[21]
dataa[22] => add_sub_ptb:auto_generated.dataa[22]
dataa[23] => add_sub_ptb:auto_generated.dataa[23]
dataa[24] => add_sub_ptb:auto_generated.dataa[24]
datab[0] => add_sub_ptb:auto_generated.datab[0]
datab[1] => add_sub_ptb:auto_generated.datab[1]
datab[2] => add_sub_ptb:auto_generated.datab[2]
datab[3] => add_sub_ptb:auto_generated.datab[3]
datab[4] => add_sub_ptb:auto_generated.datab[4]
datab[5] => add_sub_ptb:auto_generated.datab[5]
datab[6] => add_sub_ptb:auto_generated.datab[6]
datab[7] => add_sub_ptb:auto_generated.datab[7]
datab[8] => add_sub_ptb:auto_generated.datab[8]
datab[9] => add_sub_ptb:auto_generated.datab[9]
datab[10] => add_sub_ptb:auto_generated.datab[10]
datab[11] => add_sub_ptb:auto_generated.datab[11]
datab[12] => add_sub_ptb:auto_generated.datab[12]
datab[13] => add_sub_ptb:auto_generated.datab[13]
datab[14] => add_sub_ptb:auto_generated.datab[14]
datab[15] => add_sub_ptb:auto_generated.datab[15]
datab[16] => add_sub_ptb:auto_generated.datab[16]
datab[17] => add_sub_ptb:auto_generated.datab[17]
datab[18] => add_sub_ptb:auto_generated.datab[18]
datab[19] => add_sub_ptb:auto_generated.datab[19]
datab[20] => add_sub_ptb:auto_generated.datab[20]
datab[21] => add_sub_ptb:auto_generated.datab[21]
datab[22] => add_sub_ptb:auto_generated.datab[22]
datab[23] => add_sub_ptb:auto_generated.datab[23]
datab[24] => add_sub_ptb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ptb:auto_generated.result[0]
result[1] <= add_sub_ptb:auto_generated.result[1]
result[2] <= add_sub_ptb:auto_generated.result[2]
result[3] <= add_sub_ptb:auto_generated.result[3]
result[4] <= add_sub_ptb:auto_generated.result[4]
result[5] <= add_sub_ptb:auto_generated.result[5]
result[6] <= add_sub_ptb:auto_generated.result[6]
result[7] <= add_sub_ptb:auto_generated.result[7]
result[8] <= add_sub_ptb:auto_generated.result[8]
result[9] <= add_sub_ptb:auto_generated.result[9]
result[10] <= add_sub_ptb:auto_generated.result[10]
result[11] <= add_sub_ptb:auto_generated.result[11]
result[12] <= add_sub_ptb:auto_generated.result[12]
result[13] <= add_sub_ptb:auto_generated.result[13]
result[14] <= add_sub_ptb:auto_generated.result[14]
result[15] <= add_sub_ptb:auto_generated.result[15]
result[16] <= add_sub_ptb:auto_generated.result[16]
result[17] <= add_sub_ptb:auto_generated.result[17]
result[18] <= add_sub_ptb:auto_generated.result[18]
result[19] <= add_sub_ptb:auto_generated.result[19]
result[20] <= add_sub_ptb:auto_generated.result[20]
result[21] <= add_sub_ptb:auto_generated.result[21]
result[22] <= add_sub_ptb:auto_generated.result[22]
result[23] <= add_sub_ptb:auto_generated.result[23]
result[24] <= add_sub_ptb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|analyzer|ad_control_top:ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component
data[0] => scfifo_km21:auto_generated.data[0]
data[1] => scfifo_km21:auto_generated.data[1]
data[2] => scfifo_km21:auto_generated.data[2]
data[3] => scfifo_km21:auto_generated.data[3]
data[4] => scfifo_km21:auto_generated.data[4]
data[5] => scfifo_km21:auto_generated.data[5]
data[6] => scfifo_km21:auto_generated.data[6]
data[7] => scfifo_km21:auto_generated.data[7]
data[8] => scfifo_km21:auto_generated.data[8]
data[9] => scfifo_km21:auto_generated.data[9]
data[10] => scfifo_km21:auto_generated.data[10]
data[11] => scfifo_km21:auto_generated.data[11]
data[12] => scfifo_km21:auto_generated.data[12]
data[13] => scfifo_km21:auto_generated.data[13]
data[14] => scfifo_km21:auto_generated.data[14]
data[15] => scfifo_km21:auto_generated.data[15]
data[16] => scfifo_km21:auto_generated.data[16]
data[17] => scfifo_km21:auto_generated.data[17]
data[18] => scfifo_km21:auto_generated.data[18]
data[19] => scfifo_km21:auto_generated.data[19]
data[20] => scfifo_km21:auto_generated.data[20]
data[21] => scfifo_km21:auto_generated.data[21]
data[22] => scfifo_km21:auto_generated.data[22]
data[23] => scfifo_km21:auto_generated.data[23]
data[24] => scfifo_km21:auto_generated.data[24]
data[25] => scfifo_km21:auto_generated.data[25]
data[26] => scfifo_km21:auto_generated.data[26]
data[27] => scfifo_km21:auto_generated.data[27]
data[28] => scfifo_km21:auto_generated.data[28]
data[29] => scfifo_km21:auto_generated.data[29]
data[30] => scfifo_km21:auto_generated.data[30]
data[31] => scfifo_km21:auto_generated.data[31]
q[0] <= scfifo_km21:auto_generated.q[0]
q[1] <= scfifo_km21:auto_generated.q[1]
q[2] <= scfifo_km21:auto_generated.q[2]
q[3] <= scfifo_km21:auto_generated.q[3]
q[4] <= scfifo_km21:auto_generated.q[4]
q[5] <= scfifo_km21:auto_generated.q[5]
q[6] <= scfifo_km21:auto_generated.q[6]
q[7] <= scfifo_km21:auto_generated.q[7]
q[8] <= scfifo_km21:auto_generated.q[8]
q[9] <= scfifo_km21:auto_generated.q[9]
q[10] <= scfifo_km21:auto_generated.q[10]
q[11] <= scfifo_km21:auto_generated.q[11]
q[12] <= scfifo_km21:auto_generated.q[12]
q[13] <= scfifo_km21:auto_generated.q[13]
q[14] <= scfifo_km21:auto_generated.q[14]
q[15] <= scfifo_km21:auto_generated.q[15]
q[16] <= scfifo_km21:auto_generated.q[16]
q[17] <= scfifo_km21:auto_generated.q[17]
q[18] <= scfifo_km21:auto_generated.q[18]
q[19] <= scfifo_km21:auto_generated.q[19]
q[20] <= scfifo_km21:auto_generated.q[20]
q[21] <= scfifo_km21:auto_generated.q[21]
q[22] <= scfifo_km21:auto_generated.q[22]
q[23] <= scfifo_km21:auto_generated.q[23]
q[24] <= scfifo_km21:auto_generated.q[24]
q[25] <= scfifo_km21:auto_generated.q[25]
q[26] <= scfifo_km21:auto_generated.q[26]
q[27] <= scfifo_km21:auto_generated.q[27]
q[28] <= scfifo_km21:auto_generated.q[28]
q[29] <= scfifo_km21:auto_generated.q[29]
q[30] <= scfifo_km21:auto_generated.q[30]
q[31] <= scfifo_km21:auto_generated.q[31]
wrreq => scfifo_km21:auto_generated.wrreq
rdreq => scfifo_km21:auto_generated.rdreq
clock => scfifo_km21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_km21:auto_generated.usedw[0]
usedw[1] <= scfifo_km21:auto_generated.usedw[1]
usedw[2] <= scfifo_km21:auto_generated.usedw[2]
usedw[3] <= scfifo_km21:auto_generated.usedw[3]
usedw[4] <= scfifo_km21:auto_generated.usedw[4]
usedw[5] <= scfifo_km21:auto_generated.usedw[5]
usedw[6] <= scfifo_km21:auto_generated.usedw[6]
usedw[7] <= scfifo_km21:auto_generated.usedw[7]
usedw[8] <= scfifo_km21:auto_generated.usedw[8]


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated
clock => a_dpfifo_rs21:dpfifo.clock
data[0] => a_dpfifo_rs21:dpfifo.data[0]
data[1] => a_dpfifo_rs21:dpfifo.data[1]
data[2] => a_dpfifo_rs21:dpfifo.data[2]
data[3] => a_dpfifo_rs21:dpfifo.data[3]
data[4] => a_dpfifo_rs21:dpfifo.data[4]
data[5] => a_dpfifo_rs21:dpfifo.data[5]
data[6] => a_dpfifo_rs21:dpfifo.data[6]
data[7] => a_dpfifo_rs21:dpfifo.data[7]
data[8] => a_dpfifo_rs21:dpfifo.data[8]
data[9] => a_dpfifo_rs21:dpfifo.data[9]
data[10] => a_dpfifo_rs21:dpfifo.data[10]
data[11] => a_dpfifo_rs21:dpfifo.data[11]
data[12] => a_dpfifo_rs21:dpfifo.data[12]
data[13] => a_dpfifo_rs21:dpfifo.data[13]
data[14] => a_dpfifo_rs21:dpfifo.data[14]
data[15] => a_dpfifo_rs21:dpfifo.data[15]
data[16] => a_dpfifo_rs21:dpfifo.data[16]
data[17] => a_dpfifo_rs21:dpfifo.data[17]
data[18] => a_dpfifo_rs21:dpfifo.data[18]
data[19] => a_dpfifo_rs21:dpfifo.data[19]
data[20] => a_dpfifo_rs21:dpfifo.data[20]
data[21] => a_dpfifo_rs21:dpfifo.data[21]
data[22] => a_dpfifo_rs21:dpfifo.data[22]
data[23] => a_dpfifo_rs21:dpfifo.data[23]
data[24] => a_dpfifo_rs21:dpfifo.data[24]
data[25] => a_dpfifo_rs21:dpfifo.data[25]
data[26] => a_dpfifo_rs21:dpfifo.data[26]
data[27] => a_dpfifo_rs21:dpfifo.data[27]
data[28] => a_dpfifo_rs21:dpfifo.data[28]
data[29] => a_dpfifo_rs21:dpfifo.data[29]
data[30] => a_dpfifo_rs21:dpfifo.data[30]
data[31] => a_dpfifo_rs21:dpfifo.data[31]
q[0] <= a_dpfifo_rs21:dpfifo.q[0]
q[1] <= a_dpfifo_rs21:dpfifo.q[1]
q[2] <= a_dpfifo_rs21:dpfifo.q[2]
q[3] <= a_dpfifo_rs21:dpfifo.q[3]
q[4] <= a_dpfifo_rs21:dpfifo.q[4]
q[5] <= a_dpfifo_rs21:dpfifo.q[5]
q[6] <= a_dpfifo_rs21:dpfifo.q[6]
q[7] <= a_dpfifo_rs21:dpfifo.q[7]
q[8] <= a_dpfifo_rs21:dpfifo.q[8]
q[9] <= a_dpfifo_rs21:dpfifo.q[9]
q[10] <= a_dpfifo_rs21:dpfifo.q[10]
q[11] <= a_dpfifo_rs21:dpfifo.q[11]
q[12] <= a_dpfifo_rs21:dpfifo.q[12]
q[13] <= a_dpfifo_rs21:dpfifo.q[13]
q[14] <= a_dpfifo_rs21:dpfifo.q[14]
q[15] <= a_dpfifo_rs21:dpfifo.q[15]
q[16] <= a_dpfifo_rs21:dpfifo.q[16]
q[17] <= a_dpfifo_rs21:dpfifo.q[17]
q[18] <= a_dpfifo_rs21:dpfifo.q[18]
q[19] <= a_dpfifo_rs21:dpfifo.q[19]
q[20] <= a_dpfifo_rs21:dpfifo.q[20]
q[21] <= a_dpfifo_rs21:dpfifo.q[21]
q[22] <= a_dpfifo_rs21:dpfifo.q[22]
q[23] <= a_dpfifo_rs21:dpfifo.q[23]
q[24] <= a_dpfifo_rs21:dpfifo.q[24]
q[25] <= a_dpfifo_rs21:dpfifo.q[25]
q[26] <= a_dpfifo_rs21:dpfifo.q[26]
q[27] <= a_dpfifo_rs21:dpfifo.q[27]
q[28] <= a_dpfifo_rs21:dpfifo.q[28]
q[29] <= a_dpfifo_rs21:dpfifo.q[29]
q[30] <= a_dpfifo_rs21:dpfifo.q[30]
q[31] <= a_dpfifo_rs21:dpfifo.q[31]
rdreq => a_dpfifo_rs21:dpfifo.rreq
usedw[0] <= a_dpfifo_rs21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_rs21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_rs21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_rs21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_rs21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_rs21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_rs21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_rs21:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_rs21:dpfifo.usedw[8]
wrreq => a_dpfifo_rs21:dpfifo.wreq


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo
clock => a_fefifo_s7f:fifo_state.clock
clock => altsyncram_enm1:FIFOram.clock0
clock => altsyncram_enm1:FIFOram.clock1
clock => cntr_4ob:rd_ptr_count.clock
clock => cntr_4ob:wr_ptr.clock
data[0] => altsyncram_enm1:FIFOram.data_a[0]
data[1] => altsyncram_enm1:FIFOram.data_a[1]
data[2] => altsyncram_enm1:FIFOram.data_a[2]
data[3] => altsyncram_enm1:FIFOram.data_a[3]
data[4] => altsyncram_enm1:FIFOram.data_a[4]
data[5] => altsyncram_enm1:FIFOram.data_a[5]
data[6] => altsyncram_enm1:FIFOram.data_a[6]
data[7] => altsyncram_enm1:FIFOram.data_a[7]
data[8] => altsyncram_enm1:FIFOram.data_a[8]
data[9] => altsyncram_enm1:FIFOram.data_a[9]
data[10] => altsyncram_enm1:FIFOram.data_a[10]
data[11] => altsyncram_enm1:FIFOram.data_a[11]
data[12] => altsyncram_enm1:FIFOram.data_a[12]
data[13] => altsyncram_enm1:FIFOram.data_a[13]
data[14] => altsyncram_enm1:FIFOram.data_a[14]
data[15] => altsyncram_enm1:FIFOram.data_a[15]
data[16] => altsyncram_enm1:FIFOram.data_a[16]
data[17] => altsyncram_enm1:FIFOram.data_a[17]
data[18] => altsyncram_enm1:FIFOram.data_a[18]
data[19] => altsyncram_enm1:FIFOram.data_a[19]
data[20] => altsyncram_enm1:FIFOram.data_a[20]
data[21] => altsyncram_enm1:FIFOram.data_a[21]
data[22] => altsyncram_enm1:FIFOram.data_a[22]
data[23] => altsyncram_enm1:FIFOram.data_a[23]
data[24] => altsyncram_enm1:FIFOram.data_a[24]
data[25] => altsyncram_enm1:FIFOram.data_a[25]
data[26] => altsyncram_enm1:FIFOram.data_a[26]
data[27] => altsyncram_enm1:FIFOram.data_a[27]
data[28] => altsyncram_enm1:FIFOram.data_a[28]
data[29] => altsyncram_enm1:FIFOram.data_a[29]
data[30] => altsyncram_enm1:FIFOram.data_a[30]
data[31] => altsyncram_enm1:FIFOram.data_a[31]
q[0] <= altsyncram_enm1:FIFOram.q_b[0]
q[1] <= altsyncram_enm1:FIFOram.q_b[1]
q[2] <= altsyncram_enm1:FIFOram.q_b[2]
q[3] <= altsyncram_enm1:FIFOram.q_b[3]
q[4] <= altsyncram_enm1:FIFOram.q_b[4]
q[5] <= altsyncram_enm1:FIFOram.q_b[5]
q[6] <= altsyncram_enm1:FIFOram.q_b[6]
q[7] <= altsyncram_enm1:FIFOram.q_b[7]
q[8] <= altsyncram_enm1:FIFOram.q_b[8]
q[9] <= altsyncram_enm1:FIFOram.q_b[9]
q[10] <= altsyncram_enm1:FIFOram.q_b[10]
q[11] <= altsyncram_enm1:FIFOram.q_b[11]
q[12] <= altsyncram_enm1:FIFOram.q_b[12]
q[13] <= altsyncram_enm1:FIFOram.q_b[13]
q[14] <= altsyncram_enm1:FIFOram.q_b[14]
q[15] <= altsyncram_enm1:FIFOram.q_b[15]
q[16] <= altsyncram_enm1:FIFOram.q_b[16]
q[17] <= altsyncram_enm1:FIFOram.q_b[17]
q[18] <= altsyncram_enm1:FIFOram.q_b[18]
q[19] <= altsyncram_enm1:FIFOram.q_b[19]
q[20] <= altsyncram_enm1:FIFOram.q_b[20]
q[21] <= altsyncram_enm1:FIFOram.q_b[21]
q[22] <= altsyncram_enm1:FIFOram.q_b[22]
q[23] <= altsyncram_enm1:FIFOram.q_b[23]
q[24] <= altsyncram_enm1:FIFOram.q_b[24]
q[25] <= altsyncram_enm1:FIFOram.q_b[25]
q[26] <= altsyncram_enm1:FIFOram.q_b[26]
q[27] <= altsyncram_enm1:FIFOram.q_b[27]
q[28] <= altsyncram_enm1:FIFOram.q_b[28]
q[29] <= altsyncram_enm1:FIFOram.q_b[29]
q[30] <= altsyncram_enm1:FIFOram.q_b[30]
q[31] <= altsyncram_enm1:FIFOram.q_b[31]
rreq => a_fefifo_s7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_s7f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_4ob:rd_ptr_count.sclr
sclr => cntr_4ob:wr_ptr.sclr
usedw[0] <= a_fefifo_s7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_s7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_s7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_s7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_s7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_s7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_s7f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_s7f:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_s7f:fifo_state.usedw_out[8]
wreq => a_fefifo_s7f:fifo_state.wreq
wreq => valid_wreq.IN0


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_go7:count_usedw.aclr
clock => cntr_go7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_go7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|analyzer|ad_control_top:ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|analyzer|eeprom_ctrl:eeprom_ctrl
clk => clk.IN2
rst_n => rst_n.IN1
wr_req => wr_req_dly.DATAIN
rd_req => rd_req_dly.DATAIN
update_req => state.OUTPUTSELECT
update_req => state.OUTPUTSELECT
update_req => state.OUTPUTSELECT
update_req => state.OUTPUTSELECT
update_req => state.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_num.OUTPUTSELECT
update_req => ee_w_req.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
update_req => ram_r_addr.OUTPUTSELECT
init_done <= init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[0] => wr_addr_dly[0].DATAIN
wr_addr[1] => wr_addr_dly[1].DATAIN
wr_addr[2] => wr_addr_dly[2].DATAIN
wr_addr[3] => wr_addr_dly[3].DATAIN
wr_addr[4] => wr_addr_dly[4].DATAIN
wr_addr[5] => wr_addr_dly[5].DATAIN
wr_addr[6] => wr_addr_dly[6].DATAIN
wr_addr[7] => wr_addr_dly[7].DATAIN
wr_addr[8] => wr_addr_dly[8].DATAIN
wr_addr[9] => wr_addr_dly[9].DATAIN
rd_addr[0] => rd_addr_dly[0].DATAIN
rd_addr[1] => rd_addr_dly[1].DATAIN
rd_addr[2] => rd_addr_dly[2].DATAIN
rd_addr[3] => rd_addr_dly[3].DATAIN
rd_addr[4] => rd_addr_dly[4].DATAIN
rd_addr[5] => rd_addr_dly[5].DATAIN
rd_addr[6] => rd_addr_dly[6].DATAIN
rd_addr[7] => rd_addr_dly[7].DATAIN
rd_addr[8] => rd_addr_dly[8].DATAIN
rd_addr[9] => rd_addr_dly[9].DATAIN
wr_data[0] => wr_data_dly[0].DATAIN
wr_data[1] => wr_data_dly[1].DATAIN
wr_data[2] => wr_data_dly[2].DATAIN
wr_data[3] => wr_data_dly[3].DATAIN
wr_data[4] => wr_data_dly[4].DATAIN
wr_data[5] => wr_data_dly[5].DATAIN
wr_data[6] => wr_data_dly[6].DATAIN
wr_data[7] => wr_data_dly[7].DATAIN
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iic_clk <= iic_ctrl:iic_ctrl.iic_clk
iic_sda <> iic_ctrl:iic_ctrl.iic_sda


|analyzer|eeprom_ctrl:eeprom_ctrl|iic_ctrl:iic_ctrl
clk => clk.IN1
rst_n => rst_n.IN1
w_req => state.OUTPUTSELECT
w_req => state.OUTPUTSELECT
w_req => Selector34.IN3
r_req => state.DATAA
r_req => state.DATAA
device_id[0] => Selector7.IN4
device_id[0] => Selector18.IN6
device_id[1] => Selector6.IN4
device_id[1] => Selector17.IN4
device_id[2] => Selector5.IN4
device_id[2] => Selector16.IN4
device_id[3] => Selector4.IN4
device_id[3] => Selector15.IN4
device_id[4] => Selector3.IN4
device_id[4] => Selector14.IN4
device_id[5] => Selector2.IN4
device_id[5] => Selector13.IN4
device_id[6] => Selector1.IN4
device_id[6] => Selector12.IN4
device_id[7] => Selector0.IN4
device_id[7] => Selector11.IN4
reg_addr[0] => addr[8].DATAA
reg_addr[0] => addr[0].DATAB
reg_addr[1] => addr[9].DATAA
reg_addr[1] => addr[1].DATAB
reg_addr[2] => addr[10].DATAA
reg_addr[2] => addr[2].DATAB
reg_addr[3] => addr[11].DATAA
reg_addr[3] => addr[3].DATAB
reg_addr[4] => addr[12].DATAA
reg_addr[4] => addr[4].DATAB
reg_addr[5] => addr[13].DATAA
reg_addr[5] => addr[5].DATAB
reg_addr[6] => addr[14].DATAA
reg_addr[6] => addr[6].DATAB
reg_addr[7] => addr[15].DATAA
reg_addr[7] => addr[7].DATAB
reg_addr[8] => addr[8].DATAB
reg_addr[8] => addr[0].DATAA
reg_addr[9] => addr[9].DATAB
reg_addr[9] => addr[1].DATAA
reg_addr[10] => addr[10].DATAB
reg_addr[10] => addr[2].DATAA
reg_addr[11] => addr[11].DATAB
reg_addr[11] => addr[3].DATAA
reg_addr[12] => addr[12].DATAB
reg_addr[12] => addr[4].DATAA
reg_addr[13] => addr[13].DATAB
reg_addr[13] => addr[5].DATAA
reg_addr[14] => addr[14].DATAB
reg_addr[14] => addr[6].DATAA
reg_addr[15] => addr[15].DATAB
reg_addr[15] => addr[7].DATAA
addr_mode => addr[15].OUTPUTSELECT
addr_mode => addr[14].OUTPUTSELECT
addr_mode => addr[13].OUTPUTSELECT
addr_mode => addr[12].OUTPUTSELECT
addr_mode => addr[11].OUTPUTSELECT
addr_mode => addr[10].OUTPUTSELECT
addr_mode => addr[9].OUTPUTSELECT
addr_mode => addr[8].OUTPUTSELECT
addr_mode => addr[7].OUTPUTSELECT
addr_mode => addr[6].OUTPUTSELECT
addr_mode => addr[5].OUTPUTSELECT
addr_mode => addr[4].OUTPUTSELECT
addr_mode => addr[3].OUTPUTSELECT
addr_mode => addr[2].OUTPUTSELECT
addr_mode => addr[1].OUTPUTSELECT
addr_mode => addr[0].OUTPUTSELECT
addr_mode => w_valid.OUTPUTSELECT
addr_mode => Selector9.IN3
addr_mode => Selector21.IN4
wr_done <= wr_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_valid <= r_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_valid <= w_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_num[0] => Add2.IN16
w_num[1] => Add2.IN15
w_num[2] => Add2.IN14
w_num[3] => Add2.IN13
w_num[4] => Add2.IN12
w_num[5] => Add2.IN11
w_num[6] => Add2.IN10
w_num[7] => Add2.IN9
r_num[0] => Add4.IN16
r_num[1] => Add4.IN15
r_num[2] => Add4.IN14
r_num[3] => Add4.IN13
r_num[4] => Add4.IN12
r_num[5] => Add4.IN11
r_num[6] => Add4.IN10
r_num[7] => Add4.IN9
wr_data[0] => Selector7.IN5
wr_data[1] => Selector6.IN5
wr_data[2] => Selector5.IN5
wr_data[3] => Selector4.IN5
wr_data[4] => Selector3.IN5
wr_data[5] => Selector2.IN5
wr_data[6] => Selector1.IN5
wr_data[7] => Selector0.IN5
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iic_sda <> iic_bit_shift:iic_bit_shift.iic_sda
iic_clk <= iic_bit_shift:iic_bit_shift.iic_clk


|analyzer|eeprom_ctrl:eeprom_ctrl|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => ack_o~reg0.CLK
clk => trans_done~reg0.CLK
clk => iic_sda_od.CLK
clk => en_div_cnt.CLK
clk => iic_clk~reg0.CLK
clk => iic_sda_oe.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => div_cnt[14].CLK
clk => div_cnt[15].CLK
clk => div_cnt[16].CLK
clk => div_cnt[17].CLK
clk => div_cnt[18].CLK
clk => div_cnt[19].CLK
clk => state~8.DATAIN
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => ack_o~reg0.ACLR
rst_n => trans_done~reg0.ACLR
rst_n => iic_sda_od.PRESET
rst_n => en_div_cnt.ACLR
rst_n => iic_clk~reg0.PRESET
rst_n => iic_sda_oe.ACLR
rst_n => rx_data[0]~reg0.ACLR
rst_n => rx_data[1]~reg0.ACLR
rst_n => rx_data[2]~reg0.ACLR
rst_n => rx_data[3]~reg0.ACLR
rst_n => rx_data[4]~reg0.ACLR
rst_n => rx_data[5]~reg0.ACLR
rst_n => rx_data[6]~reg0.ACLR
rst_n => rx_data[7]~reg0.ACLR
rst_n => div_cnt[0].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_cnt[8].ACLR
rst_n => div_cnt[9].ACLR
rst_n => div_cnt[10].ACLR
rst_n => div_cnt[11].ACLR
rst_n => div_cnt[12].ACLR
rst_n => div_cnt[13].ACLR
rst_n => div_cnt[14].ACLR
rst_n => div_cnt[15].ACLR
rst_n => div_cnt[16].ACLR
rst_n => div_cnt[17].ACLR
rst_n => div_cnt[18].ACLR
rst_n => div_cnt[19].ACLR
rst_n => state~10.DATAIN
cmd[0] => state.OUTPUTSELECT
cmd[0] => state.OUTPUTSELECT
cmd[0] => state.DATAA
cmd[0] => state.DATAB
cmd[1] => state.OUTPUTSELECT
cmd[1] => state.OUTPUTSELECT
cmd[1] => state.OUTPUTSELECT
cmd[1] => state.DATAB
cmd[2] => state.DATAA
cmd[2] => state.DATAA
cmd[3] => trans_done.OUTPUTSELECT
cmd[3] => state.DATAB
cmd[3] => state.DATAB
cmd[3] => state.DATAB
cmd[3] => state.DATAB
cmd[4] => iic_sda_od.DATAB
cmd[5] => ~NO_FANOUT~
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => en_div_cnt.DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] => Mux0.IN3
tx_data[1] => Mux0.IN4
tx_data[2] => Mux0.IN5
tx_data[3] => Mux0.IN6
tx_data[4] => Mux0.IN7
tx_data[5] => Mux0.IN8
tx_data[6] => Mux0.IN9
tx_data[7] => Mux0.IN10
trans_done <= trans_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
iic_clk <= iic_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
iic_sda <> iic_sda


|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component
wren_a => altsyncram_4ln1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ln1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ln1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ln1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ln1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ln1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ln1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ln1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ln1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4ln1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ln1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ln1:auto_generated.address_a[2]
address_a[3] => altsyncram_4ln1:auto_generated.address_a[3]
address_a[4] => altsyncram_4ln1:auto_generated.address_a[4]
address_a[5] => altsyncram_4ln1:auto_generated.address_a[5]
address_a[6] => altsyncram_4ln1:auto_generated.address_a[6]
address_a[7] => altsyncram_4ln1:auto_generated.address_a[7]
address_a[8] => altsyncram_4ln1:auto_generated.address_a[8]
address_a[9] => altsyncram_4ln1:auto_generated.address_a[9]
address_b[0] => altsyncram_4ln1:auto_generated.address_b[0]
address_b[1] => altsyncram_4ln1:auto_generated.address_b[1]
address_b[2] => altsyncram_4ln1:auto_generated.address_b[2]
address_b[3] => altsyncram_4ln1:auto_generated.address_b[3]
address_b[4] => altsyncram_4ln1:auto_generated.address_b[4]
address_b[5] => altsyncram_4ln1:auto_generated.address_b[5]
address_b[6] => altsyncram_4ln1:auto_generated.address_b[6]
address_b[7] => altsyncram_4ln1:auto_generated.address_b[7]
address_b[8] => altsyncram_4ln1:auto_generated.address_b[8]
address_b[9] => altsyncram_4ln1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ln1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4ln1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ln1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ln1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ln1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ln1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ln1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ln1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ln1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|analyzer|eeprom_ctrl:eeprom_ctrl|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


