<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _work.tb_adder_16bitContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z3274673502_2091390004_0.htm">work.tb_adder_16bit</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div><a name="cvg7"/><hr/><table>
  <tr l="56" lnk="__HDL_srcfile_4.htm#56" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="56" lnk="__HDL_srcfile_4.htm#56" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="60" lnk="__HDL_srcfile_4.htm#60" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg8"/><hr/><table>
  <tr l="66" lnk="__HDL_srcfile_4.htm#66" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="66" lnk="__HDL_srcfile_4.htm#66" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="70" lnk="__HDL_srcfile_4.htm#70" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg9"/><hr/><table>
  <tr l="83" lnk="__HDL_srcfile_4.htm#83" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="83" lnk="__HDL_srcfile_4.htm#83" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="87" lnk="__HDL_srcfile_4.htm#87" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg10"/><hr/><table>
  <tr l="93" lnk="__HDL_srcfile_4.htm#93" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="93" lnk="__HDL_srcfile_4.htm#93" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="97" lnk="__HDL_srcfile_4.htm#97" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg11"/><hr/><table>
  <tr l="110" lnk="__HDL_srcfile_4.htm#110" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="110" lnk="__HDL_srcfile_4.htm#110" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="114" lnk="__HDL_srcfile_4.htm#114" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg12"/><hr/><table>
  <tr l="120" lnk="__HDL_srcfile_4.htm#120" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="120" lnk="__HDL_srcfile_4.htm#120" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="124" lnk="__HDL_srcfile_4.htm#124" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg13"/><hr/><table>
  <tr l="137" lnk="__HDL_srcfile_4.htm#137" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="137" lnk="__HDL_srcfile_4.htm#137" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="141" lnk="__HDL_srcfile_4.htm#141" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg14"/><hr/><table>
  <tr l="147" lnk="__HDL_srcfile_4.htm#147" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="147" lnk="__HDL_srcfile_4.htm#147" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="151" lnk="__HDL_srcfile_4.htm#151" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg15"/><hr/><table>
  <tr l="164" lnk="__HDL_srcfile_4.htm#164" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="164" lnk="__HDL_srcfile_4.htm#164" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="168" lnk="__HDL_srcfile_4.htm#168" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg16"/><hr/><table>
  <tr l="174" lnk="__HDL_srcfile_4.htm#174" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="174" lnk="__HDL_srcfile_4.htm#174" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="178" lnk="__HDL_srcfile_4.htm#178" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg17"/><hr/><table>
  <tr l="191" lnk="__HDL_srcfile_4.htm#191" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="191" lnk="__HDL_srcfile_4.htm#191" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="195" lnk="__HDL_srcfile_4.htm#195" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg18"/><hr/><table>
  <tr l="201" lnk="__HDL_srcfile_4.htm#201" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="201" lnk="__HDL_srcfile_4.htm#201" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="205" lnk="__HDL_srcfile_4.htm#205" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg19"/><hr/><table>
  <tr l="218" lnk="__HDL_srcfile_4.htm#218" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="218" lnk="__HDL_srcfile_4.htm#218" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="222" lnk="__HDL_srcfile_4.htm#222" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg20"/><hr/><table>
  <tr l="228" lnk="__HDL_srcfile_4.htm#228" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="228" lnk="__HDL_srcfile_4.htm#228" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="232" lnk="__HDL_srcfile_4.htm#232" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg21"/><hr/><table>
  <tr l="245" lnk="__HDL_srcfile_4.htm#245" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="245" lnk="__HDL_srcfile_4.htm#245" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="1" c="g"/>
  <tr cr="m" t="E" l="249" lnk="__HDL_srcfile_4.htm#249" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg22"/><hr/><table>
  <tr l="255" lnk="__HDL_srcfile_4.htm#255" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="255" lnk="__HDL_srcfile_4.htm#255" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="1" c="g"/>
  <tr cr="m" t="E" l="259" lnk="__HDL_srcfile_4.htm#259" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg23"/><hr/><table>
  <tr l="281" lnk="__HDL_srcfile_4.htm#281" z="			if(tb_expected_outputs[15:0] == tb_sum)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="281" lnk="__HDL_srcfile_4.htm#281" z="			if(tb_expected_outputs[15:0] == tb_sum)" h="10000" c="g"/>
  <tr cr="m" t="E" l="285" lnk="__HDL_srcfile_4.htm#285" z="			else" h="0" c="r"/>
  </table>
  </div><div><a name="cvg24"/><hr/><table>
  <tr l="291" lnk="__HDL_srcfile_4.htm#291" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="291" lnk="__HDL_srcfile_4.htm#291" z="			if(tb_expected_outputs[TEST_CARRY_OUT_BIT] == tb_carry_out)" h="10000" c="g"/>
  <tr cr="m" t="E" l="295" lnk="__HDL_srcfile_4.htm#295" z="			else" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg25"/><hr/><table>
  <tr l="305" lnk="__HDL_srcfile_4.htm#305" z="		if(NUM_TEST_CASES != tb_test_case)" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="305" lnk="__HDL_srcfile_4.htm#305" z="		if(NUM_TEST_CASES != tb_test_case)" h="0" c="r"/>
  <tr cr="m" t="E" l="310" lnk="__HDL_srcfile_4.htm#310" z="		else" h="0" c="r"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
