DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "26.1"
appVersion "2018.1 (Build 12)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 63,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 84,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 55,0
)
)
uid 737,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 56,0
)
)
uid 739,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 57,0
)
)
uid 741,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 58,0
)
)
uid 743,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "pwm2"
t "std_ulogic"
o 5
suid 59,0
)
)
uid 745,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "pwmCountEn"
t "std_ulogic"
o 6
suid 60,0
)
)
uid 747,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 61,0
)
)
uid 749,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 8
suid 62,0
)
)
uid 751,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "threeLevel"
t "std_ulogic"
o 9
suid 63,0
)
)
uid 753,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 97,0
optionalChildren [
*23 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *24 (MRCItem
litem &1
pos 9
dimension 20
)
uid 99,0
optionalChildren [
*25 (MRCItem
litem &2
pos 0
dimension 20
uid 100,0
)
*26 (MRCItem
litem &3
pos 1
dimension 23
uid 101,0
)
*27 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 102,0
)
*28 (MRCItem
litem &14
pos 0
dimension 20
uid 738,0
)
*29 (MRCItem
litem &15
pos 1
dimension 20
uid 740,0
)
*30 (MRCItem
litem &16
pos 2
dimension 20
uid 742,0
)
*31 (MRCItem
litem &17
pos 3
dimension 20
uid 744,0
)
*32 (MRCItem
litem &18
pos 4
dimension 20
uid 746,0
)
*33 (MRCItem
litem &19
pos 5
dimension 20
uid 748,0
)
*34 (MRCItem
litem &20
pos 6
dimension 20
uid 750,0
)
*35 (MRCItem
litem &21
pos 7
dimension 20
uid 752,0
)
*36 (MRCItem
litem &22
pos 8
dimension 20
uid 754,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 103,0
optionalChildren [
*37 (MRCItem
litem &5
pos 0
dimension 20
uid 104,0
)
*38 (MRCItem
litem &7
pos 1
dimension 50
uid 105,0
)
*39 (MRCItem
litem &8
pos 2
dimension 100
uid 106,0
)
*40 (MRCItem
litem &9
pos 3
dimension 50
uid 107,0
)
*41 (MRCItem
litem &10
pos 4
dimension 100
uid 108,0
)
*42 (MRCItem
litem &11
pos 5
dimension 100
uid 109,0
)
*43 (MRCItem
litem &12
pos 6
dimension 50
uid 110,0
)
*44 (MRCItem
litem &13
pos 7
dimension 80
uid 111,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 98,0
vaOverrides [
]
)
]
)
uid 83,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *45 (LEmptyRow
)
uid 113,0
optionalChildren [
*46 (RefLabelRowHdr
)
*47 (TitleRowHdr
)
*48 (FilterRowHdr
)
*49 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*50 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*51 (GroupColHdr
tm "GroupColHdrMgr"
)
*52 (NameColHdr
tm "GenericNameColHdrMgr"
)
*53 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*54 (InitColHdr
tm "GenericValueColHdrMgr"
)
*55 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*56 (EolColHdr
tm "GenericEolColHdrMgr"
)
*57 (LogGeneric
generic (GiElement
name "pwmBitNb"
type "positive"
value ""
)
uid 162,0
)
*58 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value ""
)
uid 273,0
)
*59 (LogGeneric
generic (GiElement
name "pwmCountFrequency"
type "real"
value ""
)
uid 275,0
)
*60 (LogGeneric
generic (GiElement
name "mainsFrequency"
type "real"
value ""
)
uid 386,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 125,0
optionalChildren [
*61 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *62 (MRCItem
litem &45
pos 4
dimension 20
)
uid 127,0
optionalChildren [
*63 (MRCItem
litem &46
pos 0
dimension 20
uid 128,0
)
*64 (MRCItem
litem &47
pos 1
dimension 23
uid 129,0
)
*65 (MRCItem
litem &48
pos 2
hidden 1
dimension 20
uid 130,0
)
*66 (MRCItem
litem &57
pos 0
dimension 20
uid 163,0
)
*67 (MRCItem
litem &58
pos 1
dimension 20
uid 274,0
)
*68 (MRCItem
litem &59
pos 2
dimension 20
uid 276,0
)
*69 (MRCItem
litem &60
pos 3
dimension 20
uid 387,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 131,0
optionalChildren [
*70 (MRCItem
litem &49
pos 0
dimension 20
uid 132,0
)
*71 (MRCItem
litem &51
pos 1
dimension 50
uid 133,0
)
*72 (MRCItem
litem &52
pos 2
dimension 100
uid 134,0
)
*73 (MRCItem
litem &53
pos 3
dimension 100
uid 135,0
)
*74 (MRCItem
litem &54
pos 4
dimension 50
uid 136,0
)
*75 (MRCItem
litem &55
pos 5
dimension 50
uid 137,0
)
*76 (MRCItem
litem &56
pos 6
dimension 80
uid 138,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 126,0
vaOverrides [
]
)
]
)
uid 112,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tester/interface.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tester/interface.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tester"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwmModulator_tester"
)
(vvPair
variable "date"
value "10/23/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "pwmModulator_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "10/23/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:23:33"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Inverter_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Inverter_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Inverter_test/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "pwmModulator_tester"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tester/interface"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwmModulator_tester/interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "13:23:33"
)
(vvPair
variable "unit"
value "pwmModulator_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 82,0
optionalChildren [
*77 (SymbolBody
uid 8,0
optionalChildren [
*78 (CptPort
uid 692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 693,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 695,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "22550,7000,23450,11500"
st "amplitude"
ju 2
blo "23250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 696,0
va (VaSet
font "courier,8,0"
)
xt "44000,4200,72000,5100"
st "amplitude       : OUT    signed (pwmBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 55,0
)
)
)
*79 (CptPort
uid 697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 698,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 699,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 700,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "34550,7000,35450,9500"
st "clock"
ju 2
blo "35250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "44000,5100,63500,6000"
st "clock           : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 56,0
)
)
)
*80 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 705,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "28550,7000,29450,15000"
st "doubleFrequency"
ju 2
blo "29250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 706,0
va (VaSet
font "courier,8,0"
)
xt "44000,6000,63500,6900"
st "doubleFrequency : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 57,0
)
)
)
*81 (CptPort
uid 707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 708,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,5250,61375,6000"
)
tg (CPTG
uid 709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 710,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "60550,7000,61450,9000"
st "pwm1"
ju 2
blo "61250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 711,0
va (VaSet
font "courier,8,0"
)
xt "44000,2400,63500,3300"
st "pwm1            : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 58,0
)
)
)
*82 (CptPort
uid 712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 713,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58625,5250,59375,6000"
)
tg (CPTG
uid 714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 715,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "58550,7000,59450,9000"
st "pwm2"
ju 2
blo "59250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 716,0
va (VaSet
font "courier,8,0"
)
xt "44000,3300,63500,4200"
st "pwm2            : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm2"
t "std_ulogic"
o 5
suid 59,0
)
)
)
*83 (CptPort
uid 717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 718,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 720,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,7000,33450,12500"
st "pwmCountEn"
ju 2
blo "33250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 721,0
va (VaSet
font "courier,8,0"
)
xt "44000,6900,63500,7800"
st "pwmCountEn      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "pwmCountEn"
t "std_ulogic"
o 6
suid 60,0
)
)
)
*84 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 725,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "36550,7000,37450,9500"
st "reset"
ju 2
blo "37250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 726,0
va (VaSet
font "courier,8,0"
)
xt "44000,7800,63500,8700"
st "reset           : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 61,0
)
)
)
*85 (CptPort
uid 727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 728,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 730,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "26550,7000,27450,14000"
st "switchEvenOdd"
ju 2
blo "27250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 731,0
va (VaSet
font "courier,8,0"
)
xt "44000,8700,63500,9600"
st "switchEvenOdd   : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 8
suid 62,0
)
)
)
*86 (CptPort
uid 732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 733,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 735,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "24550,7000,25450,12500"
st "threeLevel"
ju 2
blo "25250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 736,0
va (VaSet
font "courier,8,0"
)
xt "44000,9600,62500,10500"
st "threeLevel      : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "threeLevel"
t "std_ulogic"
o 9
suid 63,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,69000,14000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,9,1"
)
xt "37000,9100,44000,10000"
st "Inverter_test"
blo "37000,9800"
)
second (Text
uid 12,0
va (VaSet
font "courier,9,1"
)
xt "37000,10000,47000,10900"
st "pwmModulator_tester"
blo "37000,10700"
)
)
gi *87 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,9,0"
)
xt "19000,6000,34000,11400"
st "Generic Declarations

pwmBitNb          positive   
clockFrequency    real       
pwmCountFrequency real       
mainsFrequency    real       "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "pwmBitNb"
type "positive"
value ""
)
(GiElement
name "clockFrequency"
type "real"
value ""
)
(GiElement
name "pwmCountFrequency"
type "real"
value ""
)
(GiElement
name "mainsFrequency"
type "real"
value ""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *88 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 17,0
va (VaSet
font "courier,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*90 (MLText
uid 18,0
va (VaSet
)
xt "0,1200,18600,4200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "72,45,1090,735"
viewArea "-500,-500,71410,48820"
cachedDiagramExtent "0,0,73500,16900"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Inverter_test"
entityName "pwmModulator_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,9,1"
)
xt "20300,14800,25700,16000"
st "<library>"
blo "20300,15800"
)
second (Text
va (VaSet
font "courier,9,1"
)
xt "20300,16000,24200,17200"
st "<cell>"
blo "20300,17000"
)
)
gi *91 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,9,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *92 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,9,1"
)
xt "42000,0,49400,1200"
st "Declarations"
blo "42000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,9,1"
)
xt "42000,1200,45700,2400"
st "Ports:"
blo "42000,2200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,9,1"
)
xt "42000,10500,44500,11400"
st "User:"
blo "42000,11200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,9,1"
)
xt "42000,0,50200,1200"
st "Internal User:"
blo "42000,1000"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,9,0"
)
xt "44000,11400,44000,11400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 754,0
activeModelName "Symbol:GEN"
)
